{
  "totalCount" : 5503,
  "totalCountFiltered" : 5503,
  "duration" : 598,
  "indexDuration" : 257,
  "requestDuration" : 489,
  "searchUid" : "49476bc7-222b-4772-8dda-268372a2b2ed",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "splitTestRun" : "Docs_Hub-mirror-1668687627",
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-x4ugxumxceanakktcv4ydokctq",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTIteDR1Z3h1bXhjZWFuYWtrdGN2NHlkb2tjdHE=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "excerpt" : "Change ... Copyright © 2016, ARM Limited or its affiliates. All rights reserved. ... Unrestricted Access is an ARM internal classification. ARM 100417_0000_00_en Copyright © 2016 ARM.",
    "firstSentences" : "ARM® Versatile™ Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM 100417_0000_00_en ARM® Versatile™ Express Beetle IoT ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "rOMneihmdp1yjBgQ",
        "urihash" : "rOMneihmdp1yjBgQ",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e862197",
        "transactionid" : 863762,
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708501381304,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523864,
        "syssize" : 5373,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708501381304,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "rOMneihmdp1yjBgQ",
        "urihash" : "rOMneihmdp1yjBgQ",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e862197",
        "transactionid" : 863762,
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708501381304,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523864,
        "syssize" : 5373,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708501381304,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Ensuring safety",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "excerpt" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB ... Warning Do not use the V2M-Beetle evaluation board near equipment that is sensitive to ...",
      "firstSentences" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB host 5V supply, or two 1.5V AAA batteries. Warning Do not use the V2M-Beetle evaluation board ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "document_number" : "100417",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452266",
          "sysurihash" : "rOMneihmdp1yjBgQ",
          "urihash" : "rOMneihmdp1yjBgQ",
          "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1464709263000,
          "topparentid" : 3452266,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585308808000,
          "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
          "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084708000,
          "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de488a3736a0d2e862197",
          "transactionid" : 863762,
          "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "products" : [ "Beetle IoT Evaluation Platform" ],
          "date" : 1649084708000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100417:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084708501381304,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5373,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523864,
          "syssize" : 5373,
          "sysdate" : 1649084708000,
          "haslayout" : "1",
          "topparent" : "3452266",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452266,
          "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084708000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100417/0000/?lang=en",
          "modified" : 1636364761000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084708501381304,
          "uri" : "https://developer.arm.com/documentation/100417/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Ensuring safety ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "sKYSI37oCM5FkZ3F",
        "urihash" : "sKYSI37oCM5FkZ3F",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "evaluation board ; equipment ; V2M ; electromagnetic emissions ; AAA batteries ; power sources ; Ensuring safety ; Warning",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "attachmentparentid" : 3452266,
        "parentitem" : "5e7de488a3736a0d2e862197",
        "concepts" : "evaluation board ; equipment ; V2M ; electromagnetic emissions ; AAA batteries ; power sources ; Ensuring safety ; Warning",
        "documenttype" : "html",
        "isattachment" : "3452266",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "2c4bee6034e7bc334a811d68c8623f53bff6f2a34dfd5ecbd8fa0f6a346d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e86219e",
        "transactionid" : 863762,
        "title" : "Ensuring safety ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708460076133,
        "sysisattachment" : "3452266",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452266,
        "size" : 336,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523833,
        "syssize" : 336,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708460076133,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
        "syscollection" : "default"
      },
      "Title" : "Ensuring safety",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "Excerpt" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB ... Warning Do not use the V2M-Beetle evaluation board near equipment that is sensitive to ...",
      "FirstSentences" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB host 5V supply, or two 1.5V AAA batteries. Warning Do not use the V2M-Beetle evaluation board ..."
    }, {
      "title" : "AHBCLKCFG1CLR",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "excerpt" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB ... This register operates when the test chip is in the Sleep state. ... 0b1 FCLK and HCLK are both off.",
      "firstSentences" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB peripheral clocks. This register operates when the test chip is in the Sleep state. This register has the same ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "document_number" : "100417",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452266",
          "sysurihash" : "rOMneihmdp1yjBgQ",
          "urihash" : "rOMneihmdp1yjBgQ",
          "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1464709263000,
          "topparentid" : 3452266,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585308808000,
          "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
          "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084708000,
          "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de488a3736a0d2e862197",
          "transactionid" : 863762,
          "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "products" : [ "Beetle IoT Evaluation Platform" ],
          "date" : 1649084708000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100417:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084708501381304,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5373,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523864,
          "syssize" : 5373,
          "sysdate" : 1649084708000,
          "haslayout" : "1",
          "topparent" : "3452266",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452266,
          "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084708000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100417/0000/?lang=en",
          "modified" : 1636364761000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084708501381304,
          "uri" : "https://developer.arm.com/documentation/100417/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHBCLKCFG1CLR ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "uð7zhnWJRBSBaBqf",
        "urihash" : "uð7zhnWJRBSBaBqf",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "register ; assignments ; configurations ; peripheral clocks ; GPIO1 AHB ; evaluation board ; Usage constraints ; Sleep state ; GPIO1CLKOFF",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "attachmentparentid" : 3452266,
        "parentitem" : "5e7de488a3736a0d2e862197",
        "concepts" : "register ; assignments ; configurations ; peripheral clocks ; GPIO1 AHB ; evaluation board ; Usage constraints ; Sleep state ; GPIO1CLKOFF",
        "documenttype" : "html",
        "isattachment" : "3452266",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084704000,
        "permanentid" : "353caec644f5ac2aa9476a0511ba7a54edac1258e5b71fa14ff35227669c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de489a3736a0d2e8621cc",
        "transactionid" : 863762,
        "title" : "AHBCLKCFG1CLR ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084704000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084704608989429,
        "sysisattachment" : "3452266",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452266,
        "size" : 1017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523817,
        "syssize" : 1017,
        "sysdate" : 1649084704000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084704608989429,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
        "syscollection" : "default"
      },
      "Title" : "AHBCLKCFG1CLR",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "Excerpt" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB ... This register operates when the test chip is in the Sleep state. ... 0b1 FCLK and HCLK are both off.",
      "FirstSentences" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB peripheral clocks. This register operates when the test chip is in the Sleep state. This register has the same ..."
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
      "document_number" : "100417",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3452266",
      "sysauthor" : "ARM",
      "sysurihash" : "u8G3ðYStIg0N0GDh",
      "urihash" : "u8G3ðYStIg0N0GDh",
      "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
      "keywords" : "iot",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1464709263000,
      "topparentid" : 3452266,
      "numberofpages" : 123,
      "sysconcepts" : "test chip ; registers ; evaluation board ; zeros ; assignments ; V2M ; expansion shields ; sleep states ; signals ; peripheral clocks ; programming ; Arduino-compatible R3 ; analog ; reset ; IOL connectors ; AAA batteries",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
      "attachmentparentid" : 3452266,
      "parentitem" : "5e7de488a3736a0d2e862197",
      "concepts" : "test chip ; registers ; evaluation board ; zeros ; assignments ; V2M ; expansion shields ; sleep states ; signals ; peripheral clocks ; programming ; Arduino-compatible R3 ; analog ; reset ; IOL connectors ; AAA batteries",
      "documenttype" : "pdf",
      "isattachment" : "3452266",
      "sysindexeddate" : 1649084709000,
      "permanentid" : "2131256d971068f7c6601a4f407d37261d2dca10c00764a6faa6c61f4e78",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de489a3736a0d2e862214",
      "transactionid" : 863762,
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
      "subject" : "This book describes the ARM® Versatile™ Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "date" : 1649084709000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100417:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084709114727697,
      "sysisattachment" : "3452266",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3452266,
      "size" : 817766,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084526002,
      "syssubject" : "This book describes the ARM® Versatile™ Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "syssize" : 817766,
      "sysdate" : 1649084709000,
      "topparent" : "3452266",
      "author" : "ARM",
      "label_version" : "0.0",
      "systopparentid" : 3452266,
      "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "wordcount" : 1881,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084709000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084709114727697,
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "Excerpt" : "Change ... Copyright © 2016, ARM Limited or its affiliates. All rights reserved. ... Unrestricted Access is an ARM internal classification. ARM 100417_0000_00_en Copyright © 2016 ARM.",
    "FirstSentences" : "ARM® Versatile™ Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM 100417_0000_00_en ARM® Versatile™ Express Beetle IoT ..."
  }, {
    "title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core",
    "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "excerpt" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the ... This complicates the timing of key signals such as the INSTR and CLKEN inputs, ...",
    "firstSentences" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the coprocessor matches that of the ARM9EJ-S core exactly. This complicates the timing of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
      "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
      "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9EJ-S Technical Reference Manual ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "ð7aDaKtQF5RqDIR8",
        "urihash" : "ð7aDaKtQF5RqDIR8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084657000,
        "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476c88295d1e18d3ada4",
        "transactionid" : 863761,
        "title" : "ARM9EJ-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084657336835035,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1979,
        "sysdate" : 1649084657000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084657336835035,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
      "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
      "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Busy-waiting and interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "excerpt" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the ... To do so, the coprocessor associated with the Decode stage instruction drives Wait ...",
      "firstSentences" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the execution of a coprocessor instruction if, for example, it is still busy with an earlier ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Busy-waiting and interrupts ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "HfE6QhrIVjM0Kmbw",
        "urihash" : "HfE6QhrIVjM0Kmbw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessor instruction ; cycles ; Wait ; execution ; busy-waiting ; latency reasons ; state of PASS ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessor instruction ; cycles ; Wait ; execution ; busy-waiting ; latency reasons ; state of PASS ; shows",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084699000,
        "permanentid" : "0e0989059b9ef1b06f0016c27a2dc5032813d20b6541f8a690184566a1f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae23",
        "transactionid" : 863762,
        "title" : "Busy-waiting and interrupts ",
        "products" : [ "Arm9" ],
        "date" : 1649084699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084699521280438,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 1027,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1027,
        "sysdate" : 1649084699000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084699521280438,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
        "syscollection" : "default"
      },
      "Title" : "Busy-waiting and interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "Excerpt" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the ... To do so, the coprocessor associated with the Decode stage instruction drives Wait ...",
      "FirstSentences" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the execution of a coprocessor instruction if, for example, it is still busy with an earlier ..."
    }, {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the ...",
      "firstSentences" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the coprocessor.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "QLDst9PJJS3Td6tZ",
        "urihash" : "QLDst9PJJS3Td6tZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessor pipeline ; ARM9EJ ; instructions ; core ; cycle ; timing priorities ; implications ; memory",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessor pipeline ; ARM9EJ ; instructions ; core ; cycle ; timing priorities ; implications ; memory",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084697000,
        "permanentid" : "258cc1ec8e73cb151e6b1823bb4cff49d1bcbce58bd0a66504ba6af7f618",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae18",
        "transactionid" : 863762,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1649084697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084697057941702,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 819,
        "sysdate" : 1649084697000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084697057941702,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the ...",
      "FirstSentences" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the coprocessor."
    }, {
      "title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "excerpt" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external ... A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "firstSentences" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "Z1FSCðZuofjN52FA",
        "urihash" : "Z1FSCðZuofjN52FA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessors ; ARM9EJ ; core ; signals ; instructions ; cycle ; means ; wait ; timing diagrams ; sake of clarity ; Interlocked ; disadvantage",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessors ; ARM9EJ ; core ; signals ; instructions ; cycle ; means ; wait ; timing diagrams ; sake of clarity ; Interlocked ; disadvantage",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084696000,
        "permanentid" : "9a08ca625a92e2ff9caad40b4b3b57197913eff76cd3615fd9f7fc9b8c3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae1a",
        "transactionid" : 863762,
        "title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core ",
        "products" : [ "Arm9" ],
        "date" : 1649084696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084696354920582,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 1472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1472,
        "sysdate" : 1649084696000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084696354920582,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "Excerpt" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external ... A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "FirstSentences" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ..."
    } ],
    "totalNumberOfChildResults" : 188,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Coprocessor pipeline operates in step with the ARM9EJ-S core ",
      "document_number" : "ddi0222",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3509733",
      "sysurihash" : "wu0uW4GnmmñTCEñQ",
      "urihash" : "wu0uW4GnmmñTCEñQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173267319000,
      "topparentid" : 3509733,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382700000,
      "sysconcepts" : "coprocessors ; core ; ARM9EJ ; pipeline ; CLKEN inputs ; key signals ; CP15 ; reason",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3509733,
      "parentitem" : "5e8e476c88295d1e18d3ada4",
      "concepts" : "coprocessors ; core ; ARM9EJ ; pipeline ; CLKEN inputs ; key signals ; CP15 ; reason",
      "documenttype" : "html",
      "isattachment" : "3509733",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084708000,
      "permanentid" : "e54861494f5a25955f226a35be7cf45c4dbd07525b25a20a851d114e65c7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e476d88295d1e18d3ae19",
      "transactionid" : 863762,
      "title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core ",
      "products" : [ "Arm9" ],
      "date" : 1649084708000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0222:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084708485086597,
      "sysisattachment" : "3509733",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3509733,
      "size" : 507,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084451735,
      "syssize" : 507,
      "sysdate" : 1649084708000,
      "haslayout" : "1",
      "topparent" : "3509733",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3509733,
      "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084708000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "modified" : 1638976397000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084708485086597,
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
      "syscollection" : "default"
    },
    "Title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core",
    "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "Excerpt" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the ... This complicates the timing of key signals such as the INSTR and CLKEN inputs, ...",
    "FirstSentences" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the coprocessor matches that of the ARM9EJ-S core exactly. This complicates the timing of ..."
  }, {
    "title" : "ARM9TDMI AC Characteristics",
    "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ... It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI. It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "DY8oYMFvkTZCuZCI",
        "urihash" : "DY8oYMFvkTZCuZCI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1648715141000,
        "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36422",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140989928518,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095239,
        "syssize" : 1815,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715141000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140989928518,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "excerpt" : "A ... Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0091A ... Unrestricted Access ... Preface ... About this manual ... x Feedback ... xiii ... Introduction ... 1.1 ... 1.2 ... 3.5 ... 3.6",
      "firstSentences" : "ARM9TDMI (Rev 0) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0091A ii ARM9TDMI Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0091",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484260",
          "sysurihash" : "DY8oYMFvkTZCuZCI",
          "urihash" : "DY8oYMFvkTZCuZCI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "systransactionid" : 861210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1217763467000,
          "topparentid" : 3484260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372020000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648715141000,
          "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1db488295d1e18d36422",
          "transactionid" : 861210,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715140000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0091:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715140989928518,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715095239,
          "syssize" : 1815,
          "sysdate" : 1648715140000,
          "haslayout" : "1",
          "topparent" : "3484260",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484260,
          "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715141000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0091/a/?lang=en",
          "modified" : 1638964501000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715140989928518,
          "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "UKMKMswpVgTtlxSi",
        "urihash" : "UKMKMswpVgTtlxSi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
        "systransactionid" : 861210,
        "copyright" : "Copyright ©€1998 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "numberofpages" : 144,
        "sysconcepts" : "instructions ; signals ; ARM9TDMI ; ARM Limited ; cycles ; coprocessors ; scan chains ; multiplier-operand ; registers ; ARM9TDMI processor ; shows ; endian configuration ; memory accesses ; synchronization ; controller ; system speed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3484260,
        "parentitem" : "5e8e1db488295d1e18d36422",
        "concepts" : "instructions ; signals ; ARM9TDMI ; ARM Limited ; cycles ; coprocessors ; scan chains ; multiplier-operand ; registers ; ARM9TDMI processor ; shows ; endian configuration ; memory accesses ; synchronization ; controller ; system speed",
        "documenttype" : "pdf",
        "isattachment" : "3484260",
        "sysindexeddate" : 1648715144000,
        "permanentid" : "ce70976d7b3689900243c9986c6463954789b16bdbea03653b91226724cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db588295d1e18d364b7",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "date" : 1648715144000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715144378739886,
        "sysisattachment" : "3484260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484260,
        "size" : 2200532,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715097614,
        "syssize" : 2200532,
        "sysdate" : 1648715144000,
        "topparent" : "3484260",
        "author" : "ARM Limited",
        "label_version" : "0.0",
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 1911,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715144000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715144378739886,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "Excerpt" : "A ... Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0091A ... Unrestricted Access ... Preface ... About this manual ... x Feedback ... xiii ... Introduction ... 1.1 ... 1.2 ... 3.5 ... 3.6",
      "FirstSentences" : "ARM9TDMI (Rev 0) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0091A ii ARM9TDMI Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved."
    }, {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "DY8oYMFvkTZCuZCI",
        "urihash" : "DY8oYMFvkTZCuZCI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1648715141000,
        "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36422",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140989928518,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095239,
        "syssize" : 1815,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715141000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140989928518,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Instruction register",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "excerpt" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller ...",
      "firstSentences" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller state is 0001.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0091",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484260",
          "sysurihash" : "DY8oYMFvkTZCuZCI",
          "urihash" : "DY8oYMFvkTZCuZCI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "systransactionid" : 861210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1217763467000,
          "topparentid" : 3484260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372020000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648715141000,
          "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1db488295d1e18d36422",
          "transactionid" : 861210,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715140000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0091:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715140989928518,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715095239,
          "syssize" : 1815,
          "sysdate" : 1648715140000,
          "haslayout" : "1",
          "topparent" : "3484260",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484260,
          "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715141000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0091/a/?lang=en",
          "modified" : 1638964501000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715140989928518,
          "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Instruction register ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "uFIWEtGO3btpbjRY",
        "urihash" : "uFIWEtGO3btpbjRY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "instruction register ; controller state ; parity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3484260,
        "parentitem" : "5e8e1db488295d1e18d36422",
        "concepts" : "instruction register ; controller state ; parity",
        "documenttype" : "html",
        "isattachment" : "3484260",
        "sysindexeddate" : 1648715140000,
        "permanentid" : "06e41d3498eaa919ebd5d6163d919801e289c61fa353d24331ec73d62931",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36457",
        "transactionid" : 861210,
        "title" : "Instruction register ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140960715622,
        "sysisattachment" : "3484260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484260,
        "size" : 220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095178,
        "syssize" : 220,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715140000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140960715622,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
        "syscollection" : "default"
      },
      "Title" : "Instruction register",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "Excerpt" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller ...",
      "FirstSentences" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller state is 0001."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM9TDMI AC Characteristics ",
      "document_number" : "ddi0091",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484260",
      "sysurihash" : "rFUMUKVlpqñ46uBX",
      "urihash" : "rFUMUKVlpqñ46uBX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
      "systransactionid" : 861210,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1217763467000,
      "topparentid" : 3484260,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372020000,
      "sysconcepts" : "timing parameters ; AC Characteristics",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3484260,
      "parentitem" : "5e8e1db488295d1e18d36422",
      "concepts" : "timing parameters ; AC Characteristics",
      "documenttype" : "html",
      "isattachment" : "3484260",
      "sysindexeddate" : 1648715145000,
      "permanentid" : "b9d0456b2042313ca1348936cf3fd67e46814791e3cacc318531fc9d2bb6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1db588295d1e18d36485",
      "transactionid" : 861210,
      "title" : "ARM9TDMI AC Characteristics ",
      "products" : [ "Arm9" ],
      "date" : 1648715145000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0091:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715145137598668,
      "sysisattachment" : "3484260",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484260,
      "size" : 239,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715095239,
      "syssize" : 239,
      "sysdate" : 1648715145000,
      "haslayout" : "1",
      "topparent" : "3484260",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484260,
      "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715145000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "modified" : 1638964501000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715145137598668,
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI AC Characteristics",
    "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ... It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI. It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ..."
  }, {
    "title" : "SystemReady ES Test and Certification Guide",
    "uri" : "https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/616d3875e4f35d248467e04c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
    "excerpt" : "Copyright © 2021 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
    "firstSentences" : "SystemReady ES Test and Certification Guide Issue 1.0 Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). 102529 All rights reserved. SystemReady ES Test and Certification Guide",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "SystemReady ES Test and Certification Guide",
      "uri" : "https://developer.arm.com/documentation/102529/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102529/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
      "excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
      "firstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SystemReady ES Test and Certification Guide ",
        "document_number" : "102529",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4796714",
        "sysurihash" : "aeZU87CVcIdllCkS",
        "urihash" : "aeZU87CVcIdllCkS",
        "sysuri" : "https://developer.arm.com/documentation/102529/0100/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634557206000,
        "topparentid" : 4796714,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547829000,
        "sysconcepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
        "concepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715065000,
        "permanentid" : "9736a89859be427f4fe1087e625990e266fb64f0a83c56daad5ff5eb4fe3",
        "syslanguage" : [ "English" ],
        "itemid" : "616d3875e4f35d248467e03b",
        "transactionid" : 861208,
        "title" : "SystemReady ES Test and Certification Guide ",
        "products" : [ "SystemReady ES" ],
        "date" : 1648715065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102529:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715065964803701,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1505,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715059654,
        "syssize" : 1505,
        "sysdate" : 1648715065000,
        "haslayout" : "1",
        "topparent" : "4796714",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796714,
        "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102529/0100/?lang=en",
        "modified" : 1645011170000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715065964803701,
        "uri" : "https://developer.arm.com/documentation/102529/0100/en",
        "syscollection" : "default"
      },
      "Title" : "SystemReady ES Test and Certification Guide",
      "Uri" : "https://developer.arm.com/documentation/102529/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
      "Excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
      "FirstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ..."
    },
    "childResults" : [ {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102529/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102529/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102529/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en/Next-steps",
      "excerpt" : "Next steps In this guide, you learned how to prepare for SystemReady certification and perform the tasks ... At the end of the guide, you are ready to follow the process to certify your system ...",
      "firstSentences" : "Next steps In this guide, you learned how to prepare for SystemReady certification and perform the tasks needed for the compliance program. At the end of the guide, you are ready to follow the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady ES Test and Certification Guide",
        "uri" : "https://developer.arm.com/documentation/102529/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102529/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
        "excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
        "firstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SystemReady ES Test and Certification Guide ",
          "document_number" : "102529",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4796714",
          "sysurihash" : "aeZU87CVcIdllCkS",
          "urihash" : "aeZU87CVcIdllCkS",
          "sysuri" : "https://developer.arm.com/documentation/102529/0100/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634557206000,
          "topparentid" : 4796714,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634547829000,
          "sysconcepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
          "concepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715065000,
          "permanentid" : "9736a89859be427f4fe1087e625990e266fb64f0a83c56daad5ff5eb4fe3",
          "syslanguage" : [ "English" ],
          "itemid" : "616d3875e4f35d248467e03b",
          "transactionid" : 861208,
          "title" : "SystemReady ES Test and Certification Guide ",
          "products" : [ "SystemReady ES" ],
          "date" : 1648715065000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102529:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715065964803701,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1505,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715059654,
          "syssize" : 1505,
          "sysdate" : 1648715065000,
          "haslayout" : "1",
          "topparent" : "4796714",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796714,
          "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
          "wordcount" : 102,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715065000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102529/0100/?lang=en",
          "modified" : 1645011170000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715065964803701,
          "uri" : "https://developer.arm.com/documentation/102529/0100/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady ES Test and Certification Guide",
        "Uri" : "https://developer.arm.com/documentation/102529/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
        "Excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
        "FirstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102529",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4796714",
        "sysurihash" : "No6bQr8d0Lðl86H7",
        "urihash" : "No6bQr8d0Lðl86H7",
        "sysuri" : "https://developer.arm.com/documentation/102529/0100/en/Next-steps",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634557206000,
        "topparentid" : 4796714,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547829000,
        "sysconcepts" : "SystemReady certification ; compliance ; waiver requests ; required forms ; ACS tests ; Embedded Server ; errata ; logs ; ServerReady",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
        "attachmentparentid" : 4796714,
        "parentitem" : "616d3875e4f35d248467e03b",
        "concepts" : "SystemReady certification ; compliance ; waiver requests ; required forms ; ACS tests ; Embedded Server ; errata ; logs ; ServerReady",
        "documenttype" : "html",
        "isattachment" : "4796714",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715066000,
        "permanentid" : "05e1f93f31664bc8413478fab1415e49fc51b9b3fe5d05103fb2d7d57f77",
        "syslanguage" : [ "English" ],
        "itemid" : "616d3875e4f35d248467e041",
        "transactionid" : 861208,
        "title" : "Next steps ",
        "products" : [ "SystemReady ES" ],
        "date" : 1648715066000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102529:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715066026698149,
        "sysisattachment" : "4796714",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4796714,
        "size" : 661,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102529/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715059654,
        "syssize" : 661,
        "sysdate" : 1648715066000,
        "haslayout" : "1",
        "topparent" : "4796714",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796714,
        "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715066000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102529/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102529/0100/Next-steps?lang=en",
        "modified" : 1645011170000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715066026698149,
        "uri" : "https://developer.arm.com/documentation/102529/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102529/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102529/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en/Next-steps",
      "Excerpt" : "Next steps In this guide, you learned how to prepare for SystemReady certification and perform the tasks ... At the end of the guide, you are ready to follow the process to certify your system ...",
      "FirstSentences" : "Next steps In this guide, you learned how to prepare for SystemReady certification and perform the tasks needed for the compliance program. At the end of the guide, you are ready to follow the ..."
    }, {
      "title" : "SystemReady ES Test and Certification Guide",
      "uri" : "https://developer.arm.com/documentation/102529/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102529/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
      "excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
      "firstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SystemReady ES Test and Certification Guide ",
        "document_number" : "102529",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4796714",
        "sysurihash" : "aeZU87CVcIdllCkS",
        "urihash" : "aeZU87CVcIdllCkS",
        "sysuri" : "https://developer.arm.com/documentation/102529/0100/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634557206000,
        "topparentid" : 4796714,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547829000,
        "sysconcepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
        "concepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715065000,
        "permanentid" : "9736a89859be427f4fe1087e625990e266fb64f0a83c56daad5ff5eb4fe3",
        "syslanguage" : [ "English" ],
        "itemid" : "616d3875e4f35d248467e03b",
        "transactionid" : 861208,
        "title" : "SystemReady ES Test and Certification Guide ",
        "products" : [ "SystemReady ES" ],
        "date" : 1648715065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102529:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715065964803701,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1505,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715059654,
        "syssize" : 1505,
        "sysdate" : 1648715065000,
        "haslayout" : "1",
        "topparent" : "4796714",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796714,
        "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102529/0100/?lang=en",
        "modified" : 1645011170000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715065964803701,
        "uri" : "https://developer.arm.com/documentation/102529/0100/en",
        "syscollection" : "default"
      },
      "Title" : "SystemReady ES Test and Certification Guide",
      "Uri" : "https://developer.arm.com/documentation/102529/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
      "Excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
      "FirstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ..."
    }, {
      "title" : "Test SystemReady ES compliance",
      "uri" : "https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
      "printableUri" : "https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
      "clickUri" : "https://developer.arm.com/documentation/102529/0100/Test-SystemReady-ES-compliance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
      "excerpt" : "Prepare the SUT (System Under Test) machine and a host machine Prepare the SUT ... Run tests in automated mode If no option in GRUB is chosen and no tests are skipped, tests are run in fully ...",
      "firstSentences" : "Test SystemReady ES compliance The Arm SystemReady Architecture Compliance Suite (ACS) is a set of tests that ensure architectural compliance across different implementations and variants of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SystemReady ES Test and Certification Guide",
        "uri" : "https://developer.arm.com/documentation/102529/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102529/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
        "excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
        "firstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SystemReady ES Test and Certification Guide ",
          "document_number" : "102529",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4796714",
          "sysurihash" : "aeZU87CVcIdllCkS",
          "urihash" : "aeZU87CVcIdllCkS",
          "sysuri" : "https://developer.arm.com/documentation/102529/0100/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1634557206000,
          "topparentid" : 4796714,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1634547829000,
          "sysconcepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
          "concepts" : "Arm SystemReady ; operating systems ; server ; hypervisors ; standards ; specifications ; firmware implementations ; boot recipes ; test process ; interoperability",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715065000,
          "permanentid" : "9736a89859be427f4fe1087e625990e266fb64f0a83c56daad5ff5eb4fe3",
          "syslanguage" : [ "English" ],
          "itemid" : "616d3875e4f35d248467e03b",
          "transactionid" : 861208,
          "title" : "SystemReady ES Test and Certification Guide ",
          "products" : [ "SystemReady ES" ],
          "date" : 1648715065000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102529:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715065964803701,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1505,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715059654,
          "syssize" : 1505,
          "sysdate" : 1648715065000,
          "haslayout" : "1",
          "topparent" : "4796714",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4796714,
          "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
          "wordcount" : 102,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715065000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102529/0100/?lang=en",
          "modified" : 1645011170000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715065964803701,
          "uri" : "https://developer.arm.com/documentation/102529/0100/en",
          "syscollection" : "default"
        },
        "Title" : "SystemReady ES Test and Certification Guide",
        "Uri" : "https://developer.arm.com/documentation/102529/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102529/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en",
        "Excerpt" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with ...",
        "FirstSentences" : "Overview This guide provides an overview of the Arm SystemReady certification and test process. By the end of this guide, you will understand the steps required to certify your system with Arm ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Test SystemReady ES compliance ",
        "document_number" : "102529",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4796714",
        "sysurihash" : "qvaotL75z7T8e0G2",
        "urihash" : "qvaotL75z7T8e0G2",
        "sysuri" : "https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1634557206000,
        "topparentid" : 4796714,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1634547829000,
        "sysconcepts" : "acs ; images ; BSA ; certification ; SystemReady ; architectural compliance ; environment ; implementations ; specifications ; automated mode ; host machine ; local directory ; Adaptation Layers ; BsaResults ; flowcharts",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
        "attachmentparentid" : 4796714,
        "parentitem" : "616d3875e4f35d248467e03b",
        "concepts" : "acs ; images ; BSA ; certification ; SystemReady ; architectural compliance ; environment ; implementations ; specifications ; automated mode ; host machine ; local directory ; Adaptation Layers ; BsaResults ; flowcharts",
        "documenttype" : "html",
        "isattachment" : "4796714",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715065000,
        "permanentid" : "25dc808504f00e15befba95e1e4ffb41f76464bfdad476b554280fd80c60",
        "syslanguage" : [ "English" ],
        "itemid" : "616d3875e4f35d248467e03f",
        "transactionid" : 861208,
        "title" : "Test SystemReady ES compliance ",
        "products" : [ "SystemReady ES" ],
        "date" : 1648715065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102529:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715065509136465,
        "sysisattachment" : "4796714",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4796714,
        "size" : 6656,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102529/0100/Test-SystemReady-ES-compliance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715059654,
        "syssize" : 6656,
        "sysdate" : 1648715065000,
        "haslayout" : "1",
        "topparent" : "4796714",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4796714,
        "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
        "wordcount" : 331,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102529/0100/Test-SystemReady-ES-compliance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102529/0100/Test-SystemReady-ES-compliance?lang=en",
        "modified" : 1645011170000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715065509136465,
        "uri" : "https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
        "syscollection" : "default"
      },
      "Title" : "Test SystemReady ES compliance",
      "Uri" : "https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
      "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
      "ClickUri" : "https://developer.arm.com/documentation/102529/0100/Test-SystemReady-ES-compliance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en/Test-SystemReady-ES-compliance",
      "Excerpt" : "Prepare the SUT (System Under Test) machine and a host machine Prepare the SUT ... Run tests in automated mode If no option in GRUB is chosen and no tests are skipped, tests are run in fully ...",
      "FirstSentences" : "Test SystemReady ES compliance The Arm SystemReady Architecture Compliance Suite (ACS) is a set of tests that ensure architectural compliance across different implementations and variants of the ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "SystemReady ES Test and Certification Guide ",
      "document_number" : "102529",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4796714",
      "sysauthor" : "Arm Limited",
      "sysurihash" : "5cñEL9YaEGfðSuKH",
      "urihash" : "5cñEL9YaEGfðSuKH",
      "sysuri" : "https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
      "systransactionid" : 861208,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1634557206000,
      "topparentid" : 4796714,
      "numberofpages" : 20,
      "sysconcepts" : "implementations ; Arm SystemReady ; compliance team ; readiness evaluation ; operating systems ; UEFI ; waivers ; forms ; specifications ; written agreement ; hypervisors ; provisions ; USB device ; acs ; logs ; Certification Partner",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5fb4329dcd74e712c44971fa|61542548d71f0e06cc73f829" ],
      "syscompany" : "Arm Limited",
      "attachmentparentid" : 4796714,
      "parentitem" : "616d3875e4f35d248467e03b",
      "concepts" : "implementations ; Arm SystemReady ; compliance team ; readiness evaluation ; operating systems ; UEFI ; waivers ; forms ; specifications ; written agreement ; hypervisors ; provisions ; USB device ; acs ; logs ; Certification Partner",
      "documenttype" : "pdf",
      "isattachment" : "4796714",
      "sysindexeddate" : 1648715075000,
      "permanentid" : "cadd171fc274f6a138c1161275418fb64f2d3a64b9820c71d70e81bfc8d7",
      "syslanguage" : [ "English" ],
      "itemid" : "616d3875e4f35d248467e04c",
      "transactionid" : 861208,
      "title" : "SystemReady ES Test and Certification Guide ",
      "date" : 1648715075000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102529:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715075131629462,
      "sysisattachment" : "4796714",
      "navigationhierarchiescontenttype" : "Guide",
      "company" : "Arm Limited",
      "sysattachmentparentid" : 4796714,
      "size" : 956885,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/616d3875e4f35d248467e04c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715061255,
      "syssize" : 956885,
      "sysdate" : 1648715075000,
      "topparent" : "4796714",
      "author" : "Arm Limited",
      "label_version" : "1.0",
      "systopparentid" : 4796714,
      "content_description" : "This guide provides an overview of the Arm SystemReady certification and test process.",
      "wordcount" : 757,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|SystemReady|SystemReady ES" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|SystemReady", "Architectures|System Architecture|SystemReady|SystemReady ES" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715075000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/616d3875e4f35d248467e04c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715075131629462,
      "uri" : "https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
      "syscollection" : "default"
    },
    "Title" : "SystemReady ES Test and Certification Guide",
    "Uri" : "https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/616d3875e4f35d248467e04c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102529/0100/en/pdf/102529_0100_01_SystemReady_Test_and_Certification_Guide.pdf",
    "Excerpt" : "Copyright © 2021 Arm Limited (or its affiliates). ... All rights reserved. ... Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
    "FirstSentences" : "SystemReady ES Test and Certification Guide Issue 1.0 Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). 102529 All rights reserved. SystemReady ES Test and Certification Guide"
  }, {
    "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "excerpt" : "C ... First release for r0p0. ... Decode register ... Read acceptance capability and write acceptance capability ... Write issuing capability ... Narrow to wide translation ... Physical data.",
    "firstSentences" : "CoreLink Network Interconnect NIC-301 Revision: r2p3 Technical Reference Manual Copyright © 2006-2011 ARM. All rights reserved. ARM DDI 0397I (ID032112) ARM DDI 0397I ID032112 CoreLink Network ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "IUiQ6ciIiRsAgqqn",
        "urihash" : "IUiQ6ciIiRsAgqqn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8a",
        "transactionid" : 861208,
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069476805665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 2504,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 189,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069476805665,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "IUiQ6ciIiRsAgqqn",
        "urihash" : "IUiQ6ciIiRsAgqqn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8a",
        "transactionid" : 861208,
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069476805665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 2504,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 189,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069476805665,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "excerpt" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "firstSentences" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "document_number" : "ddi0397",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497103",
          "sysurihash" : "IUiQ6ciIiRsAgqqn",
          "urihash" : "IUiQ6ciIiRsAgqqn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1332338632000,
          "topparentid" : 3497103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715069000,
          "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8a",
          "transactionid" : 861208,
          "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1648715069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0397:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715069476805665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2504,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715055120,
          "syssize" : 2504,
          "sysdate" : 1648715069000,
          "haslayout" : "1",
          "topparent" : "3497103",
          "label_version" : "r2p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497103,
          "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
          "wordcount" : 189,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0397/i/?lang=en",
          "modified" : 1639050000000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715069476805665,
          "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "XqðNKñ70VqPv33k3",
        "urihash" : "XqðNKñ70VqPv33k3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "interfaces ; CoreLink Network ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3497103,
        "parentitem" : "5e8e3046fd977155116a7b8a",
        "concepts" : "interfaces ; CoreLink Network ; subsections",
        "documenttype" : "html",
        "isattachment" : "3497103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715063000,
        "permanentid" : "70505f8ef831cb9de8b16a047a46a63a7e1d16f257e43e18696d025ab45a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7ba1",
        "transactionid" : 861208,
        "title" : "Interfaces ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715063948476318,
        "sysisattachment" : "3497103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497103,
        "size" : 182,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 182,
        "sysdate" : 1648715063000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/functional-description/interfaces?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715063948476318,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "Excerpt" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "FirstSentences" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301"
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "excerpt" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship ...",
      "firstSentences" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship between ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "document_number" : "ddi0397",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497103",
          "sysurihash" : "IUiQ6ciIiRsAgqqn",
          "urihash" : "IUiQ6ciIiRsAgqqn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1332338632000,
          "topparentid" : 3497103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715069000,
          "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8a",
          "transactionid" : 861208,
          "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1648715069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0397:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715069476805665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2504,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715055120,
          "syssize" : 2504,
          "sysdate" : 1648715069000,
          "haslayout" : "1",
          "topparent" : "3497103",
          "label_version" : "r2p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497103,
          "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
          "wordcount" : 189,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0397/i/?lang=en",
          "modified" : 1639050000000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715069476805665,
          "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "uUEsIG5BSele8Iu2",
        "urihash" : "uUEsIG5BSele8Iu2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3497103,
        "parentitem" : "5e8e3046fd977155116a7b8a",
        "documenttype" : "html",
        "isattachment" : "3497103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715063000,
        "permanentid" : "d0106e8cc9fd9d4e9f430883e3a8acf13349ee558085313957ff9f778839",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7b98",
        "transactionid" : 861208,
        "title" : "Introduction ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715063919954850,
        "sysisattachment" : "3497103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497103,
        "size" : 289,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055105,
        "syssize" : 289,
        "sysdate" : 1648715063000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/introduction?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715063919954850,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "Excerpt" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship ...",
      "FirstSentences" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship between ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
      "document_number" : "ddi0397",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497103",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "Yñ9zFN4G2CH7jsYC",
      "urihash" : "Yñ9zFN4G2CH7jsYC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
      "keywords" : "Interconnect, AXI interconnect, AHB interconnect",
      "systransactionid" : 861208,
      "copyright" : "Copyright ©€2006-2011 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1332338632000,
      "topparentid" : 3497103,
      "numberofpages" : 48,
      "sysconcepts" : "transactions ; functionality ; infrastructures ; configuration options ; CoreLink Network ; AXI ; master interfaces ; acceptance capability ; data beats ; configuration ; programmers model ; arbitration schemes ; ARM ; documentation ; implementation scripts ; AHB variant",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
      "attachmentparentid" : 3497103,
      "parentitem" : "5e8e3046fd977155116a7b8a",
      "concepts" : "transactions ; functionality ; infrastructures ; configuration options ; CoreLink Network ; AXI ; master interfaces ; acceptance capability ; data beats ; configuration ; programmers model ; arbitration schemes ; ARM ; documentation ; implementation scripts ; AHB variant",
      "documenttype" : "pdf",
      "isattachment" : "3497103",
      "sysindexeddate" : 1648715073000,
      "permanentid" : "e5421b81d937a5ace98fed1c69937c7f2a68eb335a6484a6e8475988bf58",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3047fd977155116a7bda",
      "transactionid" : 861208,
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
      "subject" : "ARM CoreLink Network Interconnect (NIC-301)\nTechnical Reference Manual PDF documentation, AXI Interconnect,\nAHB interconnect",
      "date" : 1648715073000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0397:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715073624037900,
      "sysisattachment" : "3497103",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497103,
      "size" : 474704,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715056642,
      "syssubject" : "ARM CoreLink Network Interconnect (NIC-301)\nTechnical Reference Manual PDF documentation, AXI Interconnect,\nAHB interconnect",
      "syssize" : 474704,
      "sysdate" : 1648715073000,
      "topparent" : "3497103",
      "author" : "ARM Limited",
      "label_version" : "r2p3",
      "systopparentid" : 3497103,
      "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
      "wordcount" : 1342,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715073000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715073624037900,
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "Excerpt" : "C ... First release for r0p0. ... Decode register ... Read acceptance capability and write acceptance capability ... Write issuing capability ... Narrow to wide translation ... Physical data.",
    "FirstSentences" : "CoreLink Network Interconnect NIC-301 Revision: r2p3 Technical Reference Manual Copyright © 2006-2011 ARM. All rights reserved. ARM DDI 0397I (ID032112) ARM DDI 0397I ID032112 CoreLink Network ..."
  }, {
    "title" : "FIFO",
    "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "excerpt" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present ... FIFO CoreSight ETM-M7",
    "firstSentences" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present. FIFO CoreSight ETM-M7",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
      "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "4DGxFF3aN9dunQNJ",
        "urihash" : "4DGxFF3aN9dunQNJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715051000,
        "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2abd5",
        "transactionid" : 861208,
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715051000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715051487162166,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4087,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 4087,
        "sysdate" : 1648715051000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715051000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715051487162166,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
      "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
    },
    "childResults" : [ {
      "title" : "Low power state behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "excerpt" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to ... This permits the last instruction executed to trigger a comparator, update the ...",
      "firstSentences" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to the ETM become inactive. This permits the last instruction executed to trigger a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Low power state behavior ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "j5QMAbDCDrGFzcWs",
        "urihash" : "j5QMAbDCDrGFzcWs",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "low power ; event packet ; ETM ; resources ; trace ; using TRCEVENTCTL1R ; Register ; reason ; comparator ; instruction",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "low power ; event packet ; ETM ; resources ; trace ; using TRCEVENTCTL1R ; Register ; reason ; comparator ; instruction",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715070000,
        "permanentid" : "38f31953002ca93a499dc0c2af329f6cb29c6f310663ad5e1d39e0f75482",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2ac09",
        "transactionid" : 861208,
        "title" : "Low power state behavior ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715070358333510,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 847,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 847,
        "sysdate" : 1648715070000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715070358333510,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
        "syscollection" : "default"
      },
      "Title" : "Low power state behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "Excerpt" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to ... This permits the last instruction executed to trigger a comparator, update the ...",
      "FirstSentences" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to the ETM become inactive. This permits the last instruction executed to trigger a ..."
    }, {
      "title" : "Micro-architectural exceptions",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "excerpt" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the ... 0b0000100000 ETM disabled before completion of exception operation.",
      "firstSentences" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the following TYPE encodings: 0b0000100001 Entered a restricted region.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Micro-architectural exceptions ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "lauWP9sIPg5Aso0P",
        "urihash" : "lauWP9sIPg5Aso0P",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "exceptions ; ETM ; restricted region ; TYPE encodings ; Entered",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "exceptions ; ETM ; restricted region ; TYPE encodings ; Entered",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "fad4535cb243f1f36884a86639e3fac4494457f40ada674a9065ea7a8bde",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2ac0b",
        "transactionid" : 861208,
        "title" : "Micro-architectural exceptions ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069643958582,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 301,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 301,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069643958582,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
        "syscollection" : "default"
      },
      "Title" : "Micro-architectural exceptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "Excerpt" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the ... 0b0000100000 ETM disabled before completion of exception operation.",
      "FirstSentences" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the following TYPE encodings: 0b0000100001 Entered a restricted region."
    }, {
      "title" : "Global timestamping",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "excerpt" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of ...",
      "firstSentences" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Global timestamping ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "IrrSE81fQXCYFmtl",
        "urihash" : "IrrSE81fQXCYFmtl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "timestamp ; trace ; Note Decompression ; clock frequency ; coarse-grained profiling ; presence ; slower ; ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "timestamp ; trace ; Note Decompression ; clock frequency ; coarse-grained profiling ; presence ; slower ; ARM",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "d36b407041c2d8e93236d7507d3865c3634d31e61d98e2c08bc4eb86dc83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2abf9",
        "transactionid" : 861208,
        "title" : "Global timestamping ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069533354160,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 421,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 421,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069533354160,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
        "syscollection" : "default"
      },
      "Title" : "Global timestamping",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "Excerpt" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of ...",
      "FirstSentences" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of trace ..."
    } ],
    "totalNumberOfChildResults" : 69,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "FIFO ",
      "document_number" : "ddi0494",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3518400",
      "sysurihash" : "g8S85nwñalBfVCYA",
      "urihash" : "g8S85nwñalBfVCYA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
      "systransactionid" : 861208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1440600647000,
      "topparentid" : 3518400,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586523645000,
      "sysconcepts" : "trace stream ; FIFOs ; buffers bursts ; present",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
      "attachmentparentid" : 3518400,
      "parentitem" : "5e906dfd8259fe2368e2abd5",
      "concepts" : "trace stream ; FIFOs ; buffers bursts ; present",
      "documenttype" : "html",
      "isattachment" : "3518400",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715070000,
      "permanentid" : "be2aaf81c8a4e3b6ea8d64360099b397416fda699dbdc4a4ab6c5ee2d295",
      "syslanguage" : [ "English" ],
      "itemid" : "5e906dfd8259fe2368e2abf5",
      "transactionid" : 861208,
      "title" : "FIFO ",
      "products" : [ "CoreSight ETM-M7" ],
      "date" : 1648715070000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0494:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715070482101034,
      "sysisattachment" : "3518400",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3518400,
      "size" : 185,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715046763,
      "syssize" : 185,
      "sysdate" : 1648715070000,
      "haslayout" : "1",
      "topparent" : "3518400",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3518400,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715070000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "modified" : 1639137344000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715070482101034,
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
      "syscollection" : "default"
    },
    "Title" : "FIFO",
    "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "Excerpt" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present ... FIFO CoreSight ETM-M7",
    "FirstSentences" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present. FIFO CoreSight ETM-M7"
  }, {
    "title" : "ARM926EJ-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "excerpt" : "Includes r0p4. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... iv",
    "firstSentences" : "ARM926EJ-S Revision: r0p5 Technical Reference Manual Copyright © 2001-2008 ARM Limited. All rights reserved. ARM DDI 0198E ii ARM926EJ-S Technical Reference Manual Copyright © 2001-2008 ARM Limited.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM926EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM926EJ-S Technical Reference Manual ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "AygvuNZñmM6GPKFF",
        "urihash" : "AygvuNZñmM6GPKFF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0e88295d1e18d3a8d2",
        "transactionid" : 861207,
        "title" : "ARM926EJ-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018381195124,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2092,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 2092,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018381195124,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM926EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AHB clocking",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "excerpt" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate ... CLK and HCLK must be synchronous.",
      "firstSentences" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate AHB clock enable for each of the two bus ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM926EJ-S Technical Reference Manual ",
          "document_number" : "ddi0198",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507508",
          "sysurihash" : "AygvuNZñmM6GPKFF",
          "urihash" : "AygvuNZñmM6GPKFF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "systransactionid" : 861207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1219940185000,
          "topparentid" : 3507508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380046000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715018000,
          "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3d0e88295d1e18d3a8d2",
          "transactionid" : 861207,
          "title" : "ARM926EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715018000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0198:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715018381195124,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2092,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715015694,
          "syssize" : 2092,
          "sysdate" : 1648715018000,
          "haslayout" : "1",
          "topparent" : "3507508",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507508,
          "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715018000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0198/e/?lang=en",
          "modified" : 1638975634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715018381195124,
          "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB clocking ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "LEd7Or7FBOmhZqBA",
        "urihash" : "LEd7Or7FBOmhZqBA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "bus masters ; AHB systems ; rising edge ; skew ; ARM926EJ",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3507508,
        "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
        "concepts" : "bus masters ; AHB systems ; rising edge ; skew ; ARM926EJ",
        "documenttype" : "html",
        "isattachment" : "3507508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "1691aacc7adf3489a4164b6264b3dabe6844ba5b55d3e45c1f8f60487f23",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0f88295d1e18d3a93b",
        "transactionid" : 861207,
        "title" : "AHB clocking ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018616141135,
        "sysisattachment" : "3507508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507508,
        "size" : 865,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 865,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018616141135,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
        "syscollection" : "default"
      },
      "Title" : "AHB clocking",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "Excerpt" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate ... CLK and HCLK must be synchronous.",
      "FirstSentences" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate AHB clock enable for each of the two bus ..."
    }, {
      "title" : "About the bus interface unit",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "excerpt" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling ...",
      "firstSentences" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling complete ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM926EJ-S Technical Reference Manual ",
          "document_number" : "ddi0198",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507508",
          "sysurihash" : "AygvuNZñmM6GPKFF",
          "urihash" : "AygvuNZñmM6GPKFF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "systransactionid" : 861207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1219940185000,
          "topparentid" : 3507508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380046000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715018000,
          "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3d0e88295d1e18d3a8d2",
          "transactionid" : 861207,
          "title" : "ARM926EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715018000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0198:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715018381195124,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2092,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715015694,
          "syssize" : 2092,
          "sysdate" : 1648715018000,
          "haslayout" : "1",
          "topparent" : "3507508",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507508,
          "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715018000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0198/e/?lang=en",
          "modified" : 1638975634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715018381195124,
          "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the bus interface unit ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "22RSVBaveUVdXnu3",
        "urihash" : "22RSVBaveUVdXnu3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "AHB ; masters ; BIU ; flexibility ; instruction ; separate ; bus ; signals ; AMBA Specification ; benefit of increased",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3507508,
        "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
        "concepts" : "AHB ; masters ; BIU ; flexibility ; instruction ; separate ; bus ; signals ; AMBA Specification ; benefit of increased",
        "documenttype" : "html",
        "isattachment" : "3507508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "afe8ec281dc9a902fade85d65eb46b07a6576e2d9265844cf9887a7ff153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0f88295d1e18d3a934",
        "transactionid" : 861207,
        "title" : "About the bus interface unit ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018578178211,
        "sysisattachment" : "3507508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507508,
        "size" : 852,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 852,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018578178211,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
        "syscollection" : "default"
      },
      "Title" : "About the bus interface unit",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "Excerpt" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling ...",
      "FirstSentences" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling complete ..."
    }, {
      "title" : "Supported AHB transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "excerpt" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level ...",
      "firstSentences" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level two AHB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM926EJ-S Technical Reference Manual ",
          "document_number" : "ddi0198",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507508",
          "sysurihash" : "AygvuNZñmM6GPKFF",
          "urihash" : "AygvuNZñmM6GPKFF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "systransactionid" : 861207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1219940185000,
          "topparentid" : 3507508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380046000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715018000,
          "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3d0e88295d1e18d3a8d2",
          "transactionid" : 861207,
          "title" : "ARM926EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715018000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0198:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715018381195124,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2092,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715015694,
          "syssize" : 2092,
          "sysdate" : 1648715018000,
          "haslayout" : "1",
          "topparent" : "3507508",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507508,
          "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715018000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0198/e/?lang=en",
          "modified" : 1638975634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715018381195124,
          "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Supported AHB transfers ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "21hVNFijCGwSBXUj",
        "urihash" : "21hVNFijCGwSBXUj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "AHB ; transfers ; system considerations ; halfword accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3507508,
        "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
        "concepts" : "AHB ; transfers ; system considerations ; halfword accesses",
        "documenttype" : "html",
        "isattachment" : "3507508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "a846827b79597267d40d536ad0adc63082916dc8c9ff1db85dd3a4308f26",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0f88295d1e18d3a935",
        "transactionid" : 861207,
        "title" : "Supported AHB transfers ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018510071836,
        "sysisattachment" : "3507508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507508,
        "size" : 301,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 301,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018510071836,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
        "syscollection" : "default"
      },
      "Title" : "Supported AHB transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "Excerpt" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level ...",
      "FirstSentences" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level two AHB ..."
    } ],
    "totalNumberOfChildResults" : 127,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM926EJ-S Technical Reference Manual ",
      "document_number" : "ddi0198",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3507508",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "5ñihsFz9ñE7zeMKh",
      "urihash" : "5ñihsFz9ñE7zeMKh",
      "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
      "systransactionid" : 861207,
      "copyright" : "Copyright ©€2001-2008 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1219940185000,
      "topparentid" : 3507508,
      "numberofpages" : 236,
      "sysconcepts" : "instructions ; ARM926EJ ; memory ; controls ; registers ; ARM Limited ; signals ; interfaces ; accesses ; hardware ; cycles ; architecture ; caches ; MMU ; entries ; translation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3507508,
      "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
      "concepts" : "instructions ; ARM926EJ ; memory ; controls ; registers ; ARM Limited ; signals ; interfaces ; accesses ; hardware ; cycles ; architecture ; caches ; MMU ; entries ; translation",
      "documenttype" : "pdf",
      "isattachment" : "3507508",
      "sysindexeddate" : 1648715020000,
      "permanentid" : "675447c06849334192a9ae332e5aabd87bb58142c7dfe0a365b761578020",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3d1088295d1e18d3a9b2",
      "transactionid" : 861207,
      "title" : "ARM926EJ-S Technical Reference Manual ",
      "date" : 1648715020000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0198:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715020499821540,
      "sysisattachment" : "3507508",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3507508,
      "size" : 1495050,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715017790,
      "syssize" : 1495050,
      "sysdate" : 1648715020000,
      "topparent" : "3507508",
      "author" : "ARM Limited",
      "label_version" : "r0p5",
      "systopparentid" : 3507508,
      "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
      "wordcount" : 2744,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715020000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715020499821540,
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM926EJ-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "Excerpt" : "Includes r0p4. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... iv",
    "FirstSentences" : "ARM926EJ-S Revision: r0p5 Technical Reference Manual Copyright © 2001-2008 ARM Limited. All rights reserved. ARM DDI 0198E ii ARM926EJ-S Technical Reference Manual Copyright © 2001-2008 ARM Limited."
  }, {
    "title" : "ARM ELF Specification",
    "uri" : "https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
    "printableUri" : "https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11e44ca06a95ce53f9065",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
    "excerpt" : "GENERIC 32-BIT ELF ... 3.3.1 ... 3.5.1 ... 3.6 ... 3.7.2 ... 3.7.4 ... 3.8 ... 3.9 ... ELF Identification ... Symbol Values ... Relocation ... Program view ... Program Header ... Note Section",
    "firstSentences" : "Document number: Date of Issue: Author: Authorized by: Abstract SWS ESPC 0003 B-02 8 June, 2001 ... ARM ELF ARM ELF Development Systems Business Unit Engineering Software Group © Copyright ARM Limited ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM ELF Specification",
      "uri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/espc0003/1-0/en",
      "excerpt" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard",
      "firstSentences" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM ELF Specification ",
        "document_number" : "espc0003",
        "document_version" : "1-0",
        "content_type" : "guide",
        "systopparent" : "4949434",
        "sysurihash" : "kPd60FOLJ7gAtTmP",
        "urihash" : "kPd60FOLJ7gAtTmP",
        "sysuri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1270774861000,
        "topparentid" : 4949434,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763076000,
        "sysconcepts" : "ELF Specification",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "concepts" : "ELF Specification",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080842000,
        "permanentid" : "866e42259a20eea2e545ed9ea38b94073039d40394052dae856849deec16",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e44ca06a95ce53f9063",
        "transactionid" : 863681,
        "title" : "ARM ELF Specification ",
        "products" : [ "Software standard" ],
        "date" : 1649080842000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "espc0003:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080842767133563,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 135,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080688336,
        "syssize" : 135,
        "sysdate" : 1649080842000,
        "haslayout" : "1",
        "topparent" : "4949434",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4949434,
        "content_description" : "This specification defines the ARM-specific features of Executable and Linking Format (ELF).",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080842000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/espc0003/1-0/?lang=en",
        "modified" : 1642521467000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080842767133563,
        "uri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "ARM ELF Specification",
      "Uri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/espc0003/1-0/en",
      "Excerpt" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard",
      "FirstSentences" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard"
    },
    "childResults" : [ {
      "title" : "ARM ELF Specification",
      "uri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/espc0003/1-0/en",
      "excerpt" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard",
      "firstSentences" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM ELF Specification ",
        "document_number" : "espc0003",
        "document_version" : "1-0",
        "content_type" : "guide",
        "systopparent" : "4949434",
        "sysurihash" : "kPd60FOLJ7gAtTmP",
        "urihash" : "kPd60FOLJ7gAtTmP",
        "sysuri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
        "systransactionid" : 863681,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1270774861000,
        "topparentid" : 4949434,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763076000,
        "sysconcepts" : "ELF Specification",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "concepts" : "ELF Specification",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080842000,
        "permanentid" : "866e42259a20eea2e545ed9ea38b94073039d40394052dae856849deec16",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e44ca06a95ce53f9063",
        "transactionid" : 863681,
        "title" : "ARM ELF Specification ",
        "products" : [ "Software standard" ],
        "date" : 1649080842000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "espc0003:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080842767133563,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 135,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080688336,
        "syssize" : 135,
        "sysdate" : 1649080842000,
        "haslayout" : "1",
        "topparent" : "4949434",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4949434,
        "content_description" : "This specification defines the ARM-specific features of Executable and Linking Format (ELF).",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080842000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/espc0003/1-0/?lang=en",
        "modified" : 1642521467000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080842767133563,
        "uri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "ARM ELF Specification",
      "Uri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/espc0003/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/espc0003/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/espc0003/1-0/en",
      "Excerpt" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard",
      "FirstSentences" : "ARM ELF Specification This document is only available in a PDF version. Click Download to view. ARM ELF Specification Software standard"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM ELF Specification ",
      "document_number" : "espc0003",
      "document_version" : "1-0",
      "content_type" : "guide",
      "systopparent" : "4949434",
      "sysauthor" : "---",
      "sysurihash" : "KPBOylXZ8ozYczXz",
      "urihash" : "KPBOylXZ8ozYczXz",
      "sysuri" : "https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
      "keywords" : "ARM ELF, ELF, ELF relocation types, Executable and Linking Format (ELF)",
      "systransactionid" : 863681,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1270774861000,
      "topparentid" : 4949434,
      "numberofpages" : 42,
      "sysconcepts" : "interpretations ; relocation ; object files ; executables ; entries ; instructions ; ARM ; members ; process images ; architectures ; conventions ; operating systems ; memory image ; subsections ; virtual address ; storage unit",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "attachmentparentid" : 4949434,
      "parentitem" : "5ed11e44ca06a95ce53f9063",
      "concepts" : "interpretations ; relocation ; object files ; executables ; entries ; instructions ; ARM ; members ; process images ; architectures ; conventions ; operating systems ; memory image ; subsections ; virtual address ; storage unit",
      "documenttype" : "pdf",
      "isattachment" : "4949434",
      "sysindexeddate" : 1649080844000,
      "permanentid" : "e6193dda65819ab6a0dd6a4ee2f68d178cfd8b14c24e4ef3c1591485d5b1",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11e44ca06a95ce53f9065",
      "transactionid" : 863681,
      "title" : "ARM ELF Specification ",
      "subject" : "ARM ELF",
      "date" : 1649080844000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "espc0003:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080844155142950,
      "sysisattachment" : "4949434",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4949434,
      "size" : 281269,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11e44ca06a95ce53f9065",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080689709,
      "syssubject" : "ARM ELF",
      "syssize" : 281269,
      "sysdate" : 1649080844000,
      "topparent" : "4949434",
      "author" : "---",
      "label_version" : "1.0",
      "systopparentid" : 4949434,
      "content_description" : "This specification defines the ARM-specific features of Executable and Linking Format (ELF).",
      "wordcount" : 1524,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080844000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11e44ca06a95ce53f9065",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080844155142950,
      "uri" : "https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM ELF Specification",
    "Uri" : "https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11e44ca06a95ce53f9065",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/espc0003/1-0/en/pdf/ARMELF.pdf",
    "Excerpt" : "GENERIC 32-BIT ELF ... 3.3.1 ... 3.5.1 ... 3.6 ... 3.7.2 ... 3.7.4 ... 3.8 ... 3.9 ... ELF Identification ... Symbol Values ... Relocation ... Program view ... Program Header ... Note Section",
    "FirstSentences" : "Document number: Date of Issue: Author: Authorized by: Abstract SWS ESPC 0003 B-02 8 June, 2001 ... ARM ELF ARM ELF Development Systems Business Unit Engineering Software Group © Copyright ARM Limited ..."
  }, {
    "title" : "Bus architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "excerpt" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main ... In addition to the AHB master interface, there is an AHB slave interface for ...",
    "firstSentences" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main system AHB bus, or alternatively to an AHB interface of a memory controller, such as ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
      "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "P6LtkIsKU4DCo8hW",
        "urihash" : "P6LtkIsKU4DCo8hW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084574000,
        "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2899fd977155116a6598",
        "transactionid" : 863760,
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084574000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084574452007839,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2143,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 2143,
        "sysdate" : 1649084574000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084574000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084574452007839,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
      "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AHB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "excerpt" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU ... See the AMBA Specification (Rev 2.0) for more information about AHB slave interfaces.",
      "firstSentences" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU accesses to the registers, and palette RAM. See the AMBA Specification (Rev 2.0) for more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "document_number" : "ddi0293",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493469",
          "sysurihash" : "P6LtkIsKU4DCo8hW",
          "urihash" : "P6LtkIsKU4DCo8hW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756537000,
          "topparentid" : 3493469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374809000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2899fd977155116a6598",
          "transactionid" : 863760,
          "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0293:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574452007839,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2143,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084390466,
          "syssize" : 2143,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3493469",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493469,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0293/c/?lang=en",
          "modified" : 1638978525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574452007839,
          "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB slave interface ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "pcz2V8d7zTðPxhMq",
        "urihash" : "pcz2V8d7zTðPxhMq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "slave interface ; accesses ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3493469,
        "parentitem" : "5e8e2899fd977155116a6598",
        "concepts" : "slave interface ; accesses ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features ; registers",
        "documenttype" : "html",
        "isattachment" : "3493469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084654000,
        "permanentid" : "90464eae5e04649d34c01e64ce33052b77001ad8db94dcfe31aa2e5a40e8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e289afd977155116a65b3",
        "transactionid" : 863761,
        "title" : "AHB slave interface ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084654000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084654937288689,
        "sysisattachment" : "3493469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493469,
        "size" : 509,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 509,
        "sysdate" : 1649084654000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084654000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084654937288689,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "Excerpt" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU ... See the AMBA Specification (Rev 2.0) for more information about AHB slave interfaces.",
      "FirstSentences" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU accesses to the registers, and palette RAM. See the AMBA Specification (Rev 2.0) for more ..."
    }, {
      "title" : "AHB interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "excerpt" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers",
      "firstSentences" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "document_number" : "ddi0293",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493469",
          "sysurihash" : "P6LtkIsKU4DCo8hW",
          "urihash" : "P6LtkIsKU4DCo8hW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756537000,
          "topparentid" : 3493469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374809000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2899fd977155116a6598",
          "transactionid" : 863760,
          "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0293:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574452007839,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2143,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084390466,
          "syssize" : 2143,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3493469",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493469,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0293/c/?lang=en",
          "modified" : 1638978525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574452007839,
          "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB interfaces ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "mSjhKNñuc9E2RtF4",
        "urihash" : "mSjhKNñuc9E2RtF4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "bus architecture ; AHB interfaces",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3493469,
        "parentitem" : "5e8e2899fd977155116a6598",
        "concepts" : "bus architecture ; AHB interfaces",
        "documenttype" : "html",
        "isattachment" : "3493469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084647000,
        "permanentid" : "c3f58a99f7c035a076e2d3e3c5017199f2a66a07c985761d2b226142eb11",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e289afd977155116a65b2",
        "transactionid" : 863761,
        "title" : "AHB interfaces ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084647000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084647366958636,
        "sysisattachment" : "3493469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493469,
        "size" : 184,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 184,
        "sysdate" : 1649084647000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084647366958636,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
        "syscollection" : "default"
      },
      "Title" : "AHB interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "Excerpt" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers",
      "FirstSentences" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers"
    }, {
      "title" : "AHB master interface",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "excerpt" : "Checks for 1KB boundaries during fixed-length bursts, appropriately adjusting the ... This introduces some BUSY cycles while it resynchronizes. AHB master interface Peripheral Controllers",
      "firstSentences" : "AHB master interface The AHB master interface transfers display data from a selected slave (memory) to the internal DMA FIFOs. This bus has a 64-bit data path, and is read-only. You can connect it ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "document_number" : "ddi0293",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493469",
          "sysurihash" : "P6LtkIsKU4DCo8hW",
          "urihash" : "P6LtkIsKU4DCo8hW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756537000,
          "topparentid" : 3493469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374809000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2899fd977155116a6598",
          "transactionid" : 863760,
          "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0293:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574452007839,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2143,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084390466,
          "syssize" : 2143,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3493469",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493469,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0293/c/?lang=en",
          "modified" : 1638978525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574452007839,
          "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB master interface ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "0gnLpfrbxYNahñsE",
        "urihash" : "0gnLpfrbxYNahñsE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "DMA FIFOs ; subsequent HGRANTM ; HBUSREQM request ; dual-panel mode ; master interface ; alternating fashion ; display data ; memory ; failed access ; programmed watermark ; state machine ; selected slave ; resynchronizes ; synchronization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3493469,
        "parentitem" : "5e8e2899fd977155116a6598",
        "concepts" : "DMA FIFOs ; subsequent HGRANTM ; HBUSREQM request ; dual-panel mode ; master interface ; alternating fashion ; display data ; memory ; failed access ; programmed watermark ; state machine ; selected slave ; resynchronizes ; synchronization",
        "documenttype" : "html",
        "isattachment" : "3493469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084643000,
        "permanentid" : "50d369e9e672561fb0245715de3b3f3b5b3d68ab73c58b3ae0fb203a23b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e289afd977155116a65b4",
        "transactionid" : 863761,
        "title" : "AHB master interface ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084643000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084643050008747,
        "sysisattachment" : "3493469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493469,
        "size" : 1708,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 1708,
        "sysdate" : 1649084643000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084643000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084643050008747,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB master interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "Excerpt" : "Checks for 1KB boundaries during fixed-length bursts, appropriately adjusting the ... This introduces some BUSY cycles while it resynchronizes. AHB master interface Peripheral Controllers",
      "FirstSentences" : "AHB master interface The AHB master interface transfers display data from a selected slave (memory) to the internal DMA FIFOs. This bus has a 64-bit data path, and is read-only. You can connect it ..."
    } ],
    "totalNumberOfChildResults" : 51,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Bus architecture ",
      "document_number" : "ddi0293",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3493469",
      "sysurihash" : "HTA1ru74rY0VSKñ0",
      "urihash" : "HTA1ru74rY0VSKñ0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172756537000,
      "topparentid" : 3493469,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374809000,
      "sysconcepts" : "slave interfaces ; AHB bus ; controller ; architecture ; performance degradation ; single multi-master ; arrangements ; show",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3493469,
      "parentitem" : "5e8e2899fd977155116a6598",
      "concepts" : "slave interfaces ; AHB bus ; controller ; architecture ; performance degradation ; single multi-master ; arrangements ; show",
      "documenttype" : "html",
      "isattachment" : "3493469",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084656000,
      "permanentid" : "206f14d021af3024a12c6099d2b90ed4623b1d5fc058b78ac8c9392ce2d5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e289afd977155116a65b6",
      "transactionid" : 863761,
      "title" : "Bus architecture ",
      "products" : [ "Peripheral Controllers" ],
      "date" : 1649084656000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0293:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084656170707542,
      "sysisattachment" : "3493469",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3493469,
      "size" : 1315,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084390466,
      "syssize" : 1315,
      "sysdate" : 1649084656000,
      "haslayout" : "1",
      "topparent" : "3493469",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3493469,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084656000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
      "modified" : 1638978525000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084656170707542,
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
      "syscollection" : "default"
    },
    "Title" : "Bus architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "Excerpt" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main ... In addition to the AHB master interface, there is an AHB slave interface for ...",
    "FirstSentences" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main system AHB bus, or alternatively to an AHB interface of a memory controller, such as ..."
  }, {
    "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "excerpt" : "Change history ... First Beta release for r1p0 ... WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS ... FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT.",
    "firstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Revision: r1p0 ... Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright © 2012-2016 ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "firstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0026",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5023974",
        "sysurihash" : "Hk0CBPXKvg4aRr27",
        "urihash" : "Hk0CBPXKvg4aRr27",
        "sysuri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594028632000,
        "topparentid" : 5023974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594028813000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084650000,
        "permanentid" : "83ecb42b83580e2a6b82343a73fec7f631a27c785e88ca29157ae5ff84de",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02f30ddbdee951c1cd61ef",
        "transactionid" : 863761,
        "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649084650000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0026:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084650362469953,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 396,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084366666,
        "syssize" : 396,
        "sysdate" : 1649084650000,
        "haslayout" : "1",
        "topparent" : "5023974",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023974,
        "content_description" : "This document is the ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084650000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0026/f/?lang=en",
        "modified" : 1640096391000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084650362469953,
        "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "Excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "FirstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "firstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0026",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5023974",
        "sysurihash" : "Hk0CBPXKvg4aRr27",
        "urihash" : "Hk0CBPXKvg4aRr27",
        "sysuri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594028632000,
        "topparentid" : 5023974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594028813000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084650000,
        "permanentid" : "83ecb42b83580e2a6b82343a73fec7f631a27c785e88ca29157ae5ff84de",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02f30ddbdee951c1cd61ef",
        "transactionid" : 863761,
        "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649084650000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0026:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084650362469953,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 396,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084366666,
        "syssize" : 396,
        "sysdate" : 1649084650000,
        "haslayout" : "1",
        "topparent" : "5023974",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023974,
        "content_description" : "This document is the ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084650000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0026/f/?lang=en",
        "modified" : 1640096391000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084650362469953,
        "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "Excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "FirstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "document_number" : "dsu0026",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5023974",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ñqñ4CEUGAl6Jxwrr",
      "urihash" : "ñqñ4CEUGAl6Jxwrr",
      "sysuri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
      "keywords" : " AXI Interconnect, AMBA, CoreLink 400, Interconnect, ",
      "systransactionid" : 863761,
      "copyright" : "Copyright ©€2012-2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594028632000,
      "topparentid" : 5023974,
      "numberofpages" : 46,
      "sysconcepts" : "requests ; QoS ; outstanding transactions ; regulations ; AR channels ; burstiness allowance ; assignments ; base product ; latency regulation ; address request ; documentation ; animation ; memory controller ; send random ; written agreement ; third party",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 5023974,
      "parentitem" : "5f02f30ddbdee951c1cd61ef",
      "concepts" : "requests ; QoS ; outstanding transactions ; regulations ; AR channels ; burstiness allowance ; assignments ; base product ; latency regulation ; address request ; documentation ; animation ; memory controller ; send random ; written agreement ; third party",
      "documenttype" : "pdf",
      "isattachment" : "5023974",
      "sysindexeddate" : 1649084651000,
      "permanentid" : "4e6b2d4bfb924e5863e0dc90e8656a80f50b404ed1b36aafbc7065ce478c",
      "syslanguage" : [ "English" ],
      "itemid" : "5f02f30ddbdee951c1cd61f1",
      "transactionid" : 863761,
      "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "subject" : "ARM CoreLink Network Interconnect  Advanced Quality of Service(QoS-400), Supplement to ARM CoreLink NIC-400 Technical Reference Manual  (TRM).  Available as PDF.",
      "date" : 1649084651000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dsu0026:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084651733088174,
      "sysisattachment" : "5023974",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5023974,
      "size" : 640609,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084367681,
      "syssubject" : "ARM CoreLink Network Interconnect  Advanced Quality of Service(QoS-400), Supplement to ARM CoreLink NIC-400 Technical Reference Manual  (TRM).  Available as PDF.",
      "syssize" : 640609,
      "sysdate" : 1649084651000,
      "topparent" : "5023974",
      "author" : "ARM Limited",
      "label_version" : "r1p0",
      "systopparentid" : 5023974,
      "content_description" : "This document is the ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
      "wordcount" : 1093,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084651000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084651733088174,
      "uri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "Excerpt" : "Change history ... First Beta release for r1p0 ... WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS ... FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT.",
    "FirstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Revision: r1p0 ... Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright © 2012-2016 ARM ..."
  }, {
    "title" : "Debugging your software",
    "uri" : "https://developer.arm.com/documentation/102434/latest/en",
    "printableUri" : "https://developer.arm.com/documentation/102434/latest/en",
    "clickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
    "excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
    "firstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Debug with hardware",
      "uri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
      "printableUri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
      "clickUri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-hardware?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
      "excerpt" : "Debug with hardware Arm Development Studio ships with pre-loaded debug configurations and examples for many ... However, if you are designing your own SoC or are developing software for a less ...",
      "firstSentences" : "Debug with hardware Arm Development Studio ships with pre-loaded debug configurations and examples for many popular devices. However, if you are designing your own SoC or are developing software ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Debugging your software",
        "uri" : "https://developer.arm.com/documentation/102434/latest/en",
        "printableUri" : "https://developer.arm.com/documentation/102434/latest/en",
        "clickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
        "excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
        "firstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Debugging your software ",
          "document_number" : "102434",
          "document_version" : "latest",
          "content_type" : "guide",
          "systopparent" : "4852470",
          "sysurihash" : "uW5SeWO7m1lyrScs",
          "urihash" : "uW5SeWO7m1lyrScs",
          "sysuri" : "https://developer.arm.com/documentation/102434/latest/en",
          "systransactionid" : 863680,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1613997622000,
          "topparentid" : 4852470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1613997839000,
          "sysconcepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
          "concepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649080784000,
          "permanentid" : "4a071a011a47e349a912c5336fc965d9875ab34aa0a32c38a6246c32da88",
          "syslanguage" : [ "English" ],
          "itemid" : "6033a70fd814e6269bedd422",
          "transactionid" : 863680,
          "title" : "Debugging your software ",
          "products" : [ "CoreSight architecture" ],
          "date" : 1649080784000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102434:latest:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080784379060155,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2629,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080643145,
          "syssize" : 2629,
          "sysdate" : 1649080784000,
          "haslayout" : "1",
          "topparent" : "4852470",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4852470,
          "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
          "wordcount" : 212,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102434/latest/?lang=en",
          "modified" : 1637754121000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080784379060155,
          "uri" : "https://developer.arm.com/documentation/102434/latest/en",
          "syscollection" : "default"
        },
        "Title" : "Debugging your software",
        "Uri" : "https://developer.arm.com/documentation/102434/latest/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en",
        "ClickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
        "Excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
        "FirstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug with hardware ",
        "document_number" : "102434",
        "document_version" : "latest",
        "content_type" : "guide",
        "systopparent" : "4852470",
        "sysurihash" : "jCmlMUzFCc6uuSx2",
        "urihash" : "jCmlMUzFCc6uuSx2",
        "sysuri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
        "systransactionid" : 863680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613997622000,
        "topparentid" : 4852470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613997839000,
        "sysconcepts" : "Arm Debugger ; compiler ; targets ; SoC ; configurations ; hardware ; popular ; transaction hang ; deadlock scenario ; Embedded Logic Analyzer ; CoreSight ELA ; repetitive tasks ; automating tests ; Vybrid board ; Altera Cyclone ; Connection video",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
        "attachmentparentid" : 4852470,
        "parentitem" : "6033a70fd814e6269bedd422",
        "concepts" : "Arm Debugger ; compiler ; targets ; SoC ; configurations ; hardware ; popular ; transaction hang ; deadlock scenario ; Embedded Logic Analyzer ; CoreSight ELA ; repetitive tasks ; automating tests ; Vybrid board ; Altera Cyclone ; Connection video",
        "documenttype" : "html",
        "isattachment" : "4852470",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649080782000,
        "permanentid" : "ad716cf263c599789e262de1438531031dbe62c4e134510b5439c99e789e",
        "syslanguage" : [ "English" ],
        "itemid" : "6033a70fd814e6269bedd425",
        "transactionid" : 863680,
        "title" : "Debug with hardware ",
        "products" : [ "CoreSight architecture" ],
        "date" : 1649080782000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102434:latest:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080782951630476,
        "sysisattachment" : "4852470",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4852470,
        "size" : 1303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-hardware?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080643145,
        "syssize" : 1303,
        "sysdate" : 1649080782000,
        "haslayout" : "1",
        "topparent" : "4852470",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4852470,
        "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
        "wordcount" : 120,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080782000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-hardware?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102434/latest/Debug-with-hardware?lang=en",
        "modified" : 1637754121000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080782951630476,
        "uri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
        "syscollection" : "default"
      },
      "Title" : "Debug with hardware",
      "Uri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
      "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
      "ClickUri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-hardware?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en/Debug-with-hardware",
      "Excerpt" : "Debug with hardware Arm Development Studio ships with pre-loaded debug configurations and examples for many ... However, if you are designing your own SoC or are developing software for a less ...",
      "FirstSentences" : "Debug with hardware Arm Development Studio ships with pre-loaded debug configurations and examples for many popular devices. However, if you are designing your own SoC or are developing software ..."
    }, {
      "title" : "Debug with simulation models",
      "uri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
      "printableUri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
      "clickUri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-simulation-models?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
      "excerpt" : "Debug with simulation models Simulation models like Cycle Models, Fast Models, and Fixed Virtual Platforms ... The Debugging Hello World in C on a Fixed Virtual Platform tutorial shows how to ...",
      "firstSentences" : "Debug with simulation models Simulation models like Cycle Models, Fast Models, and Fixed Virtual Platforms let you develop software for Arm IP even when you do not have access to hardware. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Debugging your software",
        "uri" : "https://developer.arm.com/documentation/102434/latest/en",
        "printableUri" : "https://developer.arm.com/documentation/102434/latest/en",
        "clickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
        "excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
        "firstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Debugging your software ",
          "document_number" : "102434",
          "document_version" : "latest",
          "content_type" : "guide",
          "systopparent" : "4852470",
          "sysurihash" : "uW5SeWO7m1lyrScs",
          "urihash" : "uW5SeWO7m1lyrScs",
          "sysuri" : "https://developer.arm.com/documentation/102434/latest/en",
          "systransactionid" : 863680,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1613997622000,
          "topparentid" : 4852470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1613997839000,
          "sysconcepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
          "concepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649080784000,
          "permanentid" : "4a071a011a47e349a912c5336fc965d9875ab34aa0a32c38a6246c32da88",
          "syslanguage" : [ "English" ],
          "itemid" : "6033a70fd814e6269bedd422",
          "transactionid" : 863680,
          "title" : "Debugging your software ",
          "products" : [ "CoreSight architecture" ],
          "date" : 1649080784000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102434:latest:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080784379060155,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2629,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080643145,
          "syssize" : 2629,
          "sysdate" : 1649080784000,
          "haslayout" : "1",
          "topparent" : "4852470",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4852470,
          "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
          "wordcount" : 212,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102434/latest/?lang=en",
          "modified" : 1637754121000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080784379060155,
          "uri" : "https://developer.arm.com/documentation/102434/latest/en",
          "syscollection" : "default"
        },
        "Title" : "Debugging your software",
        "Uri" : "https://developer.arm.com/documentation/102434/latest/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en",
        "ClickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
        "Excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
        "FirstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug with simulation models ",
        "document_number" : "102434",
        "document_version" : "latest",
        "content_type" : "guide",
        "systopparent" : "4852470",
        "sysurihash" : "S3sf0qaqXd8pLZ1N",
        "urihash" : "S3sf0qaqXd8pLZ1N",
        "sysuri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
        "systransactionid" : 863680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613997622000,
        "topparentid" : 4852470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613997839000,
        "sysconcepts" : "Arm Debugger ; virtual platform ; simulation models ; video ; memory ; disassembly instructions ; code line-by-line ; tutorial shows",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
        "attachmentparentid" : 4852470,
        "parentitem" : "6033a70fd814e6269bedd422",
        "concepts" : "Arm Debugger ; virtual platform ; simulation models ; video ; memory ; disassembly instructions ; code line-by-line ; tutorial shows",
        "documenttype" : "html",
        "isattachment" : "4852470",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649080764000,
        "permanentid" : "4743d05ec6258ef371586529345ad767df6977d733780fc914df930cb50b",
        "syslanguage" : [ "English" ],
        "itemid" : "6033a70fd814e6269bedd424",
        "transactionid" : 863680,
        "title" : "Debug with simulation models ",
        "products" : [ "CoreSight architecture" ],
        "date" : 1649080764000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102434:latest:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080764664980239,
        "sysisattachment" : "4852470",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4852470,
        "size" : 784,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-simulation-models?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080643145,
        "syssize" : 784,
        "sysdate" : 1649080764000,
        "haslayout" : "1",
        "topparent" : "4852470",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4852470,
        "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080764000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-simulation-models?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102434/latest/Debug-with-simulation-models?lang=en",
        "modified" : 1637754121000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080764664980239,
        "uri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
        "syscollection" : "default"
      },
      "Title" : "Debug with simulation models",
      "Uri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
      "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
      "ClickUri" : "https://developer.arm.com/documentation/102434/latest/Debug-with-simulation-models?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en/Debug-with-simulation-models",
      "Excerpt" : "Debug with simulation models Simulation models like Cycle Models, Fast Models, and Fixed Virtual Platforms ... The Debugging Hello World in C on a Fixed Virtual Platform tutorial shows how to ...",
      "FirstSentences" : "Debug with simulation models Simulation models like Cycle Models, Fast Models, and Fixed Virtual Platforms let you develop software for Arm IP even when you do not have access to hardware. The ..."
    }, {
      "title" : "Linux and Android debug",
      "uri" : "https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
      "printableUri" : "https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
      "clickUri" : "https://developer.arm.com/documentation/102434/latest/Linux-and-Android-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
      "excerpt" : "Linux and Android debug For application development on Linux or Android, it is common to use GDB (the GNU ... These methods of debug do not make a connection into the lower level CoreSight ...",
      "firstSentences" : "Linux and Android debug For application development on Linux or Android, it is common to use GDB (the GNU Project Debugger) or ADB (Android Debug Bridge). These methods of debug do not make a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Debugging your software",
        "uri" : "https://developer.arm.com/documentation/102434/latest/en",
        "printableUri" : "https://developer.arm.com/documentation/102434/latest/en",
        "clickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
        "excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
        "firstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Debugging your software ",
          "document_number" : "102434",
          "document_version" : "latest",
          "content_type" : "guide",
          "systopparent" : "4852470",
          "sysurihash" : "uW5SeWO7m1lyrScs",
          "urihash" : "uW5SeWO7m1lyrScs",
          "sysuri" : "https://developer.arm.com/documentation/102434/latest/en",
          "systransactionid" : 863680,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1613997622000,
          "topparentid" : 4852470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1613997839000,
          "sysconcepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
          "concepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
          "documenttype" : "html",
          "contentformat" : "HTMLOnly",
          "sysindexeddate" : 1649080784000,
          "permanentid" : "4a071a011a47e349a912c5336fc965d9875ab34aa0a32c38a6246c32da88",
          "syslanguage" : [ "English" ],
          "itemid" : "6033a70fd814e6269bedd422",
          "transactionid" : 863680,
          "title" : "Debugging your software ",
          "products" : [ "CoreSight architecture" ],
          "date" : 1649080784000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102434:latest:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080784379060155,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 2629,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080643145,
          "syssize" : 2629,
          "sysdate" : 1649080784000,
          "haslayout" : "1",
          "topparent" : "4852470",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4852470,
          "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
          "wordcount" : 212,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080784000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102434/latest/?lang=en",
          "modified" : 1637754121000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080784379060155,
          "uri" : "https://developer.arm.com/documentation/102434/latest/en",
          "syscollection" : "default"
        },
        "Title" : "Debugging your software",
        "Uri" : "https://developer.arm.com/documentation/102434/latest/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en",
        "ClickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
        "Excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
        "FirstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Linux and Android debug ",
        "document_number" : "102434",
        "document_version" : "latest",
        "content_type" : "guide",
        "systopparent" : "4852470",
        "sysurihash" : "ve4scJTNeRsVEdñh",
        "urihash" : "ve4scJTNeRsVEdñh",
        "sysuri" : "https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
        "systransactionid" : 863680,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613997622000,
        "topparentid" : 4852470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613997839000,
        "sysconcepts" : "Arm Development Studio ; Linux Symmetric ; tutorial shows ; CoreSight architecture ; debugging ; kernel ; multi-process ; servers ; Android native ; Virtual Platform ; detailed manual ; complete workflow ; highly scalable ; graphical debugger ; model running",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
        "attachmentparentid" : 4852470,
        "parentitem" : "6033a70fd814e6269bedd422",
        "concepts" : "Arm Development Studio ; Linux Symmetric ; tutorial shows ; CoreSight architecture ; debugging ; kernel ; multi-process ; servers ; Android native ; Virtual Platform ; detailed manual ; complete workflow ; highly scalable ; graphical debugger ; model running",
        "documenttype" : "html",
        "isattachment" : "4852470",
        "contentformat" : "HTMLOnly",
        "sysindexeddate" : 1649080764000,
        "permanentid" : "41e8499739b6f708582f6fb62fac5ed93280934b6f77098201a6eec53891",
        "syslanguage" : [ "English" ],
        "itemid" : "6033a70fd814e6269bedd426",
        "transactionid" : 863680,
        "title" : "Linux and Android debug ",
        "products" : [ "CoreSight architecture" ],
        "date" : 1649080764000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102434:latest:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080764544452655,
        "sysisattachment" : "4852470",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4852470,
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102434/latest/Linux-and-Android-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080643145,
        "syssize" : 1802,
        "sysdate" : 1649080764000,
        "haslayout" : "1",
        "topparent" : "4852470",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4852470,
        "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080764000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/Linux-and-Android-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102434/latest/Linux-and-Android-debug?lang=en",
        "modified" : 1637754121000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080764544452655,
        "uri" : "https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
        "syscollection" : "default"
      },
      "Title" : "Linux and Android debug",
      "Uri" : "https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
      "ClickUri" : "https://developer.arm.com/documentation/102434/latest/Linux-and-Android-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en/Linux-and-Android-debug",
      "Excerpt" : "Linux and Android debug For application development on Linux or Android, it is common to use GDB (the GNU ... These methods of debug do not make a connection into the lower level CoreSight ...",
      "FirstSentences" : "Linux and Android debug For application development on Linux or Android, it is common to use GDB (the GNU Project Debugger) or ADB (Android Debug Bridge). These methods of debug do not make a ..."
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Debugging your software ",
      "document_number" : "102434",
      "document_version" : "latest",
      "content_type" : "guide",
      "systopparent" : "4852470",
      "sysurihash" : "uW5SeWO7m1lyrScs",
      "urihash" : "uW5SeWO7m1lyrScs",
      "sysuri" : "https://developer.arm.com/documentation/102434/latest/en",
      "systransactionid" : 863680,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1613997622000,
      "topparentid" : 4852470,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1613997839000,
      "sysconcepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a|5eec6f7ce24a5e02d07b2667", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667" ],
      "concepts" : "Arm Allinea Studio ; trace ; dynamic problems ; execution ; memory ; registers ; debugging ; applications ; supports GDB-based ; video shows ; platform bringup ; design flow ; XGmSCVgb6EM ; optimization ; peripherals",
      "documenttype" : "html",
      "contentformat" : "HTMLOnly",
      "sysindexeddate" : 1649080784000,
      "permanentid" : "4a071a011a47e349a912c5336fc965d9875ab34aa0a32c38a6246c32da88",
      "syslanguage" : [ "English" ],
      "itemid" : "6033a70fd814e6269bedd422",
      "transactionid" : 863680,
      "title" : "Debugging your software ",
      "products" : [ "CoreSight architecture" ],
      "date" : 1649080784000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102434:latest:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080784379060155,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 2629,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080643145,
      "syssize" : 2629,
      "sysdate" : 1649080784000,
      "haslayout" : "1",
      "topparent" : "4852470",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4852470,
      "content_description" : "This guide will give you an overview of the CoreSight technology and also takes you through debugging steps.",
      "wordcount" : 212,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture", "CoreSight Debug and Trace|CoreSight Architecture" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080784000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102434/latest/?lang=en",
      "modified" : 1637754121000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080784379060155,
      "uri" : "https://developer.arm.com/documentation/102434/latest/en",
      "syscollection" : "default"
    },
    "Title" : "Debugging your software",
    "Uri" : "https://developer.arm.com/documentation/102434/latest/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102434/latest/en",
    "ClickUri" : "https://developer.arm.com/documentation/102434/latest/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102434/latest/en",
    "Excerpt" : "If you do have access to hardware, debug probes like DSTREAM and ULINK let you look inside the system that you are debugging. ... Debugging your software CoreSight architecture",
    "FirstSentences" : "Overview Software rarely works completely correctly the first time that you run it. CoreSight technology from Arm provides solutions for debug and trace of complex SoC designs to let you ..."
  }, {
    "title" : "System interface",
    "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "clickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "excerpt" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests.",
    "firstSentences" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests. Because CHI is packet ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
      "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "GbSinK130TybH3uH",
        "urihash" : "GbSinK130TybH3uH",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084629000,
        "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de6b471823cb9de5981",
        "transactionid" : 863761,
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084629000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084629553449680,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4390,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 4390,
        "sysdate" : 1649084629000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 287,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084629000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084629553449680,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
      "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
    },
    "childResults" : [ {
      "title" : "Abort interface",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "excerpt" : "Abort interface When a fault is detected on the DFI interface, it causes repeated ... The Abort interface is a 4-phase request and acknowledge handshake. ... Abort interface CoreLink DMC-620",
      "firstSentences" : "Abort interface When a fault is detected on the DFI interface, it causes repeated retries of commands on the memory interface. The Abort interface is a 4-phase request and acknowledge handshake.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100568",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452399",
          "sysurihash" : "GbSinK130TybH3uH",
          "urihash" : "GbSinK130TybH3uH",
          "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504276535000,
          "topparentid" : 3452399,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084629000,
          "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2de6b471823cb9de5981",
          "transactionid" : 863761,
          "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-620" ],
          "date" : 1649084629000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100568:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084629553449680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084337610,
          "syssize" : 4390,
          "sysdate" : 1649084629000,
          "haslayout" : "1",
          "topparent" : "3452399",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452399,
          "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084629000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100568/0100/?lang=en",
          "modified" : 1636371873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084629553449680,
          "uri" : "https://developer.arm.com/documentation/100568/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Abort interface ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "JFHsZsGJGJAWG4WW",
        "urihash" : "JFHsZsGJGJAWG4WW",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "sysconcepts" : "interface ; diagram ; failure ; handshake ; request ; PHY ; memory ; payload signal ; progress ; sequence ; livelock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "attachmentparentid" : 3452399,
        "parentitem" : "5e7e2de6b471823cb9de5981",
        "concepts" : "interface ; diagram ; failure ; handshake ; request ; PHY ; memory ; payload signal ; progress ; sequence ; livelock",
        "documenttype" : "html",
        "isattachment" : "3452399",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084632000,
        "permanentid" : "f23985014fbb4161f947b45fa4c5df58aa7823bc2ca60f7d1321acd159fb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de7b471823cb9de59b2",
        "transactionid" : 863761,
        "title" : "Abort interface ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084632000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084632467509235,
        "sysisattachment" : "3452399",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452399,
        "size" : 1017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 1017,
        "sysdate" : 1649084632000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084632000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/functional-description/interfaces/abort-interface?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084632467509235,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
        "syscollection" : "default"
      },
      "Title" : "Abort interface",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "Excerpt" : "Abort interface When a fault is detected on the DFI interface, it causes repeated ... The Abort interface is a 4-phase request and acknowledge handshake. ... Abort interface CoreLink DMC-620",
      "FirstSentences" : "Abort interface When a fault is detected on the DFI interface, it causes repeated retries of commands on the memory interface. The Abort interface is a 4-phase request and acknowledge handshake."
    }, {
      "title" : "Low-power clock control interface",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "excerpt" : "The DMC denies requests to power down using the Q-Channel when geardown_mode is enabled. ... qreqn_apb. qacceptn_apb. qdeny_apb. ... Low-power clock control interface CoreLink DMC-620",
      "firstSentences" : "Low-power clock control interface This section describes the clock requirements for the DMC-620. The DMC-620 provides a Low-power control interface using the Q-Channel protocol. The Low-power ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100568",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452399",
          "sysurihash" : "GbSinK130TybH3uH",
          "urihash" : "GbSinK130TybH3uH",
          "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504276535000,
          "topparentid" : 3452399,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084629000,
          "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2de6b471823cb9de5981",
          "transactionid" : 863761,
          "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-620" ],
          "date" : 1649084629000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100568:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084629553449680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084337610,
          "syssize" : 4390,
          "sysdate" : 1649084629000,
          "haslayout" : "1",
          "topparent" : "3452399",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452399,
          "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084629000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100568/0100/?lang=en",
          "modified" : 1636371873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084629553449680,
          "uri" : "https://developer.arm.com/documentation/100568/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Low-power clock control interface ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "dj4K4dS2BOVjDrcN",
        "urihash" : "dj4K4dS2BOVjDrcN",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "sysconcepts" : "low-power state ; interfaces ; apb ; clock ; request ; qdeny ; asserting qacceptn ; signals ; separate ; geardown",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "attachmentparentid" : 3452399,
        "parentitem" : "5e7e2de6b471823cb9de5981",
        "concepts" : "low-power state ; interfaces ; apb ; clock ; request ; qdeny ; asserting qacceptn ; signals ; separate ; geardown",
        "documenttype" : "html",
        "isattachment" : "3452399",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084632000,
        "permanentid" : "9410b9773a614126703894e00e894ad9e72ab8c369a39f79747729c6c9de",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de7b471823cb9de59b1",
        "transactionid" : 863761,
        "title" : "Low-power clock control interface ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084632000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084632081811292,
        "sysisattachment" : "3452399",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452399,
        "size" : 1671,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 1671,
        "sysdate" : 1649084632000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 114,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084632000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084632081811292,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
        "syscollection" : "default"
      },
      "Title" : "Low-power clock control interface",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "Excerpt" : "The DMC denies requests to power down using the Q-Channel when geardown_mode is enabled. ... qreqn_apb. qacceptn_apb. qdeny_apb. ... Low-power clock control interface CoreLink DMC-620",
      "FirstSentences" : "Low-power clock control interface This section describes the clock requirements for the DMC-620. The DMC-620 provides a Low-power control interface using the Q-Channel protocol. The Low-power ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/introduction",
      "excerpt" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ...",
      "firstSentences" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100568",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452399",
          "sysurihash" : "GbSinK130TybH3uH",
          "urihash" : "GbSinK130TybH3uH",
          "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504276535000,
          "topparentid" : 3452399,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084629000,
          "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2de6b471823cb9de5981",
          "transactionid" : 863761,
          "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-620" ],
          "date" : 1649084629000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100568:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084629553449680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084337610,
          "syssize" : 4390,
          "sysdate" : 1649084629000,
          "haslayout" : "1",
          "topparent" : "3452399",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452399,
          "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084629000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100568/0100/?lang=en",
          "modified" : 1636371873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084629553449680,
          "uri" : "https://developer.arm.com/documentation/100568/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "ñ3fpCUReklbH2pHm",
        "urihash" : "ñ3fpCUReklbH2pHm",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "attachmentparentid" : 3452399,
        "parentitem" : "5e7e2de6b471823cb9de5981",
        "documenttype" : "html",
        "isattachment" : "3452399",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084629000,
        "permanentid" : "f1d563407a4e3a4f2f91017d46d507fec34d0bdedb6b6fbd8247f32828ce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de7b471823cb9de59a1",
        "transactionid" : 863761,
        "title" : "Introduction ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084629000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084629960561883,
        "sysisattachment" : "3452399",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452399,
        "size" : 262,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 262,
        "sysdate" : 1649084629000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084629000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/introduction?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084629960561883,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/introduction",
      "Excerpt" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ...",
      "FirstSentences" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ..."
    } ],
    "totalNumberOfChildResults" : 484,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "System interface ",
      "document_number" : "100568",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3452399",
      "sysurihash" : "kk5IB1CR0JovBJ2F",
      "urihash" : "kk5IB1CR0JovBJ2F",
      "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1504276535000,
      "topparentid" : 3452399,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585327590000,
      "sysconcepts" : "System interface ; CHI ; transaction level ; slave node ; protocol conversion ; translation ; semantics ; requests",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
      "attachmentparentid" : 3452399,
      "parentitem" : "5e7e2de6b471823cb9de5981",
      "concepts" : "System interface ; CHI ; transaction level ; slave node ; protocol conversion ; translation ; semantics ; requests",
      "documenttype" : "html",
      "isattachment" : "3452399",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084632000,
      "permanentid" : "6366799c89325fc85deafe51d344df5206720d29a562aac7bce7aafaae0c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e2de7b471823cb9de59ae",
      "transactionid" : 863761,
      "title" : "System interface ",
      "products" : [ "CoreLink DMC-620" ],
      "date" : 1649084632000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100568:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084632544422279,
      "sysisattachment" : "3452399",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3452399,
      "size" : 402,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084337610,
      "syssize" : 402,
      "sysdate" : 1649084632000,
      "haslayout" : "1",
      "topparent" : "3452399",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3452399,
      "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
      "wordcount" : 39,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084632000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100568/0100/functional-description/interfaces/system-interface?lang=en",
      "modified" : 1636371873000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084632544422279,
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
      "syscollection" : "default"
    },
    "Title" : "System interface",
    "Uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "ClickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "Excerpt" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests.",
    "FirstSentences" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests. Because CHI is packet ..."
  }, {
    "title" : "Debug",
    "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "printableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "clickUri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug",
    "excerpt" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module.",
    "firstSentences" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module. Security and DT enable.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "tzE6BZbn7mAEMMIe",
        "urihash" : "tzE6BZbn7mAEMMIe",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084610000,
        "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d516d2907d594018b4",
        "transactionid" : 863760,
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084609000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084609985780419,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4281,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285373,
        "syssize" : 4281,
        "sysdate" : 1649084609000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084610000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084609985780419,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "excerpt" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "firstSentences" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100020",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3422807",
          "sysurihash" : "tzE6BZbn7mAEMMIe",
          "urihash" : "tzE6BZbn7mAEMMIe",
          "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504103349000,
          "topparentid" : 3422807,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145813000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084610000,
          "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b67d516d2907d594018b4",
          "transactionid" : 863760,
          "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-508" ],
          "date" : 1649084609000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100020:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084609985780419,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4281,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084285373,
          "syssize" : 4281,
          "sysdate" : 1649084609000,
          "haslayout" : "1",
          "topparent" : "3422807",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3422807,
          "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084610000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100020/0001/?lang=en",
          "modified" : 1635957051000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084609985780419,
          "uri" : "https://developer.arm.com/documentation/100020/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "atCDajLCZzJuynbj",
        "urihash" : "atCDajLCZzJuynbj",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "trace ; at-speed self-hosted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "attachmentparentid" : 3422807,
        "parentitem" : "5e7b67d516d2907d594018b4",
        "concepts" : "trace ; at-speed self-hosted",
        "documenttype" : "html",
        "isattachment" : "3422807",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084611000,
        "permanentid" : "4cf29e095140569c3779032be720976f959cd2b7bd42e7497ebac3c3851c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d616d2907d594019e9",
        "transactionid" : 863760,
        "title" : "About debug ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084611000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084611408346797,
        "sysisattachment" : "3422807",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3422807,
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285373,
        "syssize" : 250,
        "sysdate" : 1649084611000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084611000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/debug/about-debug?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084611408346797,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "Excerpt" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "FirstSentences" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ..."
    }, {
      "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "tzE6BZbn7mAEMMIe",
        "urihash" : "tzE6BZbn7mAEMMIe",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084610000,
        "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d516d2907d594018b4",
        "transactionid" : 863760,
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084609000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084609985780419,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4281,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285373,
        "syssize" : 4281,
        "sysdate" : 1649084609000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084610000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084609985780419,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "Link layer",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "excerpt" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link ... This functionality consists of the following mechanisms: A receiving device that ...",
      "firstSentences" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link layer. This functionality consists of the following mechanisms: A receiving device that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100020",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3422807",
          "sysurihash" : "tzE6BZbn7mAEMMIe",
          "urihash" : "tzE6BZbn7mAEMMIe",
          "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504103349000,
          "topparentid" : 3422807,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145813000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084610000,
          "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b67d516d2907d594018b4",
          "transactionid" : 863760,
          "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-508" ],
          "date" : 1649084609000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100020:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084609985780419,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4281,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084285373,
          "syssize" : 4281,
          "sysdate" : 1649084609000,
          "haslayout" : "1",
          "topparent" : "3422807",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3422807,
          "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084610000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100020/0001/?lang=en",
          "modified" : 1635957051000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084609985780419,
          "uri" : "https://developer.arm.com/documentation/100020/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Link layer ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "JOE6tP2llpEIPWeK",
        "urihash" : "JOE6tP2llpEIPWeK",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "link layer ; transmitting device ; functionality ; mechanisms ; credits ; Architecture Specification ; clock stop ; reset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "attachmentparentid" : 3422807,
        "parentitem" : "5e7b67d516d2907d594018b4",
        "concepts" : "link layer ; transmitting device ; functionality ; mechanisms ; credits ; Architecture Specification ; clock stop ; reset",
        "documenttype" : "html",
        "isattachment" : "3422807",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084609000,
        "permanentid" : "28928caad0a153e92b39a409253ba48a36835e9e91f76f6be51dc58f96d5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d616d2907d59401987",
        "transactionid" : 863760,
        "title" : "Link layer ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084609000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084609889469114,
        "sysisattachment" : "3422807",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3422807,
        "size" : 762,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285327,
        "syssize" : 762,
        "sysdate" : 1649084609000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084609000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/functional-description/link-layer?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084609889469114,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
        "syscollection" : "default"
      },
      "Title" : "Link layer",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "Excerpt" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link ... This functionality consists of the following mechanisms: A receiving device that ...",
      "FirstSentences" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link layer. This functionality consists of the following mechanisms: A receiving device that ..."
    } ],
    "totalNumberOfChildResults" : 126,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Debug ",
      "document_number" : "100020",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3422807",
      "sysurihash" : "MVX4c6hgDOPuGUnA",
      "urihash" : "MVX4c6hgDOPuGUnA",
      "sysuri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
      "systransactionid" : 863760,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1504103349000,
      "topparentid" : 3422807,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585145813000,
      "sysconcepts" : "Watchpoint Module ; features",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
      "attachmentparentid" : 3422807,
      "parentitem" : "5e7b67d516d2907d594018b4",
      "concepts" : "Watchpoint Module ; features",
      "documenttype" : "html",
      "isattachment" : "3422807",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084611000,
      "permanentid" : "eca1aaa0c65caf3ea7bde7db7931c63ca9a2fade73e7b1ad417667a935eb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b67d616d2907d594019e8",
      "transactionid" : 863760,
      "title" : "Debug ",
      "products" : [ "CoreLink CCN-508" ],
      "date" : 1649084611000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100020:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084611686672134,
      "sysisattachment" : "3422807",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3422807,
      "size" : 247,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084285373,
      "syssize" : 247,
      "sysdate" : 1649084611000,
      "haslayout" : "1",
      "topparent" : "3422807",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3422807,
      "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
      "wordcount" : 26,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084611000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100020/0001/debug?lang=en",
      "modified" : 1635957051000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084611686672134,
      "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
      "syscollection" : "default"
    },
    "Title" : "Debug",
    "Uri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "ClickUri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug",
    "Excerpt" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module.",
    "FirstSentences" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module. Security and DT enable."
  }, {
    "title" : "ARM9E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "excerpt" : "http://www.arm.com ... Copyright © 1999, 2000 ARM Limited. ... iii ... iv ... All rights reserved. ARM DDI 0165B Contents ... ARM9E-S Technical Reference Manual ... Chapter 1 ... 1-10",
    "firstSentences" : "ARM9E-S (Rev 1) Technical Reference Manual Copyright © 1999, 2000 ARM Limited. All rights reserved. All rights reserved. ARM DDI 0165B ii ARM9E-S Technical Reference Manual Copyright © 1999, 2000 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9E-S Technical Reference Manual ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "0zTQ1JyymñCnðgQc",
        "urihash" : "0zTQ1JyymñCnðgQc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714946000,
        "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f16fd977155116a76da",
        "transactionid" : 861206,
        "title" : "ARM9E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648714946000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714946877464014,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2166,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 2166,
        "sysdate" : 1648714946000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714946000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714946877464014,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
    },
    "childResults" : [ {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported.",
      "firstSentences" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported. Coprocessors determine the instructions they need to execute using ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Technical Reference Manual ",
          "document_number" : "ddi0165",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497375",
          "sysurihash" : "0zTQ1JyymñCnðgQc",
          "urihash" : "0zTQ1JyymñCnðgQc",
          "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "systransactionid" : 861206,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599364000,
          "topparentid" : 3497375,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376470000,
          "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714946000,
          "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f16fd977155116a76da",
          "transactionid" : 861206,
          "title" : "ARM9E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648714946000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0165:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714946877464014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2166,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714943438,
          "syssize" : 2166,
          "sysdate" : 1648714946000,
          "haslayout" : "1",
          "topparent" : "3497375",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497375,
          "content_description" : "This document is the technical reference manual for the ARM9E-S.",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714946000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0165/b/?lang=en",
          "modified" : 1638974685000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714946877464014,
          "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "4IWZb04DgJZLxiiV",
        "urihash" : "4IWZb04DgJZLxiiV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "coprocessor pipeline ; instructions ; Arm9 ; ARM ; cycle ; timing priorities ; implications ; run",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497375,
        "parentitem" : "5e8e2f16fd977155116a76da",
        "concepts" : "coprocessor pipeline ; instructions ; Arm9 ; ARM ; cycle ; timing priorities ; implications ; run",
        "documenttype" : "html",
        "isattachment" : "3497375",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714947000,
        "permanentid" : "7f5fe9d10e46f8b3d0c6ef2010de72b91dd2aa90c0769be7f18f0a8e55e6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f17fd977155116a7752",
        "transactionid" : 861206,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1648714947000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714947133400168,
        "sysisattachment" : "3497375",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497375,
        "size" : 841,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 841,
        "sysdate" : 1648714947000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714947133400168,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported.",
      "FirstSentences" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported. Coprocessors determine the instructions they need to execute using ..."
    }, {
      "title" : "Coprocessor pipeline one cycle behind the ARM9E-S",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "excerpt" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ...",
      "firstSentences" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Technical Reference Manual ",
          "document_number" : "ddi0165",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497375",
          "sysurihash" : "0zTQ1JyymñCnðgQc",
          "urihash" : "0zTQ1JyymñCnðgQc",
          "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "systransactionid" : 861206,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599364000,
          "topparentid" : 3497375,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376470000,
          "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714946000,
          "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f16fd977155116a76da",
          "transactionid" : 861206,
          "title" : "ARM9E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648714946000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0165:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714946877464014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2166,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714943438,
          "syssize" : 2166,
          "sysdate" : 1648714946000,
          "haslayout" : "1",
          "topparent" : "3497375",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497375,
          "content_description" : "This document is the technical reference manual for the ARM9E-S.",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714946000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0165/b/?lang=en",
          "modified" : 1638974685000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714946877464014,
          "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Coprocessor pipeline one cycle behind the ARM9E-S ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "rYbmzPSRTP3aw9Qñ",
        "urihash" : "rYbmzPSRTP3aw9Qñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "coprocessor pipeline ; cycle ; signals ; means ; instruction ; Arm9 ; timing diagrams ; interface block ; sake of clarity ; Interlocked ; disadvantage",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497375,
        "parentitem" : "5e8e2f16fd977155116a76da",
        "concepts" : "coprocessor pipeline ; cycle ; signals ; means ; instruction ; Arm9 ; timing diagrams ; interface block ; sake of clarity ; Interlocked ; disadvantage",
        "documenttype" : "html",
        "isattachment" : "3497375",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714947000,
        "permanentid" : "5fe6169fe5b22c5b46ef9dfd1bbb1da0cddec26002ac13066fb562c9bc83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f17fd977155116a7754",
        "transactionid" : 861206,
        "title" : "Coprocessor pipeline one cycle behind the ARM9E-S ",
        "products" : [ "Arm9" ],
        "date" : 1648714947000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714947035075170,
        "sysisattachment" : "3497375",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497375,
        "size" : 1298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 1298,
        "sysdate" : 1648714947000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714947035075170,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor pipeline one cycle behind the ARM9E-S",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "Excerpt" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ...",
      "FirstSentences" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that the ..."
    }, {
      "title" : "AC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "excerpt" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions ... AC Parameters Arm9",
      "firstSentences" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Technical Reference Manual ",
          "document_number" : "ddi0165",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497375",
          "sysurihash" : "0zTQ1JyymñCnðgQc",
          "urihash" : "0zTQ1JyymñCnðgQc",
          "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "systransactionid" : 861206,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599364000,
          "topparentid" : 3497375,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376470000,
          "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714946000,
          "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f16fd977155116a76da",
          "transactionid" : 861206,
          "title" : "ARM9E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648714946000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0165:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714946877464014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2166,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714943438,
          "syssize" : 2166,
          "sysdate" : 1648714946000,
          "haslayout" : "1",
          "topparent" : "3497375",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497375,
          "content_description" : "This document is the technical reference manual for the ARM9E-S.",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714946000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0165/b/?lang=en",
          "modified" : 1638974685000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714946877464014,
          "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC Parameters ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "n3gHFQQcTq1lFHU7",
        "urihash" : "n3gHFQQcTq1lFHU7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "AC timing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497375,
        "parentitem" : "5e8e2f16fd977155116a76da",
        "concepts" : "AC timing",
        "documenttype" : "html",
        "isattachment" : "3497375",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714947000,
        "permanentid" : "0b1b24f3130f4321ad394484edc929f0a7e20fdbb8736ac20b2e8c68e7a2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f17fd977155116a77a8",
        "transactionid" : 861206,
        "title" : "AC Parameters ",
        "products" : [ "Arm9" ],
        "date" : 1648714946000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714946998106810,
        "sysisattachment" : "3497375",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497375,
        "size" : 189,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 189,
        "sysdate" : 1648714946000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/ac-parameters?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714946998106810,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
        "syscollection" : "default"
      },
      "Title" : "AC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "Excerpt" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions ... AC Parameters Arm9",
      "FirstSentences" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9"
    } ],
    "totalNumberOfChildResults" : 251,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM9E-S Technical Reference Manual ",
      "document_number" : "ddi0165",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497375",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "TAWñMyTozc6JOFha",
      "urihash" : "TAWñMyTozc6JOFha",
      "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
      "systransactionid" : 861206,
      "copyright" : "Copyright © 1999, 2000 ARM Limited. All rights reserved.. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172599364000,
      "topparentid" : 3497375,
      "numberofpages" : 290,
      "sysconcepts" : "instructions ; ARM9E ; coprocessors ; exceptions ; memory ; rising edge ; monitor mode ; registers ; execution ; cycles ; signals ; arm ; core ; ARM state ; memory accesses ; transfers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3497375,
      "parentitem" : "5e8e2f16fd977155116a76da",
      "concepts" : "instructions ; ARM9E ; coprocessors ; exceptions ; memory ; rising edge ; monitor mode ; registers ; execution ; cycles ; signals ; arm ; core ; ARM state ; memory accesses ; transfers",
      "documenttype" : "pdf",
      "isattachment" : "3497375",
      "sysindexeddate" : 1648714950000,
      "permanentid" : "4cf26f2f51a0d12e7bd7f62c863102fc44df3085984a600ffa7c9d2440ad",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2f18fd977155116a77fb",
      "transactionid" : 861206,
      "title" : "ARM9E-S Technical Reference Manual ",
      "date" : 1648714949000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0165:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714949794810170,
      "sysisattachment" : "3497375",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497375,
      "size" : 1607937,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714946798,
      "syssize" : 1607937,
      "sysdate" : 1648714949000,
      "topparent" : "3497375",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3497375,
      "content_description" : "This document is the technical reference manual for the ARM9E-S.",
      "wordcount" : 2800,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714950000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714949794810170,
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM9E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "Excerpt" : "http://www.arm.com ... Copyright © 1999, 2000 ARM Limited. ... iii ... iv ... All rights reserved. ARM DDI 0165B Contents ... ARM9E-S Technical Reference Manual ... Chapter 1 ... 1-10",
    "FirstSentences" : "ARM9E-S (Rev 1) Technical Reference Manual Copyright © 1999, 2000 ARM Limited. All rights reserved. All rights reserved. ARM DDI 0165B ii ARM9E-S Technical Reference Manual Copyright © 1999, 2000 ..."
  }, {
    "title" : "Introduction",
    "uri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "printableUri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "clickUri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/introduction",
    "excerpt" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple ... It contains the following sections: About the Cortex-A5 NEON MPE. Applications.",
    "firstSentences" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple Data (SIMD) media processing architecture. It contains the following sections: About the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "OFrFLQWJWM3Jj9OP",
        "urihash" : "OFrFLQWJWM3Jj9OP",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b2e",
        "transactionid" : 861288,
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992718539620,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4355,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968907,
        "syssize" : 4355,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992718539620,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "OFrFLQWJWM3Jj9OP",
        "urihash" : "OFrFLQWJWM3Jj9OP",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b2e",
        "transactionid" : 861288,
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992718539620,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4355,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968907,
        "syssize" : 4355,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992718539620,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Advanced SIMD and VFP feature identification registers",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "excerpt" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced ... Software can identify these extensions and the features they provide, using the ...",
      "firstSentences" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced SIMD and VFP extensions. Software can identify these extensions and the features they ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "100304",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815912",
          "sysurihash" : "OFrFLQWJWM3Jj9OP",
          "urihash" : "OFrFLQWJWM3Jj9OP",
          "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
          "systransactionid" : 861288,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432025775000,
          "topparentid" : 4815912,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304935000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718992000,
          "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd567cbfe76649ba52b2e",
          "transactionid" : 861288,
          "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648718992000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100304:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718992718539620,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4355,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718968907,
          "syssize" : 4355,
          "sysdate" : 1648718992000,
          "haslayout" : "1",
          "topparent" : "4815912",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815912,
          "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718992000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100304/0001/?lang=en",
          "modified" : 1636124095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718992718539620,
          "uri" : "https://developer.arm.com/documentation/100304/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Advanced SIMD and VFP feature identification registers ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "h8W1ZrFaEYRM7hgL",
        "urihash" : "h8W1ZrFaEYRM7hgL",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "features ; extensions ; coprocessors ; identification registers ; CP11",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815912,
        "parentitem" : "5e7dd567cbfe76649ba52b2e",
        "concepts" : "features ; extensions ; coprocessors ; identification registers ; CP11",
        "documenttype" : "html",
        "isattachment" : "4815912",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "5d0b9a0830cd6bdcf4b0314949248ec25dc3a412789375822b1251313f31",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b3a",
        "transactionid" : 861288,
        "title" : "Advanced SIMD and VFP feature identification registers ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992676521739,
        "sysisattachment" : "4815912",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815912,
        "size" : 729,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968887,
        "syssize" : 729,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 57,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992676521739,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
        "syscollection" : "default"
      },
      "Title" : "Advanced SIMD and VFP feature identification registers",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "Excerpt" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced ... Software can identify these extensions and the features they provide, using the ...",
      "FirstSentences" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced SIMD and VFP extensions. Software can identify these extensions and the features they ..."
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "excerpt" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 ... Vector operations are not supported. ... Two access types are supported: RW Read and write. RO Read only.",
      "firstSentences" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 floating-point architecture, with version 2 of the Common VFP subarchitecture supports the following functionality: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "100304",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815912",
          "sysurihash" : "OFrFLQWJWM3Jj9OP",
          "urihash" : "OFrFLQWJWM3Jj9OP",
          "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
          "systransactionid" : 861288,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432025775000,
          "topparentid" : 4815912,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304935000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718992000,
          "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd567cbfe76649ba52b2e",
          "transactionid" : 861288,
          "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648718992000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100304:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718992718539620,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4355,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718968907,
          "syssize" : 4355,
          "sysdate" : 1648718992000,
          "haslayout" : "1",
          "topparent" : "4815912",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815912,
          "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718992000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100304/0001/?lang=en",
          "modified" : 1636124095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718992718539620,
          "uri" : "https://developer.arm.com/documentation/100304/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "k8TL6ðeQY9RNCgGk",
        "urihash" : "k8TL6ðeQY9RNCgGk",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "vector operation ; Cortex ; Advanced SIMD ; identification registers ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; functionality ; subarchitecture",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815912,
        "parentitem" : "5e7dd567cbfe76649ba52b2e",
        "concepts" : "vector operation ; Cortex ; Advanced SIMD ; identification registers ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; functionality ; subarchitecture",
        "documenttype" : "html",
        "isattachment" : "4815912",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "b278f8d29283436f42c338a1ddeb0ad223346f97dbecebf66e9448829ff3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b39",
        "transactionid" : 861288,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992603507160,
        "sysisattachment" : "4815912",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815912,
        "size" : 949,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968887,
        "syssize" : 949,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/programmers-model/about-the-programmers-model?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992603507160,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "Excerpt" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 ... Vector operations are not supported. ... Two access types are supported: RW Read and write. RO Read only.",
      "FirstSentences" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 floating-point architecture, with version 2 of the Common VFP subarchitecture supports the following functionality: ..."
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Introduction ",
      "document_number" : "100304",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4815912",
      "sysurihash" : "OqsIIFSGk6zDKgtY",
      "urihash" : "OqsIIFSGk6zDKgtY",
      "sysuri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
      "systransactionid" : 861288,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1432025775000,
      "topparentid" : 4815912,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585304935000,
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 4815912,
      "parentitem" : "5e7dd567cbfe76649ba52b2e",
      "documenttype" : "html",
      "isattachment" : "4815912",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718992000,
      "permanentid" : "47f10af1f8f0ab384c4c6bdfb725c7187e8466e845c4d3542dab763decdb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd567cbfe76649ba52b33",
      "transactionid" : 861288,
      "title" : "Introduction ",
      "products" : [ "Cortex-A5" ],
      "date" : 1648718992000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100304:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718992797547953,
      "sysisattachment" : "4815912",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4815912,
      "size" : 269,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718968907,
      "syssize" : 269,
      "sysdate" : 1648718992000,
      "haslayout" : "1",
      "topparent" : "4815912",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4815912,
      "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
      "wordcount" : 28,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718992000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100304/0001/introduction?lang=en",
      "modified" : 1636124095000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718992797547953,
      "uri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
      "syscollection" : "default"
    },
    "Title" : "Introduction",
    "Uri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "ClickUri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/introduction",
    "Excerpt" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple ... It contains the following sections: About the Cortex-A5 NEON MPE. Applications.",
    "FirstSentences" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple Data (SIMD) media processing architecture. It contains the following sections: About the ..."
  }, {
    "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "excerpt" : "",
    "firstSentences" : null,
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "document_number" : "ddi0228",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684372",
        "sysurihash" : "G5vn1IJxujfT0wJC",
        "urihash" : "G5vn1IJxujfT0wJC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3684372,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080624000,
        "permanentid" : "4617f333ad03422111d1065c02ad5bcf27ec9716fac1c8cbcbd6d608b728",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905d",
        "transactionid" : 863677,
        "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080624000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0228:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080624049502151,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080527967,
        "syssize" : 227,
        "sysdate" : 1649080624000,
        "haslayout" : "1",
        "topparent" : "3684372",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684372,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080624000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0228/a/?lang=en",
        "modified" : 1638976581000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080624049502151,
        "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "document_number" : "ddi0228",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684372",
        "sysurihash" : "G5vn1IJxujfT0wJC",
        "urihash" : "G5vn1IJxujfT0wJC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3684372,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080624000,
        "permanentid" : "4617f333ad03422111d1065c02ad5bcf27ec9716fac1c8cbcbd6d608b728",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905d",
        "transactionid" : 863677,
        "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080624000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0228:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080624049502151,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080527967,
        "syssize" : 227,
        "sysdate" : 1649080624000,
        "haslayout" : "1",
        "topparent" : "3684372",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684372,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080624000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0228/a/?lang=en",
        "modified" : 1638976581000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080624049502151,
        "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
      "document_number" : "ddi0228",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3684372",
      "sysurihash" : "Gwo47cIhcð2XgvYH",
      "urihash" : "Gwo47cIhcð2XgvYH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
      "systransactionid" : 863677,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3684372,
      "numberofpages" : 122,
      "sysconcepts" : "registers ; shows ; parity errors ; smart cards ; signals ; deactivation sequence ; PrimeCell SCI ; SCI ; sequence ; cards ; nSCIDATAOUTEN ; nSCICLKOUTEN ; assignment ; warm reset ; leading edges ; DMA controller",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3684372,
      "parentitem" : "5ed11e40ca06a95ce53f905d",
      "concepts" : "registers ; shows ; parity errors ; smart cards ; signals ; deactivation sequence ; PrimeCell SCI ; SCI ; sequence ; cards ; nSCIDATAOUTEN ; nSCICLKOUTEN ; assignment ; warm reset ; leading edges ; DMA controller",
      "documenttype" : "pdf",
      "isattachment" : "3684372",
      "sysindexeddate" : 1649080627000,
      "permanentid" : "23d6ec56661a51516b24134d63c1f226455fb848deeb51d83ec96818c444",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11e40ca06a95ce53f905f",
      "transactionid" : 863677,
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
      "date" : 1649080626000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0228:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080626960031814,
      "sysisattachment" : "3684372",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3684372,
      "size" : 1213749,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080529828,
      "syssize" : 1213749,
      "sysdate" : 1649080626000,
      "topparent" : "3684372",
      "label_version" : "1.0",
      "systopparentid" : 3684372,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
      "wordcount" : 1837,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080627000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080626960031814,
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "Excerpt" : "",
    "FirstSentences" : null
  }, {
    "title" : "Arm Cortex-A75 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Cortex®-A75 Core Revision: r3p1 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 100403_0301_00_en Arm® Cortex®-A75 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "aDnxwI5CiqhpJa6E",
        "urihash" : "aDnxwI5CiqhpJa6E",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09efa3736a0d2e8627db",
        "transactionid" : 861336,
        "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253425500263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4446,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 4446,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253425500263,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "aDnxwI5CiqhpJa6E",
        "urihash" : "aDnxwI5CiqhpJa6E",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09efa3736a0d2e8627db",
        "transactionid" : 861336,
        "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253425500263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4446,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 4446,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253425500263,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Load/Store accesses crossing page boundaries",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load ... Crossing a page boundary with different memory types or shareability attributes The ...",
      "firstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "document_number" : "100403",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817213",
          "sysurihash" : "aDnxwI5CiqhpJa6E",
          "urihash" : "aDnxwI5CiqhpJa6E",
          "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
          "systransactionid" : 861336,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532938753000,
          "topparentid" : 4817213,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721253000,
          "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09efa3736a0d2e8627db",
          "transactionid" : 861336,
          "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1648721253000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100403:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721253425500263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4446,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721245322,
          "syssize" : 4446,
          "sysdate" : 1648721253000,
          "haslayout" : "1",
          "topparent" : "4817213",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817213,
          "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721253000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100403/0301/?lang=en",
          "modified" : 1636361492000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721253425500263,
          "uri" : "https://developer.arm.com/documentation/100403/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Load/Store accesses crossing page boundaries ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "DyN1v0modb3fG9CK",
        "urihash" : "DyN1v0modb3fG9CK",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "memory types ; boundaries ; loads ; accesses ; stores ; constrained unpredictable ; architecture profile ; Reference Manual Armv8 ; alignment fault",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817213,
        "parentitem" : "5e7e09efa3736a0d2e8627db",
        "concepts" : "memory types ; boundaries ; loads ; accesses ; stores ; constrained unpredictable ; architecture profile ; Reference Manual Armv8 ; alignment fault",
        "documenttype" : "html",
        "isattachment" : "4817213",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "24aafd705c06a6f578ef21f549b0af7b73cdaf636c7859159966e34760f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c6b",
        "transactionid" : 861336,
        "title" : "Load/Store accesses crossing page boundaries ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253405306581,
        "sysisattachment" : "4817213",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817213,
        "size" : 1691,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 1691,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253405306581,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
        "syscollection" : "default"
      },
      "Title" : "Load/Store accesses crossing page boundaries",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "Excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load ... Crossing a page boundary with different memory types or shareability attributes The ...",
      "FirstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ..."
    }, {
      "title" : "TRCACVRn, Address Comparator Value Registers 0-7",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "excerpt" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register.",
      "firstSentences" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register. Figure D10-2 TRCACVRn bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "document_number" : "100403",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817213",
          "sysurihash" : "aDnxwI5CiqhpJa6E",
          "urihash" : "aDnxwI5CiqhpJa6E",
          "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
          "systransactionid" : 861336,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532938753000,
          "topparentid" : 4817213,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721253000,
          "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09efa3736a0d2e8627db",
          "transactionid" : 861336,
          "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1648721253000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100403:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721253425500263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4446,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721245322,
          "syssize" : 4446,
          "sysdate" : 1648721253000,
          "haslayout" : "1",
          "topparent" : "4817213",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817213,
          "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721253000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100403/0301/?lang=en",
          "modified" : 1636361492000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721253425500263,
          "uri" : "https://developer.arm.com/documentation/100403/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCACVRn, Address Comparator Value Registers 0-7 ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "4EHrñf3nLly9Y21k",
        "urihash" : "4EHrñf3nLly9Y21k",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "address comparators ; TRCACVRn ; Reference Manual Armv8 ; Figure D10 ; interface ; register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817213,
        "parentitem" : "5e7e09efa3736a0d2e8627db",
        "concepts" : "address comparators ; TRCACVRn ; Reference Manual Armv8 ; Figure D10 ; interface ; register",
        "documenttype" : "html",
        "isattachment" : "4817213",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "10b7c383579c3ee1074602ed8840ac053cb932bf0db750a80abdaa22d1b1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c1d",
        "transactionid" : 861336,
        "title" : "TRCACVRn, Address Comparator Value Registers 0-7 ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253385491989,
        "sysisattachment" : "4817213",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817213,
        "size" : 576,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245166,
        "syssize" : 576,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253385491989,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
        "syscollection" : "default"
      },
      "Title" : "TRCACVRn, Address Comparator Value Registers 0-7",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "Excerpt" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register.",
      "FirstSentences" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register. Figure D10-2 TRCACVRn bit ..."
    } ],
    "totalNumberOfChildResults" : 598,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
      "document_number" : "100403",
      "document_version" : "0301",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4817213",
      "sysauthor" : "ARM",
      "sysurihash" : "Wd3IrBðioOYd0nvA",
      "urihash" : "Wd3IrBðioOYd0nvA",
      "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A75",
      "systransactionid" : 861336,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1532938753000,
      "topparentid" : 4817213,
      "numberofpages" : 826,
      "sysconcepts" : "registers ; functional groups ; instructions ; architecture profile ; translations ; A75 cores ; Reference Manual Armv8 ; cores ; exception levels ; EL1 ; configurations ; arm ; Cortex ; reset ; Non-secure states ; assignments",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
      "attachmentparentid" : 4817213,
      "parentitem" : "5e7e09efa3736a0d2e8627db",
      "concepts" : "registers ; functional groups ; instructions ; architecture profile ; translations ; A75 cores ; Reference Manual Armv8 ; cores ; exception levels ; EL1 ; configurations ; arm ; Cortex ; reset ; Non-secure states ; assignments",
      "documenttype" : "pdf",
      "isattachment" : "4817213",
      "sysindexeddate" : 1648721256000,
      "permanentid" : "ecd0ad7956a6b3e1d37045182c0917857cdc6885f096faebe6fa0674cc4f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e09f6a3736a0d2e862e90",
      "transactionid" : 861336,
      "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®‑A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1648721255000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100403:0301:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648721255560673396,
      "sysisattachment" : "4817213",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4817213,
      "size" : 3276984,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648721250787,
      "syssubject" : "This Technical Reference Manual is for the Cortex®‑A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 3276984,
      "sysdate" : 1648721255000,
      "topparent" : "4817213",
      "author" : "ARM",
      "label_version" : "r3p1",
      "systopparentid" : 4817213,
      "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5528,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648721256000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648721255560673396,
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Cortex®-A75 Core Revision: r3p1 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 100403_0301_00_en Arm® Cortex®-A75 Core Technical ..."
  }, {
    "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2c7588295d1e18d38b5f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "excerpt" : "However, all warranties implied or expressed, including but not limited to implied ... Confidentiality Status ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright © 1999-2001 ARM Limited. All rights reserved. ARM DDI 0159D ii Date ARM PrimeCell SDRAM Controller (PL170) Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
      "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
      "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
        "document_number" : "ddi0159",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495200",
        "sysurihash" : "is4JcXu2FOf9xLey",
        "urihash" : "is4JcXu2FOf9xLey",
        "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599589000,
        "topparentid" : 3495200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375796000,
        "sysconcepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714697000,
        "permanentid" : "b2bd25e5c6c1c86b09a43a8749e6632365979d98e14c0cea611b592bc1fd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c7488295d1e18d38b2f",
        "transactionid" : 861201,
        "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648714697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0159:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714697678138591,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2715,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714693690,
        "syssize" : 2715,
        "sysdate" : 1648714697000,
        "haslayout" : "1",
        "topparent" : "3495200",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495200,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
        "wordcount" : 204,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0159/d/?lang=en",
        "modified" : 1638974420000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714697678138591,
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
      "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
      "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Commands",
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/command-descriptions/commands?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "excerpt" : "Commands The SDRAM contoller engine supports the commands shown in Table B.1. Mnemonic Operation ACT Opens an SDRAM row. REF CAS before RAS style refresh. SREF Self refresh.",
      "firstSentences" : "Commands The SDRAM contoller engine supports the commands shown in Table B.1. Mnemonic Operation ACT Opens an SDRAM row. REF CAS before RAS style refresh. SREF Self refresh. PRE Precharge, closes ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "document_number" : "ddi0159",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495200",
          "sysurihash" : "is4JcXu2FOf9xLey",
          "urihash" : "is4JcXu2FOf9xLey",
          "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599589000,
          "topparentid" : 3495200,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375796000,
          "sysconcepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714697000,
          "permanentid" : "b2bd25e5c6c1c86b09a43a8749e6632365979d98e14c0cea611b592bc1fd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c7488295d1e18d38b2f",
          "transactionid" : 861201,
          "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648714697000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0159:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714697678138591,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2715,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714693690,
          "syssize" : 2715,
          "sysdate" : 1648714697000,
          "haslayout" : "1",
          "topparent" : "3495200",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495200,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
          "wordcount" : 204,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0159/d/?lang=en",
          "modified" : 1638974420000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714697678138591,
          "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Commands ",
        "document_number" : "ddi0159",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495200",
        "sysurihash" : "ñyjEgNkascclTCok",
        "urihash" : "ñyjEgNkascclTCok",
        "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599589000,
        "topparentid" : 3495200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375796000,
        "sysconcepts" : "open row ; precharge ; SREF Self ; RAS style ; contoller engine ; WRA ; bank ; commands",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495200,
        "parentitem" : "5e8e2c7488295d1e18d38b2f",
        "concepts" : "open row ; precharge ; SREF Self ; RAS style ; contoller engine ; WRA ; bank ; commands",
        "documenttype" : "html",
        "isattachment" : "3495200",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714698000,
        "permanentid" : "efef2686598f3bae0edbf5e5bd3733c744dc8556c91fd9a1976c8de3ee26",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c7588295d1e18d38b5d",
        "transactionid" : 861201,
        "title" : "Commands ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648714698000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0159:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714698311172683,
        "sysisattachment" : "3495200",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495200,
        "size" : 567,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/command-descriptions/commands?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714693690,
        "syssize" : 567,
        "sysdate" : 1648714698000,
        "haslayout" : "1",
        "topparent" : "3495200",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495200,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714698000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/command-descriptions/commands?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0159/d/command-descriptions/commands?lang=en",
        "modified" : 1638974420000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714698311172683,
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
        "syscollection" : "default"
      },
      "Title" : "Commands",
      "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/command-descriptions/commands?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/command-descriptions/commands",
      "Excerpt" : "Commands The SDRAM contoller engine supports the commands shown in Table B.1. Mnemonic Operation ACT Opens an SDRAM row. REF CAS before RAS style refresh. SREF Self refresh.",
      "FirstSentences" : "Commands The SDRAM contoller engine supports the commands shown in Table B.1. Mnemonic Operation ACT Opens an SDRAM row. REF CAS before RAS style refresh. SREF Self refresh. PRE Precharge, closes ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter provides an overview of the ARM PrimeCell SDRAM Controller ( ... It contains the following sections: Overview of a Primecell SDRAM, ASIC\\/ASSP, ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter provides an overview of the ARM PrimeCell SDRAM Controller (PL170). It contains the following sections: Overview of a Primecell SDRAM, ASIC\\/ASSP, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "document_number" : "ddi0159",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495200",
          "sysurihash" : "is4JcXu2FOf9xLey",
          "urihash" : "is4JcXu2FOf9xLey",
          "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599589000,
          "topparentid" : 3495200,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375796000,
          "sysconcepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714697000,
          "permanentid" : "b2bd25e5c6c1c86b09a43a8749e6632365979d98e14c0cea611b592bc1fd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c7488295d1e18d38b2f",
          "transactionid" : 861201,
          "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648714697000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0159:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714697678138591,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2715,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714693690,
          "syssize" : 2715,
          "sysdate" : 1648714697000,
          "haslayout" : "1",
          "topparent" : "3495200",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495200,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
          "wordcount" : 204,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0159/d/?lang=en",
          "modified" : 1638974420000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714697678138591,
          "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0159",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495200",
        "sysurihash" : "1PjpvtZlHWno0AW1",
        "urihash" : "1PjpvtZlHWno0AW1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599589000,
        "topparentid" : 3495200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375796000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495200,
        "parentitem" : "5e8e2c7488295d1e18d38b2f",
        "documenttype" : "html",
        "isattachment" : "3495200",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714698000,
        "permanentid" : "827a651e36bd0529eaef790e273da2f590079352c3b4d1c3ca0c0f981554",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c7588295d1e18d38b40",
        "transactionid" : 861201,
        "title" : "Functional Overview ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648714698000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0159:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714698270301768,
        "sysisattachment" : "3495200",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495200,
        "size" : 307,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714693690,
        "syssize" : 307,
        "sysdate" : 1648714698000,
        "haslayout" : "1",
        "topparent" : "3495200",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495200,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714698000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0159/d/functional-overview?lang=en",
        "modified" : 1638974420000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714698270301768,
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter provides an overview of the ARM PrimeCell SDRAM Controller ( ... It contains the following sections: Overview of a Primecell SDRAM, ASIC\\/ASSP, ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter provides an overview of the ARM PrimeCell SDRAM Controller (PL170). It contains the following sections: Overview of a Primecell SDRAM, ASIC\\/ASSP, ..."
    }, {
      "title" : "Pad interface",
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "excerpt" : "Pad interface All data and control signals must be passed synchronously to the SDRAMs. Resynchronization from the ASIC clock domain to the external bus clock domain is achieved in this ...",
      "firstSentences" : "Pad interface All data and control signals must be passed synchronously to the SDRAMs. Resynchronization from the ASIC clock domain to the external bus clock domain is achieved in this block. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "document_number" : "ddi0159",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495200",
          "sysurihash" : "is4JcXu2FOf9xLey",
          "urihash" : "is4JcXu2FOf9xLey",
          "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "systransactionid" : 861201,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599589000,
          "topparentid" : 3495200,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375796000,
          "sysconcepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; Minor changes ; SDRAM ; supporting ; configuration register ; BIGENDIAN signal ; new row ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714697000,
          "permanentid" : "b2bd25e5c6c1c86b09a43a8749e6632365979d98e14c0cea611b592bc1fd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c7488295d1e18d38b2f",
          "transactionid" : 861201,
          "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648714697000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0159:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714697678138591,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2715,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714693690,
          "syssize" : 2715,
          "sysdate" : 1648714697000,
          "haslayout" : "1",
          "topparent" : "3495200",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495200,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
          "wordcount" : 204,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714697000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0159/d/?lang=en",
          "modified" : 1638974420000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714697678138591,
          "uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en",
        "Excerpt" : "Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright 1999-2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Pad interface ",
        "document_number" : "ddi0159",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495200",
        "sysurihash" : "YuEvoc8dñw7oJWEW",
        "urihash" : "YuEvoc8dñw7oJWEW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599589000,
        "topparentid" : 3495200,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375796000,
        "sysconcepts" : "clock ; external bus ; pad ; control signals ; Resynchronization ; SDRAMs",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495200,
        "parentitem" : "5e8e2c7488295d1e18d38b2f",
        "concepts" : "clock ; external bus ; pad ; control signals ; Resynchronization ; SDRAMs",
        "documenttype" : "html",
        "isattachment" : "3495200",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714698000,
        "permanentid" : "1a08ba97e9e2fb53b44196975017e9590ebc5896fa4a44656211f141e68d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c7588295d1e18d38b46",
        "transactionid" : 861201,
        "title" : "Pad interface ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648714698000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0159:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714698193330887,
        "sysisattachment" : "3495200",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495200,
        "size" : 437,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714693690,
        "syssize" : 437,
        "sysdate" : 1648714698000,
        "haslayout" : "1",
        "topparent" : "3495200",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495200,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714698000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
        "modified" : 1638974420000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714698193330887,
        "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
        "syscollection" : "default"
      },
      "Title" : "Pad interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0159/d/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/functional-overview/arm-primecell-sdram-controller--pl170--overview/pad-interface",
      "Excerpt" : "Pad interface All data and control signals must be passed synchronously to the SDRAMs. Resynchronization from the ASIC clock domain to the external bus clock domain is achieved in this ...",
      "FirstSentences" : "Pad interface All data and control signals must be passed synchronously to the SDRAMs. Resynchronization from the ASIC clock domain to the external bus clock domain is achieved in this block. The ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
      "document_number" : "ddi0159",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495200",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "E7guVgG14ngHaIRY",
      "urihash" : "E7guVgG14ngHaIRY",
      "sysuri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
      "systransactionid" : 861201,
      "copyright" : "Copyright © 1999-2001 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172599589000,
      "topparentid" : 3495200,
      "numberofpages" : 54,
      "sysconcepts" : "AHB interfaces ; quad word ; registers ; AHB ports ; SDRAM controller ; documentation ; ARM ; accesses ; highest priority ; diagram conventions ; Arbitration Arbitration ; controller engine ; bursts ; PrimeCell SDRAM ; read buffers ; clock domains",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3495200,
      "parentitem" : "5e8e2c7488295d1e18d38b2f",
      "concepts" : "AHB interfaces ; quad word ; registers ; AHB ports ; SDRAM controller ; documentation ; ARM ; accesses ; highest priority ; diagram conventions ; Arbitration Arbitration ; controller engine ; bursts ; PrimeCell SDRAM ; read buffers ; clock domains",
      "documenttype" : "pdf",
      "isattachment" : "3495200",
      "sysindexeddate" : 1648714699000,
      "permanentid" : "43a32d2e28788ecc88b5c62e0a785162b1309735da9ed52b6ad4f3967f41",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c7588295d1e18d38b5f",
      "transactionid" : 861201,
      "title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual ",
      "date" : 1648714699000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0159:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714699490547776,
      "sysisattachment" : "3495200",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495200,
      "size" : 434650,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2c7588295d1e18d38b5f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714695412,
      "syssize" : 434650,
      "sysdate" : 1648714699000,
      "topparent" : "3495200",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3495200,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell SDRAM Controller.",
      "wordcount" : 1235,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714699000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2c7588295d1e18d38b5f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714699490547776,
      "uri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2c7588295d1e18d38b5f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0159/d/en/pdf/DDI0159.pdf",
    "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied ... Confidentiality Status ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "ARM PrimeCell SDRAM Controller (PL170) Technical Reference Manual Copyright © 1999-2001 ARM Limited. All rights reserved. ARM DDI 0159D ii Date ARM PrimeCell SDRAM Controller (PL170) Technical ..."
  }, {
    "title" : "Region numbers",
    "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
    "printableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
    "clickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
    "excerpt" : "Region numbers ARMv8-M processors implement the TT instruction which is designed to enable interrogation of the internal ... A full IDAU must provide a region number for any address query.",
    "firstSentences" : "Region numbers ARMv8-M processors implement the TT instruction which is designed to enable interrogation of the internal memory protection units of the processor, the SAU, and the IDAU. A full ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "System Design with ARMv8-M Version 1.0",
      "uri" : "https://developer.arm.com/documentation/100767/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100767/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
      "firstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "System Design with ARMv8-M Version 1.0 ",
        "document_number" : "100767",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706445",
        "sysurihash" : "woAgAmLiNxgFO974",
        "urihash" : "woAgAmLiNxgFO974",
        "sysuri" : "https://developer.arm.com/documentation/100767/0100/en",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1474359376000,
        "topparentid" : 3706445,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593447226000,
        "sysconcepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "concepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714654000,
        "permanentid" : "61f51b10912fb312164061bda0a8658d01ac032b2b4c7bd591bc15fcea0a",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa133acafe527e86f55b60",
        "transactionid" : 861200,
        "title" : "System Design with ARMv8-M Version 1.0 ",
        "products" : [ "Armv8-M" ],
        "date" : 1648714654000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100767:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714654020638337,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 4053,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714627169,
        "syssize" : 4053,
        "sysdate" : 1648714654000,
        "haslayout" : "1",
        "topparent" : "3706445",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706445,
        "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714654000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100767/0100/?lang=en",
        "modified" : 1645003490000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714654020638337,
        "uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "syscollection" : "default"
      },
      "Title" : "System Design with ARMv8-M Version 1.0",
      "Uri" : "https://developer.arm.com/documentation/100767/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
      "FirstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ..."
    },
    "childResults" : [ {
      "title" : "Lite IDAU",
      "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
      "printableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
      "clickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
      "excerpt" : "Lite IDAU TrustZone technology-aware masters, other than ARMv8-M processors and any security wrappers, ... A \\u2018lite' version of the Implementation Defined Attribution Unit (IDAU) provides ...",
      "firstSentences" : "Lite IDAU TrustZone technology-aware masters, other than ARMv8-M processors and any security wrappers, require knowledge of the security address map. A \\u2018lite' version of the Implementation ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "System Design with ARMv8-M Version 1.0",
        "uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100767/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
        "firstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "System Design with ARMv8-M Version 1.0 ",
          "document_number" : "100767",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706445",
          "sysurihash" : "woAgAmLiNxgFO974",
          "urihash" : "woAgAmLiNxgFO974",
          "sysuri" : "https://developer.arm.com/documentation/100767/0100/en",
          "systransactionid" : 861200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1474359376000,
          "topparentid" : 3706445,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593447226000,
          "sysconcepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "concepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714654000,
          "permanentid" : "61f51b10912fb312164061bda0a8658d01ac032b2b4c7bd591bc15fcea0a",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa133acafe527e86f55b60",
          "transactionid" : 861200,
          "title" : "System Design with ARMv8-M Version 1.0 ",
          "products" : [ "Armv8-M" ],
          "date" : 1648714654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100767:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714654020638337,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4053,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714627169,
          "syssize" : 4053,
          "sysdate" : 1648714654000,
          "haslayout" : "1",
          "topparent" : "3706445",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706445,
          "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100767/0100/?lang=en",
          "modified" : 1645003490000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714654020638337,
          "uri" : "https://developer.arm.com/documentation/100767/0100/en",
          "syscollection" : "default"
        },
        "Title" : "System Design with ARMv8-M Version 1.0",
        "Uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
        "FirstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Lite IDAU ",
        "document_number" : "100767",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706445",
        "sysurihash" : "zaYTVkZIAnUWUP78",
        "urihash" : "zaYTVkZIAnUWUP78",
        "sysuri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1474359376000,
        "topparentid" : 3706445,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593447226000,
        "sysconcepts" : "security ; address map ; technology-aware masters ; IDAU TrustZone ; ARMv8",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 3706445,
        "parentitem" : "5efa133acafe527e86f55b60",
        "concepts" : "security ; address map ; technology-aware masters ; IDAU TrustZone ; ARMv8",
        "documenttype" : "html",
        "isattachment" : "3706445",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714659000,
        "permanentid" : "3173052ad9902453e0aa736d4bc0c4702ab5152004a14948f0f0e83d2cbf",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa133acafe527e86f55b69",
        "transactionid" : 861201,
        "title" : "Lite IDAU ",
        "products" : [ "Armv8-M" ],
        "date" : 1648714658000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100767:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714658118431536,
        "sysisattachment" : "3706445",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706445,
        "size" : 373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714627169,
        "syssize" : 373,
        "sysdate" : 1648714658000,
        "haslayout" : "1",
        "topparent" : "3706445",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706445,
        "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714659000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU?lang=en",
        "modified" : 1645003490000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714658118431536,
        "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
        "syscollection" : "default"
      },
      "Title" : "Lite IDAU",
      "Uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
      "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
      "ClickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Lite-IDAU",
      "Excerpt" : "Lite IDAU TrustZone technology-aware masters, other than ARMv8-M processors and any security wrappers, ... A \\u2018lite' version of the Implementation Defined Attribution Unit (IDAU) provides ...",
      "FirstSentences" : "Lite IDAU TrustZone technology-aware masters, other than ARMv8-M processors and any security wrappers, require knowledge of the security address map. A \\u2018lite' version of the Implementation ..."
    }, {
      "title" : "Processor reset",
      "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
      "printableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
      "clickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
      "excerpt" : "Processor reset An ARMv8-M processor with the ARMv8-M Security Extension comes out of reset in the Secure ... ARM implementations provide a mechanism for specifying the default value of this ...",
      "firstSentences" : "Processor reset An ARMv8-M processor with the ARMv8-M Security Extension comes out of reset in the Secure state at the address the Secure Vector Table Offset Register (VTOR_S) specifies. ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "System Design with ARMv8-M Version 1.0",
        "uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100767/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
        "firstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "System Design with ARMv8-M Version 1.0 ",
          "document_number" : "100767",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706445",
          "sysurihash" : "woAgAmLiNxgFO974",
          "urihash" : "woAgAmLiNxgFO974",
          "sysuri" : "https://developer.arm.com/documentation/100767/0100/en",
          "systransactionid" : 861200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1474359376000,
          "topparentid" : 3706445,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593447226000,
          "sysconcepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "concepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714654000,
          "permanentid" : "61f51b10912fb312164061bda0a8658d01ac032b2b4c7bd591bc15fcea0a",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa133acafe527e86f55b60",
          "transactionid" : 861200,
          "title" : "System Design with ARMv8-M Version 1.0 ",
          "products" : [ "Armv8-M" ],
          "date" : 1648714654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100767:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714654020638337,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4053,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714627169,
          "syssize" : 4053,
          "sysdate" : 1648714654000,
          "haslayout" : "1",
          "topparent" : "3706445",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706445,
          "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100767/0100/?lang=en",
          "modified" : 1645003490000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714654020638337,
          "uri" : "https://developer.arm.com/documentation/100767/0100/en",
          "syscollection" : "default"
        },
        "Title" : "System Design with ARMv8-M Version 1.0",
        "Uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
        "FirstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Processor reset ",
        "document_number" : "100767",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706445",
        "sysurihash" : "239ppuMItqIRBDaj",
        "urihash" : "239ppuMItqIRBDaj",
        "sysuri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1474359376000,
        "topparentid" : 3706445,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593447226000,
        "sysconcepts" : "implementations ; Secure ; fault condition ; configuration parameter ; using pins ; register",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 3706445,
        "parentitem" : "5efa133acafe527e86f55b60",
        "concepts" : "implementations ; Secure ; fault condition ; configuration parameter ; using pins ; register",
        "documenttype" : "html",
        "isattachment" : "3706445",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714659000,
        "permanentid" : "cdf9f54d755e3bd4773dbec9b95f27a7b1b9384e481db5721e2ec50356cf",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa133acafe527e86f55b70",
        "transactionid" : 861201,
        "title" : "Processor reset ",
        "products" : [ "Armv8-M" ],
        "date" : 1648714657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100767:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714657243199368,
        "sysisattachment" : "3706445",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706445,
        "size" : 573,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714627169,
        "syssize" : 573,
        "sysdate" : 1648714657000,
        "haslayout" : "1",
        "topparent" : "3706445",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706445,
        "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714659000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100767/0100/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset?lang=en",
        "modified" : 1645003490000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714657243199368,
        "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
        "syscollection" : "default"
      },
      "Title" : "Processor reset",
      "Uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
      "ClickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/System-initialization-considerations/Processor-reset",
      "Excerpt" : "Processor reset An ARMv8-M processor with the ARMv8-M Security Extension comes out of reset in the Secure ... ARM implementations provide a mechanism for specifying the default value of this ...",
      "FirstSentences" : "Processor reset An ARMv8-M processor with the ARMv8-M Security Extension comes out of reset in the Secure state at the address the Secure Vector Table Offset Register (VTOR_S) specifies. ARM ..."
    }, {
      "title" : "System Design for ARMv8-M",
      "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
      "printableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
      "clickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
      "excerpt" : "System Design for ARMv8-M This system design illustrates a simple system with the key extra ... Memory system and memory partitioning. System security controller. ... Security wrappers.",
      "firstSentences" : "System Design for ARMv8-M This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "System Design with ARMv8-M Version 1.0",
        "uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100767/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
        "firstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "System Design with ARMv8-M Version 1.0 ",
          "document_number" : "100767",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706445",
          "sysurihash" : "woAgAmLiNxgFO974",
          "urihash" : "woAgAmLiNxgFO974",
          "sysuri" : "https://developer.arm.com/documentation/100767/0100/en",
          "systransactionid" : 861200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1474359376000,
          "topparentid" : 3706445,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593447226000,
          "sysconcepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
          "concepts" : "Non-Confidential ; express ; Confidentiality ; patents ; implementations ; arm ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714654000,
          "permanentid" : "61f51b10912fb312164061bda0a8658d01ac032b2b4c7bd591bc15fcea0a",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa133acafe527e86f55b60",
          "transactionid" : 861200,
          "title" : "System Design with ARMv8-M Version 1.0 ",
          "products" : [ "Armv8-M" ],
          "date" : 1648714654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100767:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714654020638337,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 4053,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714627169,
          "syssize" : 4053,
          "sysdate" : 1648714654000,
          "haslayout" : "1",
          "topparent" : "3706445",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706445,
          "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100767/0100/?lang=en",
          "modified" : 1645003490000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714654020638337,
          "uri" : "https://developer.arm.com/documentation/100767/0100/en",
          "syscollection" : "default"
        },
        "Title" : "System Design with ARMv8-M Version 1.0",
        "Uri" : "https://developer.arm.com/documentation/100767/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100767/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Web Address http:\\/\\/www.arm.com System Design with ARMv8-M Version 1.0 Armv8-M",
        "FirstSentences" : "System Design with ARMv8-M Version 1.0 Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "System Design for ARMv8-M ",
        "document_number" : "100767",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706445",
        "sysurihash" : "cG6CMIgVkrEn3i0F",
        "urihash" : "cG6CMIgVkrEn3i0F",
        "sysuri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
        "systransactionid" : 861201,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1474359376000,
        "topparentid" : 3706445,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593447226000,
        "sysconcepts" : "system design ; ARMv8 ; security controller ; TrustZone technology ; extra components ; microcontroller",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "attachmentparentid" : 3706445,
        "parentitem" : "5efa133acafe527e86f55b60",
        "concepts" : "system design ; ARMv8 ; security controller ; TrustZone technology ; extra components ; microcontroller",
        "documenttype" : "html",
        "isattachment" : "3706445",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714658000,
        "permanentid" : "96dc2077d2aada3e4d1ba781dba4ea966393c4be2085fc468934bc6a9991",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa133acafe527e86f55b62",
        "transactionid" : 861201,
        "title" : "System Design for ARMv8-M ",
        "products" : [ "Armv8-M" ],
        "date" : 1648714656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100767:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714656874587291,
        "sysisattachment" : "3706445",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706445,
        "size" : 576,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714627169,
        "syssize" : 576,
        "sysdate" : 1648714656000,
        "haslayout" : "1",
        "topparent" : "3706445",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706445,
        "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100767/0100/System-Design-for-ARMv8-M?lang=en",
        "modified" : 1645003490000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714656874587291,
        "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
        "syscollection" : "default"
      },
      "Title" : "System Design for ARMv8-M",
      "Uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
      "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
      "ClickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M",
      "Excerpt" : "System Design for ARMv8-M This system design illustrates a simple system with the key extra ... Memory system and memory partitioning. System security controller. ... Security wrappers.",
      "FirstSentences" : "System Design for ARMv8-M This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Region numbers ",
      "document_number" : "100767",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "3706445",
      "sysurihash" : "7d8tgFyHLAQn0iPZ",
      "urihash" : "7d8tgFyHLAQn0iPZ",
      "sysuri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
      "systransactionid" : 861201,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1474359376000,
      "topparentid" : 3706445,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1593447226000,
      "sysconcepts" : "IDAU ; security ; span areas ; address query ; protection units ; internal memory ; SAU ; instruction ; interrogation",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "attachmentparentid" : 3706445,
      "parentitem" : "5efa133acafe527e86f55b60",
      "concepts" : "IDAU ; security ; span areas ; address query ; protection units ; internal memory ; SAU ; instruction ; interrogation",
      "documenttype" : "html",
      "isattachment" : "3706445",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714659000,
      "permanentid" : "84d81e4f224fe9a0159f28fd5c9fcb260ddb8d4910087887e35e21be77c4",
      "syslanguage" : [ "English" ],
      "itemid" : "5efa133acafe527e86f55b68",
      "transactionid" : 861201,
      "title" : "Region numbers ",
      "products" : [ "Armv8-M" ],
      "date" : 1648714658000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100767:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714658362411996,
      "sysisattachment" : "3706445",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3706445,
      "size" : 467,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714627169,
      "syssize" : 467,
      "sysdate" : 1648714658000,
      "haslayout" : "1",
      "topparent" : "3706445",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3706445,
      "content_description" : "This system design illustrates a simple system with the key extra components and logic that are required to support an ARMv8-M-based microcontroller with ARM TrustZone technology for ARMv8-M.",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714659000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers?lang=en",
      "modified" : 1645003490000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714658362411996,
      "uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
      "syscollection" : "default"
    },
    "Title" : "Region numbers",
    "Uri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
    "PrintableUri" : "https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
    "ClickUri" : "https://developer.arm.com/documentation/100767/0100/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100767/0100/en/System-Design-for-ARMv8-M/Implementation-Defined-Attribution-Unit--IDAU-/Region-numbers",
    "Excerpt" : "Region numbers ARMv8-M processors implement the TT instruction which is designed to enable interrogation of the internal ... A full IDAU must provide a region number for any address query.",
    "FirstSentences" : "Region numbers ARMv8-M processors implement the TT instruction which is designed to enable interrogation of the internal memory protection units of the processor, the SAU, and the IDAU. A full ..."
  }, {
    "title" : "ARM720T Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e124c88295d1e18d34cf0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "excerpt" : "ARM DDI 0229C Contents ... ARM720T Technical Reference Manual ... Chapter 2 ... ARM DDI 0229C ... Preface ... About this document ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
    "firstSentences" : "ARM720T Revision: r4p3 Technical Reference Manual Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved. ARM DDI 0229C ii ARM720T Technical Reference Manual Copyright © 2001, 2003, 2004 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM720T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
      "firstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM720T Technical Reference Manual ",
        "document_number" : "ddi0229",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3473824",
        "sysurihash" : "OF2UaSLwcljiw2eW",
        "urihash" : "OF2UaSLwcljiw2eW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172759972000,
        "topparentid" : 3473824,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369098000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714640000,
        "permanentid" : "842dc28b91d4574220278bf723c7caff2b7d16edccbe5c96b919b9bd5f1f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e124a88295d1e18d34ba8",
        "transactionid" : 861200,
        "title" : "ARM720T Technical Reference Manual ",
        "products" : [ "ARM720T" ],
        "date" : 1648714640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0229:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714640821562739,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2109,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714597178,
        "syssize" : 2109,
        "sysdate" : 1648714640000,
        "haslayout" : "1",
        "topparent" : "3473824",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3473824,
        "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0229/c/?lang=en",
        "modified" : 1638976630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714640821562739,
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM720T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
      "FirstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM720T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
      "firstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM720T Technical Reference Manual ",
        "document_number" : "ddi0229",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3473824",
        "sysurihash" : "OF2UaSLwcljiw2eW",
        "urihash" : "OF2UaSLwcljiw2eW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172759972000,
        "topparentid" : 3473824,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369098000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714640000,
        "permanentid" : "842dc28b91d4574220278bf723c7caff2b7d16edccbe5c96b919b9bd5f1f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e124a88295d1e18d34ba8",
        "transactionid" : 861200,
        "title" : "ARM720T Technical Reference Manual ",
        "products" : [ "ARM720T" ],
        "date" : 1648714640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0229:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714640821562739,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2109,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714597178,
        "syssize" : 2109,
        "sysdate" : 1648714640000,
        "haslayout" : "1",
        "topparent" : "3473824",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3473824,
        "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0229/c/?lang=en",
        "modified" : 1638976630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714640821562739,
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM720T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
      "FirstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "The coprocessor",
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "excerpt" : "The coprocessor The coprocessor decodes the instruction currently in the Decode stage of its pipeline ... A coprocessor instruction has a coprocessor number that matches the coprocessor ID of ...",
      "firstSentences" : "The coprocessor The coprocessor decodes the instruction currently in the Decode stage of its pipeline and checks whether that instruction is a coprocessor instruction. A coprocessor instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
        "firstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM720T Technical Reference Manual ",
          "document_number" : "ddi0229",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3473824",
          "sysurihash" : "OF2UaSLwcljiw2eW",
          "urihash" : "OF2UaSLwcljiw2eW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en",
          "systransactionid" : 861200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172759972000,
          "topparentid" : 3473824,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369098000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714640000,
          "permanentid" : "842dc28b91d4574220278bf723c7caff2b7d16edccbe5c96b919b9bd5f1f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e124a88295d1e18d34ba8",
          "transactionid" : 861200,
          "title" : "ARM720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1648714640000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0229:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714640821562739,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2109,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714597178,
          "syssize" : 2109,
          "sysdate" : 1648714640000,
          "haslayout" : "1",
          "topparent" : "3473824",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3473824,
          "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0229/c/?lang=en",
          "modified" : 1638976630000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714640821562739,
          "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
        "FirstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The coprocessor ",
        "document_number" : "ddi0229",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3473824",
        "sysurihash" : "h89SnBleSGOkðCic",
        "urihash" : "h89SnBleSGOkðCic",
        "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172759972000,
        "topparentid" : 3473824,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369098000,
        "sysconcepts" : "coprocessor instruction ; using EXTCPA ; ARM720T core ; checks ; pipeline",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3473824,
        "parentitem" : "5e8e124a88295d1e18d34ba8",
        "concepts" : "coprocessor instruction ; using EXTCPA ; ARM720T core ; checks ; pipeline",
        "documenttype" : "html",
        "isattachment" : "3473824",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714640000,
        "permanentid" : "b6dd4f46c99e53efd8c98589264bc9fa39c3743d977c22b6b3edba4ab7f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e124b88295d1e18d34c45",
        "transactionid" : 861200,
        "title" : "The coprocessor ",
        "products" : [ "ARM720T" ],
        "date" : 1648714640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0229:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714640772979407,
        "sysisattachment" : "3473824",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3473824,
        "size" : 500,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714597162,
        "syssize" : 500,
        "sysdate" : 1648714640000,
        "haslayout" : "1",
        "topparent" : "3473824",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3473824,
        "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
        "modified" : 1638976630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714640772979407,
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
        "syscollection" : "default"
      },
      "Title" : "The coprocessor",
      "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-handshaking/the-coprocessor",
      "Excerpt" : "The coprocessor The coprocessor decodes the instruction currently in the Decode stage of its pipeline ... A coprocessor instruction has a coprocessor number that matches the coprocessor ID of ...",
      "FirstSentences" : "The coprocessor The coprocessor decodes the instruction currently in the Decode stage of its pipeline and checks whether that instruction is a coprocessor instruction. A coprocessor instruction ..."
    }, {
      "title" : "Coprocessor interface signals",
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "excerpt" : "Coprocessor interface signals The signals used to interface the ARM720T core to a coprocessor are ... The clock and clock control signals include the main processor clock and bus reset: HCLK ...",
      "firstSentences" : "Coprocessor interface signals The signals used to interface the ARM720T core to a coprocessor are grouped into four categories. The clock and clock control signals include the main processor clock ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
        "firstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM720T Technical Reference Manual ",
          "document_number" : "ddi0229",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3473824",
          "sysurihash" : "OF2UaSLwcljiw2eW",
          "urihash" : "OF2UaSLwcljiw2eW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en",
          "systransactionid" : 861200,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172759972000,
          "topparentid" : 3473824,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369098000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714640000,
          "permanentid" : "842dc28b91d4574220278bf723c7caff2b7d16edccbe5c96b919b9bd5f1f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e124a88295d1e18d34ba8",
          "transactionid" : 861200,
          "title" : "ARM720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1648714640000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0229:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714640821562739,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2109,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714597178,
          "syssize" : 2109,
          "sysdate" : 1648714640000,
          "haslayout" : "1",
          "topparent" : "3473824",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3473824,
          "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714640000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0229/c/?lang=en",
          "modified" : 1638976630000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714640821562739,
          "uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... Minor corrections to text. ARM720T Technical Reference Manual ARM720T",
        "FirstSentences" : "ARM720T Technical Reference Manual Copyright 2001, 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Coprocessor interface signals ",
        "document_number" : "ddi0229",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3473824",
        "sysurihash" : "NjKðKZlLnz2AHj1n",
        "urihash" : "NjKðKZlLnz2AHj1n",
        "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
        "systransactionid" : 861200,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172759972000,
        "topparentid" : 3473824,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369098000,
        "sysconcepts" : "signals ; Coprocessor interface ; clock ; handshaking ; instructions ; CPnOPC CPTBIT ; EXTCPCLKEN HRESETn ; bus reset ; ARM720T core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3473824,
        "parentitem" : "5e8e124a88295d1e18d34ba8",
        "concepts" : "signals ; Coprocessor interface ; clock ; handshaking ; instructions ; CPnOPC CPTBIT ; EXTCPCLKEN HRESETn ; bus reset ; ARM720T core",
        "documenttype" : "html",
        "isattachment" : "3473824",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714640000,
        "permanentid" : "9f955309b5e2fcd205f84e84a116567f6887f8096c1f4ac3349fba777cce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e124b88295d1e18d34c42",
        "transactionid" : 861200,
        "title" : "Coprocessor interface signals ",
        "products" : [ "ARM720T" ],
        "date" : 1648714640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0229:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714640458047482,
        "sysisattachment" : "3473824",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3473824,
        "size" : 667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714597162,
        "syssize" : 667,
        "sysdate" : 1648714640000,
        "haslayout" : "1",
        "topparent" : "3473824",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3473824,
        "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714640000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
        "modified" : 1638976630000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714640458047482,
        "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor interface signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0229/c/coprocessor-interface/coprocessor-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/coprocessor-interface/coprocessor-interface-signals",
      "Excerpt" : "Coprocessor interface signals The signals used to interface the ARM720T core to a coprocessor are ... The clock and clock control signals include the main processor clock and bus reset: HCLK ...",
      "FirstSentences" : "Coprocessor interface signals The signals used to interface the ARM720T core to a coprocessor are grouped into four categories. The clock and clock control signals include the main processor clock ..."
    } ],
    "totalNumberOfChildResults" : 191,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM720T Technical Reference Manual ",
      "document_number" : "ddi0229",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3473824",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "UfMKYRqnaxðvhWWX",
      "urihash" : "UfMKYRqnaxðvhWWX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
      "systransactionid" : 861200,
      "copyright" : "Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172759972000,
      "topparentid" : 3473824,
      "numberofpages" : 270,
      "sysconcepts" : "ARM720T processor ; instructions ; registers ; exceptions ; programming ; watchpoints ; breakpoints ; coprocessors ; signals ; scan chains ; debugging ; EmbeddedICE-RT ; bus ; ARM Limited ; descriptors ; rising edge",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
      "attachmentparentid" : 3473824,
      "parentitem" : "5e8e124a88295d1e18d34ba8",
      "concepts" : "ARM720T processor ; instructions ; registers ; exceptions ; programming ; watchpoints ; breakpoints ; coprocessors ; signals ; scan chains ; debugging ; EmbeddedICE-RT ; bus ; ARM Limited ; descriptors ; rising edge",
      "documenttype" : "pdf",
      "isattachment" : "3473824",
      "sysindexeddate" : 1648714648000,
      "permanentid" : "d043f62813749311a4fd88d88f7d97d8bfd955f720532b181fee71a55cbe",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e124c88295d1e18d34cf0",
      "transactionid" : 861200,
      "title" : "ARM720T Technical Reference Manual ",
      "date" : 1648714648000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0229:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714648267030842,
      "sysisattachment" : "3473824",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3473824,
      "size" : 1589792,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e124c88295d1e18d34cf0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714600532,
      "syssize" : 1589792,
      "sysdate" : 1648714648000,
      "topparent" : "3473824",
      "author" : "ARM Limited",
      "label_version" : "r4p3",
      "systopparentid" : 3473824,
      "content_description" : "This document is a technical reference manual for the ARM720T r4p3 processor.",
      "wordcount" : 2747,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714648000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e124c88295d1e18d34cf0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714648267030842,
      "uri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM720T Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e124c88295d1e18d34cf0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0229/c/en/pdf/DDI0229.pdf",
    "Excerpt" : "ARM DDI 0229C Contents ... ARM720T Technical Reference Manual ... Chapter 2 ... ARM DDI 0229C ... Preface ... About this document ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
    "FirstSentences" : "ARM720T Revision: r4p3 Technical Reference Manual Copyright © 2001, 2003, 2004 ARM Limited. All rights reserved. ARM DDI 0229C ii ARM720T Technical Reference Manual Copyright © 2001, 2003, 2004 ..."
  }, {
    "title" : "Configuration Files",
    "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-files?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "excerpt" : "Chapter 5. Configuration Files This chapter describes the configuration files of the Versatile Express ... It contains the following sections: Overview of configuration files config.txt ...",
    "firstSentences" : "Chapter 5. Configuration Files This chapter describes the configuration files of the Versatile Express development system. It contains the following sections: Overview of configuration files ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Versatile Express Configuration Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
      "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
      "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Versatile Express Configuration Technical Reference Manual ",
        "document_number" : "ddi0496",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3519032",
        "sysurihash" : "HU5Vðfr76gslDVAi",
        "urihash" : "HU5Vðfr76gslDVAi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1372433263000,
        "topparentid" : 3519032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586525366000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714590000,
        "permanentid" : "4c4bd822c3cb66b03617616bb5bb58501e7eaa002c5ecad62679c3448713",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9074b68259fe2368e2ac9c",
        "transactionid" : 861199,
        "title" : "Versatile Express Configuration Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648714590000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0496:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714590034549216,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3016,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714585221,
        "syssize" : 3016,
        "sysdate" : 1648714590000,
        "haslayout" : "1",
        "topparent" : "3519032",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3519032,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714590000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0496/b/?lang=en",
        "modified" : 1639137369000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714590034549216,
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "syscollection" : "default"
      },
      "Title" : "Versatile Express Configuration Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
      "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
      "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Versatile Express Configuration Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e9074b78259fe2368e2acd5",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "excerpt" : "This section contains conformance notices. ... The system should be powered down when not in use. ... Ensure attached cables do not lie across the card. Reorient the receiving antenna.",
      "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0496B (ID062813) ARM DDI 0496B ID062813 Versatile Express Configuration Technical ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Versatile Express Configuration Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
        "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Versatile Express Configuration Technical Reference Manual ",
          "document_number" : "ddi0496",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3519032",
          "sysurihash" : "HU5Vðfr76gslDVAi",
          "urihash" : "HU5Vðfr76gslDVAi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en",
          "systransactionid" : 861199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1372433263000,
          "topparentid" : 3519032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586525366000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714590000,
          "permanentid" : "4c4bd822c3cb66b03617616bb5bb58501e7eaa002c5ecad62679c3448713",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9074b68259fe2368e2ac9c",
          "transactionid" : 861199,
          "title" : "Versatile Express Configuration Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648714590000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0496:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714590034549216,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3016,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714585221,
          "syssize" : 3016,
          "sysdate" : 1648714590000,
          "haslayout" : "1",
          "topparent" : "3519032",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3519032,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
          "wordcount" : 233,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714590000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0496/b/?lang=en",
          "modified" : 1639137369000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714590034549216,
          "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
          "syscollection" : "default"
        },
        "Title" : "Versatile Express Configuration Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
        "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Versatile Express Configuration Technical Reference Manual ",
        "document_number" : "ddi0496",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3519032",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "xF67ñgvjmkSñyWrJ",
        "urihash" : "xF67ñgvjmkSñyWrJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
        "keywords" : "Versatile Express, CoreTile Express",
        "systransactionid" : 861199,
        "copyright" : "Copyright ©€2012-2013 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1372433263000,
        "topparentid" : 3519032,
        "numberofpages" : 60,
        "sysconcepts" : "custom motherboard ; daughterboards ; applications ; command-line interface ; development system ; documentation ; ARM ; configuration files ; shows ; frequencies ; Versatile Express ; configuration process ; harmful interference ; architecture ; publications ; active-LOW",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3519032,
        "parentitem" : "5e9074b68259fe2368e2ac9c",
        "concepts" : "custom motherboard ; daughterboards ; applications ; command-line interface ; development system ; documentation ; ARM ; configuration files ; shows ; frequencies ; Versatile Express ; configuration process ; harmful interference ; architecture ; publications ; active-LOW",
        "documenttype" : "pdf",
        "isattachment" : "3519032",
        "sysindexeddate" : 1648714591000,
        "permanentid" : "28a5c8c11238342270fa0a49f589c733f1e3a072bed738df52e59a2639ca",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9074b78259fe2368e2acd5",
        "transactionid" : 861199,
        "title" : "Versatile Express Configuration Technical Reference Manual ",
        "subject" : "This document is written for experiencedhardware\nand software developers to aid the development of ARM-basedproducts\nusing the CoreTile Express A5x2 daughterboard with theMotherboard\nExpress µATX as part of a development system ",
        "date" : 1648714591000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0496:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714591039974008,
        "sysisattachment" : "3519032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3519032,
        "size" : 542982,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e9074b78259fe2368e2acd5",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714586891,
        "syssubject" : "This document is written for experiencedhardware\nand software developers to aid the development of ARM-basedproducts\nusing the CoreTile Express A5x2 daughterboard with theMotherboard\nExpress µATX as part of a development system ",
        "syssize" : 542982,
        "sysdate" : 1648714591000,
        "topparent" : "3519032",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3519032,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
        "wordcount" : 1415,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714591000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e9074b78259fe2368e2acd5",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714591039974008,
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
        "syscollection" : "default"
      },
      "Title" : "Versatile Express Configuration Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e9074b78259fe2368e2acd5",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/pdf/DDI0496B_v2_configuration.pdf",
      "Excerpt" : "This section contains conformance notices. ... The system should be powered down when not in use. ... Ensure attached cables do not lie across the card. Reorient the receiving antenna.",
      "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0496B (ID062813) ARM DDI 0496B ID062813 Versatile Express Configuration Technical ..."
    }, {
      "title" : "Versatile Express Configuration Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
      "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
      "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Versatile Express Configuration Technical Reference Manual ",
        "document_number" : "ddi0496",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3519032",
        "sysurihash" : "HU5Vðfr76gslDVAi",
        "urihash" : "HU5Vðfr76gslDVAi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1372433263000,
        "topparentid" : 3519032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586525366000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714590000,
        "permanentid" : "4c4bd822c3cb66b03617616bb5bb58501e7eaa002c5ecad62679c3448713",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9074b68259fe2368e2ac9c",
        "transactionid" : 861199,
        "title" : "Versatile Express Configuration Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648714590000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0496:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714590034549216,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3016,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714585221,
        "syssize" : 3016,
        "sysdate" : 1648714590000,
        "haslayout" : "1",
        "topparent" : "3519032",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3519032,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714590000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0496/b/?lang=en",
        "modified" : 1639137369000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714590034549216,
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "syscollection" : "default"
      },
      "Title" : "Versatile Express Configuration Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
      "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
      "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Configuration Environment",
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-environment?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "excerpt" : "Chapter 2. Configuration Environment This chapter describes the hardware configuration system of the ... It contains the following sections: Configuration environment using the Motherboard ...",
      "firstSentences" : "Chapter 2. Configuration Environment This chapter describes the hardware configuration system of the Versatile Express system using either the Motherboard Express, V2M-P1, or a custom motherboard ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Versatile Express Configuration Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
        "firstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Versatile Express Configuration Technical Reference Manual ",
          "document_number" : "ddi0496",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3519032",
          "sysurihash" : "HU5Vðfr76gslDVAi",
          "urihash" : "HU5Vðfr76gslDVAi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en",
          "systransactionid" : 861199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1372433263000,
          "topparentid" : 3519032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586525366000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714590000,
          "permanentid" : "4c4bd822c3cb66b03617616bb5bb58501e7eaa002c5ecad62679c3448713",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9074b68259fe2368e2ac9c",
          "transactionid" : 861199,
          "title" : "Versatile Express Configuration Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648714590000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0496:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714590034549216,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3016,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714585221,
          "syssize" : 3016,
          "sysdate" : 1648714590000,
          "haslayout" : "1",
          "topparent" : "3519032",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3519032,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
          "wordcount" : 233,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714590000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0496/b/?lang=en",
          "modified" : 1639137369000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714590034549216,
          "uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
          "syscollection" : "default"
        },
        "Title" : "Versatile Express Configuration Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 26 June 2012 First release Revision B 28 June 2013 Second release ...",
        "FirstSentences" : "Versatile Express Configuration Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configuration Environment ",
        "document_number" : "ddi0496",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3519032",
        "sysurihash" : "mlLxODQzrkEiz142",
        "urihash" : "mlLxODQzrkEiz142",
        "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1372433263000,
        "topparentid" : 3519032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586525366000,
        "sysconcepts" : "Configuration environment ; custom motherboard ; V2M ; Programmer Module ; Design",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3519032,
        "parentitem" : "5e9074b68259fe2368e2ac9c",
        "concepts" : "Configuration environment ; custom motherboard ; V2M ; Programmer Module ; Design",
        "documenttype" : "html",
        "isattachment" : "3519032",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714590000,
        "permanentid" : "cdf4487802563f9b74e3dd0e254980b9e866d74e6e1bfe33641349f272b0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9074b78259fe2368e2acab",
        "transactionid" : 861199,
        "title" : "Configuration Environment ",
        "products" : [ "Logictile Express" ],
        "date" : 1648714589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0496:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714590001931022,
        "sysisattachment" : "3519032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3519032,
        "size" : 445,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-environment?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714585221,
        "syssize" : 445,
        "sysdate" : 1648714589000,
        "haslayout" : "1",
        "topparent" : "3519032",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3519032,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714590000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-environment?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0496/b/configuration-environment?lang=en",
        "modified" : 1639137369000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714590001931022,
        "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
        "syscollection" : "default"
      },
      "Title" : "Configuration Environment",
      "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-environment?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/configuration-environment",
      "Excerpt" : "Chapter 2. Configuration Environment This chapter describes the hardware configuration system of the ... It contains the following sections: Configuration environment using the Motherboard ...",
      "FirstSentences" : "Chapter 2. Configuration Environment This chapter describes the hardware configuration system of the Versatile Express system using either the Motherboard Express, V2M-P1, or a custom motherboard ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Configuration Files ",
      "document_number" : "ddi0496",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3519032",
      "sysurihash" : "AEvcjVeTZoHxMUlA",
      "urihash" : "AEvcjVeTZoHxMUlA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
      "systransactionid" : 861199,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1372433263000,
      "topparentid" : 3519032,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586525366000,
      "sysconcepts" : "configuration files ; Express boards ; motherboard ; development system",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 3519032,
      "parentitem" : "5e9074b68259fe2368e2ac9c",
      "concepts" : "configuration files ; Express boards ; motherboard ; development system",
      "documenttype" : "html",
      "isattachment" : "3519032",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714591000,
      "permanentid" : "e6513518392efdd37b819a2592670ecc551c9e1eaf53edef3890565cdf3c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9074b78259fe2368e2acba",
      "transactionid" : 861199,
      "title" : "Configuration Files ",
      "products" : [ "Logictile Express" ],
      "date" : 1648714591000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0496:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714591162153956,
      "sysisattachment" : "3519032",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3519032,
      "size" : 461,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-files?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714585221,
      "syssize" : 461,
      "sysdate" : 1648714591000,
      "haslayout" : "1",
      "topparent" : "3519032",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3519032,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Versatile Express development system.",
      "wordcount" : 29,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714591000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-files?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0496/b/configuration-files?lang=en",
      "modified" : 1639137369000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714591162153956,
      "uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
      "syscollection" : "default"
    },
    "Title" : "Configuration Files",
    "Uri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0496/b/configuration-files?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0496/b/en/configuration-files",
    "Excerpt" : "Chapter 5. Configuration Files This chapter describes the configuration files of the Versatile Express ... It contains the following sections: Overview of configuration files config.txt ...",
    "FirstSentences" : "Chapter 5. Configuration Files This chapter describes the configuration files of the Versatile Express development system. It contains the following sections: Overview of configuration files ..."
  }, {
    "title" : "Slave interfaces",
    "uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
    "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
    "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/interfaces/slave-interfaces?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
    "excerpt" : "With between two and four VNs. ... The QVN protocol ensures that a transaction cannot be issued across an interface ... Without pre-allocated tokens. ... Slave interfaces CoreLink NIC-400",
    "firstSentences" : "Slave interfaces In a QVN-enabled configuration, every slave interface must be assigned to at least one VN. Every master interface that is addressable from a particular slave interface must be ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
      "firstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0027",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4994106",
        "sysurihash" : "CBHnMV2heJksax41",
        "urihash" : "CBHnMV2heJksax41",
        "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1457034026000,
        "topparentid" : 4994106,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786233000,
        "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714560000,
        "permanentid" : "91967ae6b9438a72ade06d79d53d1483237c9158b84bcb5a4a49b9470244",
        "syslanguage" : [ "English" ],
        "itemid" : "5e946fb9c8052b1608762992",
        "transactionid" : 861199,
        "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1648714560000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0027:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714560358615754,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4436,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714557872,
        "syssize" : 4436,
        "sysdate" : 1648714560000,
        "haslayout" : "1",
        "topparent" : "4994106",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4994106,
        "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714560000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0027/f/?lang=en",
        "modified" : 1640096485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714560358615754,
        "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
      "FirstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ..."
    },
    "childResults" : [ {
      "title" : "Operation",
      "uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
      "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
      "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
      "excerpt" : "Operation The protocol uses tokens to control transaction flows. For more information, see the ARM CoreLink QVN Protocol Specification. ... Operation CoreLink NIC-400",
      "firstSentences" : "Operation The protocol uses tokens to control transaction flows. For more information, see the ARM CoreLink QVN Protocol Specification. Note The ARM CoreLink QVN Protocol Specification is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
        "firstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "document_number" : "dsu0027",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4994106",
          "sysurihash" : "CBHnMV2heJksax41",
          "urihash" : "CBHnMV2heJksax41",
          "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en",
          "systransactionid" : 861199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1457034026000,
          "topparentid" : 4994106,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586786233000,
          "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714560000,
          "permanentid" : "91967ae6b9438a72ade06d79d53d1483237c9158b84bcb5a4a49b9470244",
          "syslanguage" : [ "English" ],
          "itemid" : "5e946fb9c8052b1608762992",
          "transactionid" : 861199,
          "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1648714560000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dsu0027:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714560358615754,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4436,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714557872,
          "syssize" : 4436,
          "sysdate" : 1648714560000,
          "haslayout" : "1",
          "topparent" : "4994106",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4994106,
          "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714560000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dsu0027/f/?lang=en",
          "modified" : 1640096485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714560358615754,
          "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
        "FirstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Operation ",
        "document_number" : "dsu0027",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4994106",
        "sysurihash" : "9sohrðGlqE6c48zd",
        "urihash" : "9sohrðGlqE6c48zd",
        "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1457034026000,
        "topparentid" : 4994106,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786233000,
        "sysconcepts" : "ARM ; protocol ; confidential document ; transaction flows ; separate ; tokens",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 4994106,
        "parentitem" : "5e946fb9c8052b1608762992",
        "concepts" : "ARM ; protocol ; confidential document ; transaction flows ; separate ; tokens",
        "documenttype" : "html",
        "isattachment" : "4994106",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714561000,
        "permanentid" : "3502d841510777c924c50fb66701c5cd080bca4c3d799be94642def5f1b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e946fbac8052b16087629d1",
        "transactionid" : 861199,
        "title" : "Operation ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1648714561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0027:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714561476122104,
        "sysisattachment" : "4994106",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4994106,
        "size" : 302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714557872,
        "syssize" : 302,
        "sysdate" : 1648714561000,
        "haslayout" : "1",
        "topparent" : "4994106",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4994106,
        "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0027/f/functional-description/operation?lang=en",
        "modified" : 1640096485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714561476122104,
        "uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
        "syscollection" : "default"
      },
      "Title" : "Operation",
      "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en/functional-description/operation",
      "Excerpt" : "Operation The protocol uses tokens to control transaction flows. For more information, see the ARM CoreLink QVN Protocol Specification. ... Operation CoreLink NIC-400",
      "FirstSentences" : "Operation The protocol uses tokens to control transaction flows. For more information, see the ARM CoreLink QVN Protocol Specification. Note The ARM CoreLink QVN Protocol Specification is ..."
    }, {
      "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
      "firstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0027",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4994106",
        "sysurihash" : "CBHnMV2heJksax41",
        "urihash" : "CBHnMV2heJksax41",
        "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1457034026000,
        "topparentid" : 4994106,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786233000,
        "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714560000,
        "permanentid" : "91967ae6b9438a72ade06d79d53d1483237c9158b84bcb5a4a49b9470244",
        "syslanguage" : [ "English" ],
        "itemid" : "5e946fb9c8052b1608762992",
        "transactionid" : 861199,
        "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1648714560000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0027:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714560358615754,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4436,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714557872,
        "syssize" : 4436,
        "sysdate" : 1648714560000,
        "haslayout" : "1",
        "topparent" : "4994106",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4994106,
        "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714560000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0027/f/?lang=en",
        "modified" : 1640096485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714560358615754,
        "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
      "FirstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter provides a functional overview of the QVN-400 Network Interconnect ... It contains the following sections: Interfaces. Operation.",
      "firstSentences" : "Chapter 2. Functional Description This chapter provides a functional overview of the QVN-400 Network Interconnect Advanced Quality of Service for Virtual Networks. It contains the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
        "firstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "document_number" : "dsu0027",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4994106",
          "sysurihash" : "CBHnMV2heJksax41",
          "urihash" : "CBHnMV2heJksax41",
          "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en",
          "systransactionid" : 861199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1457034026000,
          "topparentid" : 4994106,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586786233000,
          "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714560000,
          "permanentid" : "91967ae6b9438a72ade06d79d53d1483237c9158b84bcb5a4a49b9470244",
          "syslanguage" : [ "English" ],
          "itemid" : "5e946fb9c8052b1608762992",
          "transactionid" : 861199,
          "title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1648714560000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dsu0027:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714560358615754,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4436,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714557872,
          "syssize" : 4436,
          "sysdate" : 1648714560000,
          "haslayout" : "1",
          "topparent" : "4994106",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4994106,
          "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714560000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dsu0027/f/?lang=en",
          "modified" : 1640096485000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714560358615754,
          "uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Revision History Revision A 08 August 2012 First release for r0p0 Revision B 07 May ... NIC-400",
        "FirstSentences" : "ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "dsu0027",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4994106",
        "sysurihash" : "QjDOkcY0ñ3DjoYwv",
        "urihash" : "QjDOkcY0ñ3DjoYwv",
        "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1457034026000,
        "topparentid" : 4994106,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786233000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 4994106,
        "parentitem" : "5e946fb9c8052b1608762992",
        "documenttype" : "html",
        "isattachment" : "4994106",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714560000,
        "permanentid" : "9126df2b8545ad5095d039d0a477fe29c3c49d9a9806a4a609d703cd9591",
        "syslanguage" : [ "English" ],
        "itemid" : "5e946fbac8052b16087629c9",
        "transactionid" : 861199,
        "title" : "Functional Description ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1648714560000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0027:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714560322514671,
        "sysisattachment" : "4994106",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4994106,
        "size" : 262,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714557872,
        "syssize" : 262,
        "sysdate" : 1648714560000,
        "haslayout" : "1",
        "topparent" : "4994106",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4994106,
        "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714560000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0027/f/functional-description?lang=en",
        "modified" : 1640096485000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714560322514671,
        "uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter provides a functional overview of the QVN-400 Network Interconnect ... It contains the following sections: Interfaces. Operation.",
      "FirstSentences" : "Chapter 2. Functional Description This chapter provides a functional overview of the QVN-400 Network Interconnect Advanced Quality of Service for Virtual Networks. It contains the following ..."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Slave interfaces ",
      "document_number" : "dsu0027",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4994106",
      "sysurihash" : "FW6n6GGT5L4KXi3c",
      "urihash" : "FW6n6GGT5L4KXi3c",
      "sysuri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
      "systransactionid" : 861199,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1457034026000,
      "topparentid" : 4994106,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586786233000,
      "sysconcepts" : "slave interface ; configuration ; transactions ; pre-allocated tokens ; protocol specification ; NIC ; destination ; ID ; confidential document ; virtual networks ; issuing capability ; multiplexing",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 4994106,
      "parentitem" : "5e946fb9c8052b1608762992",
      "concepts" : "slave interface ; configuration ; transactions ; pre-allocated tokens ; protocol specification ; NIC ; destination ; ID ; confidential document ; virtual networks ; issuing capability ; multiplexing",
      "documenttype" : "html",
      "isattachment" : "4994106",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714561000,
      "permanentid" : "a97642eabc7626e9fe1917c62fdb1329fa7a9525fbd134c71886d3eea4da",
      "syslanguage" : [ "English" ],
      "itemid" : "5e946fbac8052b16087629cd",
      "transactionid" : 861199,
      "title" : "Slave interfaces ",
      "products" : [ "CoreLink NIC-400" ],
      "date" : 1648714561000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dsu0027:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714561539769526,
      "sysisattachment" : "4994106",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4994106,
      "size" : 2479,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/interfaces/slave-interfaces?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714557872,
      "syssize" : 2479,
      "sysdate" : 1648714561000,
      "haslayout" : "1",
      "topparent" : "4994106",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4994106,
      "content_description" : "This document is the ARM CoreLink QVN-400 Network Interconnect Advanced Quality of Service using Virtual Networks Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
      "wordcount" : 150,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714561000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/interfaces/slave-interfaces?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dsu0027/f/functional-description/interfaces/slave-interfaces?lang=en",
      "modified" : 1640096485000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714561539769526,
      "uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
      "syscollection" : "default"
    },
    "Title" : "Slave interfaces",
    "Uri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
    "PrintableUri" : "https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
    "ClickUri" : "https://developer.arm.com/documentation/dsu0027/f/functional-description/interfaces/slave-interfaces?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0027/f/en/functional-description/interfaces/slave-interfaces",
    "Excerpt" : "With between two and four VNs. ... The QVN protocol ensures that a transaction cannot be issued across an interface ... Without pre-allocated tokens. ... Slave interfaces CoreLink NIC-400",
    "FirstSentences" : "Slave interfaces In a QVN-enabled configuration, every slave interface must be assigned to at least one VN. Every master interface that is addressable from a particular slave interface must be ..."
  }, {
    "title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f5a411f235b3560a01eb5ce",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
    "excerpt" : "13 May 2013 ... Non-Confidential ... Change history ... First release for r0p0 ... First release for r0p1 ... First release for r0p2 ... Second release for r0p3 ... First release for r1p0 Beta",
    "firstSentences" : "Arm CoreLink NIC-400 Network Interconnect Revision: r1p2 Technical Reference Manual Copyright © 2012-2017 Arm Limited (or its affiliates). All rights reserved. Arm DDI 0475J (ID112817) Arm DDI 0475J",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0475/j/en",
      "excerpt" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink NIC-400 Network Interconnect Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "ddi0475",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4174636",
        "sysurihash" : "IBt8Mu9bP9reKvtw",
        "urihash" : "IBt8Mu9bP9reKvtw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0475/j/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1599750159000,
        "topparentid" : 4174636,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599750431000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714559000,
        "permanentid" : "dc5ed368471e3113e1cae2545af84ba6b27923fab58b1f2407e48b32f873",
        "syslanguage" : [ "English" ],
        "itemid" : "5f5a411f235b3560a01eb5cc",
        "transactionid" : 861199,
        "title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1648714559000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0475:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714559108239345,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714498206,
        "syssize" : 228,
        "sysdate" : 1648714559000,
        "haslayout" : "1",
        "topparent" : "4174636",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4174636,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink NIC-400 Network Interconnect.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714559000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0475/j/?lang=en",
        "modified" : 1639134041000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714559108239345,
        "uri" : "https://developer.arm.com/documentation/ddi0475/j/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0475/j/en",
      "Excerpt" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink NIC-400 Network Interconnect Technical ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0475/j/en",
      "excerpt" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink NIC-400 Network Interconnect Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "ddi0475",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4174636",
        "sysurihash" : "IBt8Mu9bP9reKvtw",
        "urihash" : "IBt8Mu9bP9reKvtw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0475/j/en",
        "systransactionid" : 861199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1599750159000,
        "topparentid" : 4174636,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599750431000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714559000,
        "permanentid" : "dc5ed368471e3113e1cae2545af84ba6b27923fab58b1f2407e48b32f873",
        "syslanguage" : [ "English" ],
        "itemid" : "5f5a411f235b3560a01eb5cc",
        "transactionid" : 861199,
        "title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1648714559000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0475:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714559108239345,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714498206,
        "syssize" : 228,
        "sysdate" : 1648714559000,
        "haslayout" : "1",
        "topparent" : "4174636",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4174636,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink NIC-400 Network Interconnect.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714559000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0475/j/?lang=en",
        "modified" : 1639134041000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714559108239345,
        "uri" : "https://developer.arm.com/documentation/ddi0475/j/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0475/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0475/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0475/j/en",
      "Excerpt" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink NIC-400 Network Interconnect Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "document_number" : "ddi0475",
      "document_version" : "j",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4174636",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ciDdEquMDaNOx9lP",
      "urihash" : "ciDdEquMDaNOx9lP",
      "sysuri" : "https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
      "keywords" : " AXI Interconnect, AMBA, CoreLink 400, Interconnect,",
      "systransactionid" : 861199,
      "copyright" : "Copyright ©€2012-2017 Arm Limited (or its affiliates). All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1599750159000,
      "topparentid" : 4174636,
      "numberofpages" : 79,
      "sysconcepts" : "slave interfaces ; configurations ; functionality ; transactions ; CoreLink NIC ; master interfaces ; programmers model ; documentation ; NIC ; signals ; AXI buffered ; AHB-Lite ; acceptance capability ; beats ; issuing capability ; synchronization",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 4174636,
      "parentitem" : "5f5a411f235b3560a01eb5cc",
      "concepts" : "slave interfaces ; configurations ; functionality ; transactions ; CoreLink NIC ; master interfaces ; programmers model ; documentation ; NIC ; signals ; AXI buffered ; AHB-Lite ; acceptance capability ; beats ; issuing capability ; synchronization",
      "documenttype" : "pdf",
      "isattachment" : "4174636",
      "sysindexeddate" : 1648714559000,
      "permanentid" : "5b535d23acae8b6751fabfe2d21ad6e4285188a621d9fb736e78c9ed2c1f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f5a411f235b3560a01eb5ce",
      "transactionid" : 861199,
      "title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "subject" : "ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.  Available as PDF. Supports AHB-Lite, AXI3, AXI4, QoS, Thin Links, virtual networks, Network on Chip..",
      "date" : 1648714559000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0475:j:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714559376423147,
      "sysisattachment" : "4174636",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4174636,
      "size" : 585351,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f5a411f235b3560a01eb5ce",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714499134,
      "syssubject" : "ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.  Available as PDF. Supports AHB-Lite, AXI3, AXI4, QoS, Thin Links, virtual networks, Network on Chip..",
      "syssize" : 585351,
      "sysdate" : 1648714559000,
      "topparent" : "4174636",
      "author" : "ARM Limited",
      "label_version" : "r1p2",
      "systopparentid" : 4174636,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink NIC-400 Network Interconnect.",
      "wordcount" : 1783,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714559000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f5a411f235b3560a01eb5ce",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714559376423147,
      "uri" : "https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f5a411f235b3560a01eb5ce",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0475/j/en/pdf/DDI0475J_corelink_nic400_network_interconnect_r1p2_trm.pdf",
    "Excerpt" : "13 May 2013 ... Non-Confidential ... Change history ... First release for r0p0 ... First release for r0p1 ... First release for r0p2 ... Second release for r0p3 ... First release for r1p0 Beta",
    "FirstSentences" : "Arm CoreLink NIC-400 Network Interconnect Revision: r1p2 Technical Reference Manual Copyright © 2012-2017 Arm Limited (or its affiliates). All rights reserved. Arm DDI 0475J (ID112817) Arm DDI 0475J"
  }, {
    "title" : "Register descriptions",
    "uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions ... Register summary.",
    "firstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions implemented. Disabling the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101113/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101113/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101113",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465103",
        "sysurihash" : "CozIFAxnwñFjl2iG",
        "urihash" : "CozIFAxnwñFjl2iG",
        "sysuri" : "https://developer.arm.com/documentation/101113/0101/en",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572455782000,
        "topparentid" : 3465103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814567000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080248000,
        "permanentid" : "3bdff178e58ff97923e2f920a0948ce5618230ec3b280df5913f8bc4a90e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c27c10d1d3c5b705363",
        "transactionid" : 863669,
        "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649080248000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101113:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080248708553804,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4424,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080145296,
        "syssize" : 4424,
        "sysdate" : 1649080248000,
        "haslayout" : "1",
        "topparent" : "3465103",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465103,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080248000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101113/0101/?lang=en",
        "modified" : 1636547089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080248708553804,
        "uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101113/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
      "printableUri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
      "clickUri" : "https://developer.arm.com/documentation/101113/0101/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-A77",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-A77",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101113",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465103",
          "sysurihash" : "CozIFAxnwñFjl2iG",
          "urihash" : "CozIFAxnwñFjl2iG",
          "sysuri" : "https://developer.arm.com/documentation/101113/0101/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572455782000,
          "topparentid" : 3465103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814567000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080248000,
          "permanentid" : "3bdff178e58ff97923e2f920a0948ce5618230ec3b280df5913f8bc4a90e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c27c10d1d3c5b705363",
          "transactionid" : 863669,
          "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649080248000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101113:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080248708553804,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4424,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080145296,
          "syssize" : 4424,
          "sysdate" : 1649080248000,
          "haslayout" : "1",
          "topparent" : "3465103",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465103,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080248000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101113/0101/?lang=en",
          "modified" : 1636547089000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080248708553804,
          "uri" : "https://developer.arm.com/documentation/101113/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101113",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465103",
        "sysurihash" : "KI76jtDcBQYT8BVK",
        "urihash" : "KI76jtDcBQYT8BVK",
        "sysuri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
        "systransactionid" : 863670,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1572455782000,
        "topparentid" : 3465103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814567000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465103,
        "parentitem" : "5e859c27c10d1d3c5b705363",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "3465103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080271000,
        "permanentid" : "3f8f2eb51efb538cd7d1c95e4fa8185b9b9d2405cc855cd81a746bbbbf49",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c28c10d1d3c5b705371",
        "transactionid" : 863670,
        "title" : "Revisions ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649080270000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101113:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080270453629410,
        "sysisattachment" : "3465103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465103,
        "size" : 160,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101113/0101/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080145296,
        "syssize" : 160,
        "sysdate" : 1649080270000,
        "haslayout" : "1",
        "topparent" : "3465103",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465103,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080271000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101113/0101/revisions?lang=en",
        "modified" : 1636547089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080270453629410,
        "uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101113/0101/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-A77",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-A77"
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "printableUri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "clickUri" : "https://developer.arm.com/documentation/101113/0101/revisions/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "excerpt" : "Revisions This section describes the technical changes between released issues of this book. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between ...",
      "firstSentences" : "Revisions This section describes the technical changes between released issues of this book. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between issue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101113",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465103",
          "sysurihash" : "CozIFAxnwñFjl2iG",
          "urihash" : "CozIFAxnwñFjl2iG",
          "sysuri" : "https://developer.arm.com/documentation/101113/0101/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572455782000,
          "topparentid" : 3465103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814567000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080248000,
          "permanentid" : "3bdff178e58ff97923e2f920a0948ce5618230ec3b280df5913f8bc4a90e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c27c10d1d3c5b705363",
          "transactionid" : 863669,
          "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649080248000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101113:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080248708553804,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4424,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080145296,
          "syssize" : 4424,
          "sysdate" : 1649080248000,
          "haslayout" : "1",
          "topparent" : "3465103",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465103,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080248000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101113/0101/?lang=en",
          "modified" : 1636547089000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080248708553804,
          "uri" : "https://developer.arm.com/documentation/101113/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101113",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465103",
        "sysurihash" : "yo71tI3svUhvPHEx",
        "urihash" : "yo71tI3svUhvPHEx",
        "sysuri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
        "systransactionid" : 863670,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572455782000,
        "topparentid" : 3465103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814567000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465103,
        "parentitem" : "5e859c27c10d1d3c5b705363",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "3465103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080271000,
        "permanentid" : "7617c9d17132ce235589b1d61022688d5e547b1b3c5d1005df701b470f35",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c28c10d1d3c5b705372",
        "transactionid" : 863670,
        "title" : "Revisions ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649080270000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101113:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080270396034605,
        "sysisattachment" : "3465103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465103,
        "size" : 865,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101113/0101/revisions/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080145296,
        "syssize" : 865,
        "sysdate" : 1649080270000,
        "haslayout" : "1",
        "topparent" : "3465103",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465103,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080271000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/revisions/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101113/0101/revisions/revisions?lang=en",
        "modified" : 1636547089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080270396034605,
        "uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101113/0101/revisions/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/revisions/revisions",
      "Excerpt" : "Revisions This section describes the technical changes between released issues of this book. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between ...",
      "FirstSentences" : "Revisions This section describes the technical changes between released issues of this book. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between issue ..."
    }, {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "printableUri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "clickUri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to all the Cortex-A77 cores present in a cluster. This signal is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101113",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465103",
          "sysurihash" : "CozIFAxnwñFjl2iG",
          "urihash" : "CozIFAxnwñFjl2iG",
          "sysuri" : "https://developer.arm.com/documentation/101113/0101/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572455782000,
          "topparentid" : 3465103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814567000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080248000,
          "permanentid" : "3bdff178e58ff97923e2f920a0948ce5618230ec3b280df5913f8bc4a90e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c27c10d1d3c5b705363",
          "transactionid" : 863669,
          "title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649080248000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101113:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080248708553804,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4424,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080145296,
          "syssize" : 4424,
          "sysdate" : 1649080248000,
          "haslayout" : "1",
          "topparent" : "3465103",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465103,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080248000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101113/0101/?lang=en",
          "modified" : 1636547089000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080248708553804,
          "uri" : "https://developer.arm.com/documentation/101113/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101113/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101113/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm Cortex-A77 Core Cryptographic Extension Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "101113",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465103",
        "sysurihash" : "Ccm7M6exzSOtWsuz",
        "urihash" : "Ccm7M6exzSOtWsuz",
        "sysuri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572455782000,
        "topparentid" : 3465103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814567000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; cluster ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465103,
        "parentitem" : "5e859c27c10d1d3c5b705363",
        "concepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; cluster ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3465103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080260000,
        "permanentid" : "7ef792dea51bb47d0f2749f4b66937d3cdd5a3e6d1060c182061658ea6ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c27c10d1d3c5b70536d",
        "transactionid" : 863669,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649080260000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101113:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080260914442894,
        "sysisattachment" : "3465103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465103,
        "size" : 530,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080145296,
        "syssize" : 530,
        "sysdate" : 1649080260000,
        "haslayout" : "1",
        "topparent" : "3465103",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465103,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080260000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "modified" : 1636547089000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080260914442894,
        "uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "ClickUri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions/disabling-the-cryptographic-extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/register-descriptions/disabling-the-cryptographic-extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to all the Cortex-A77 cores present in a cluster. This signal is ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Register descriptions ",
      "document_number" : "101113",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3465103",
      "sysurihash" : "kA353bbNG1DFOZ8T",
      "urihash" : "kA353bbNG1DFOZ8T",
      "sysuri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
      "systransactionid" : 863670,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1572455782000,
      "topparentid" : 3465103,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585814567000,
      "sysconcepts" : "Register summary ; instructions implemented",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
      "attachmentparentid" : 3465103,
      "parentitem" : "5e859c27c10d1d3c5b705363",
      "concepts" : "Register summary ; instructions implemented",
      "documenttype" : "html",
      "isattachment" : "3465103",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080271000,
      "permanentid" : "f02b424cc8afa598a6a121539a5fa5a7443507fedb318177867f0fb6994e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e859c27c10d1d3c5b70536b",
      "transactionid" : 863670,
      "title" : "Register descriptions ",
      "products" : [ "Cortex-A77" ],
      "date" : 1649080271000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101113:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080271168976065,
      "sysisattachment" : "3465103",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465103,
      "size" : 399,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080145296,
      "syssize" : 399,
      "sysdate" : 1649080271000,
      "haslayout" : "1",
      "topparent" : "3465103",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3465103,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A77 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 31,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080271000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101113/0101/register-descriptions?lang=en",
      "modified" : 1636547089000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080271168976065,
      "uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
      "syscollection" : "default"
    },
    "Title" : "Register descriptions",
    "Uri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/101113/0101/register-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101113/0101/en/register-descriptions",
    "Excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions ... Register summary.",
    "FirstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions implemented. Disabling the ..."
  }, {
    "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
    "excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
    "firstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "excerpt" : "Register descriptions This section describes the IPCM registers. Table 3.1 provides cross references to individual registers. Note In the register names, x denotes a value of 0-31.",
      "firstSentences" : "Register descriptions This section describes the IPCM registers. Table 3.1 provides cross references to individual registers. Note In the register names, x denotes a value of 0-31. Mailbox ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "document_number" : "ddi0306",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496733",
          "sysurihash" : "gEaZSOZYZmPZlD3P",
          "urihash" : "gEaZSOZYZmPZlD3P",
          "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259441000,
          "topparentid" : 3496733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375504000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080249000,
          "permanentid" : "b1f46abc486b34a42a624578995e2d576c2cb9bf982651b721d1635101a4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b5088295d1e18d384ca",
          "transactionid" : 863669,
          "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080249000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0306:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080249415310708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080109652,
          "syssize" : 1870,
          "sysdate" : 1649080249000,
          "haslayout" : "1",
          "topparent" : "3496733",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496733,
          "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080249000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0306/b/?lang=en",
          "modified" : 1639041679000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080249415310708,
          "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "Excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "ddi0306",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496733",
        "sysurihash" : "Drq0iKYPgascviVI",
        "urihash" : "Drq0iKYPgascviVI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259441000,
        "topparentid" : 3496733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375504000,
        "sysconcepts" : "registers ; cross references",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3496733,
        "parentitem" : "5e8e2b5088295d1e18d384ca",
        "concepts" : "registers ; cross references",
        "documenttype" : "html",
        "isattachment" : "3496733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080249000,
        "permanentid" : "40244d6e3beb3e837bbc5e01a73a0d9e5759291a056f7fc570baeaaaadad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b5088295d1e18d384e6",
        "transactionid" : 863669,
        "title" : "Register descriptions ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080249000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0306:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080249316835829,
        "sysisattachment" : "3496733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496733,
        "size" : 321,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080109621,
        "syssize" : 321,
        "sysdate" : 1649080249000,
        "haslayout" : "1",
        "topparent" : "3496733",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496733,
        "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080249000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
        "modified" : 1639041679000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080249316835829,
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/programmer-s-model/register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/programmer-s-model/register-descriptions",
      "Excerpt" : "Register descriptions This section describes the IPCM registers. Table 3.1 provides cross references to individual registers. Note In the register names, x denotes a value of 0-31.",
      "FirstSentences" : "Register descriptions This section describes the IPCM registers. Table 3.1 provides cross references to individual registers. Note In the register names, x denotes a value of 0-31. Mailbox ..."
    }, {
      "title" : "Messaging from Core0 to Core1",
      "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "excerpt" : "Core0 programs the data payload, DA7A0000. ... Note Core?0 can hold on to the mailbox to send another data message by not clearing the ... Messaging from Core0 to Core1 ARM PrimeCell",
      "firstSentences" : "Messaging from Core0 to Core1 In this example system, there are two cores and four mailboxes. Core0 is the source core and Core1 is the destination core. Core0 uses Channel ID1 and Core1 uses ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "document_number" : "ddi0306",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496733",
          "sysurihash" : "gEaZSOZYZmPZlD3P",
          "urihash" : "gEaZSOZYZmPZlD3P",
          "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259441000,
          "topparentid" : 3496733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375504000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080249000,
          "permanentid" : "b1f46abc486b34a42a624578995e2d576c2cb9bf982651b721d1635101a4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b5088295d1e18d384ca",
          "transactionid" : 863669,
          "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080249000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0306:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080249415310708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080109652,
          "syssize" : 1870,
          "sysdate" : 1649080249000,
          "haslayout" : "1",
          "topparent" : "3496733",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496733,
          "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080249000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0306/b/?lang=en",
          "modified" : 1639041679000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080249415310708,
          "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "Excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Messaging from Core0 to Core1 ",
        "document_number" : "ddi0306",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496733",
        "sysurihash" : "UO5sAVjwX1REC3HE",
        "urihash" : "UO5sAVjwX1REC3HE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259441000,
        "topparentid" : 3496733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375504000,
        "sysconcepts" : "Core0 ; mailboxes ; Core1 ; cores ; Auto Link ; IPCM0SOURCE Register ; data payload ; IPCM0DSTATUS ; IPCM0MSTATUS ; releases ownership ; gains control",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3496733,
        "parentitem" : "5e8e2b5088295d1e18d384ca",
        "concepts" : "Core0 ; mailboxes ; Core1 ; cores ; Auto Link ; IPCM0SOURCE Register ; data payload ; IPCM0DSTATUS ; IPCM0MSTATUS ; releases ownership ; gains control",
        "documenttype" : "html",
        "isattachment" : "3496733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080249000,
        "permanentid" : "cd07ae8f5daeb019d4b6c48543a82b076ee94c34dd6459c17bae6bfca859",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b5088295d1e18d384df",
        "transactionid" : 863669,
        "title" : "Messaging from Core0 to Core1 ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080249000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0306:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080249158374933,
        "sysisattachment" : "3496733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496733,
        "size" : 1976,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080109636,
        "syssize" : 1976,
        "sysdate" : 1649080249000,
        "haslayout" : "1",
        "topparent" : "3496733",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496733,
        "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080249000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
        "modified" : 1639041679000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080249158374933,
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
        "syscollection" : "default"
      },
      "Title" : "Messaging from Core0 to Core1",
      "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/functional-overview/examples-of-messaging/messaging-from-core0-to-core1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/functional-overview/examples-of-messaging/messaging-from-core0-to-core1",
      "Excerpt" : "Core0 programs the data payload, DA7A0000. ... Note Core?0 can hold on to the mailbox to send another data message by not clearing the ... Messaging from Core0 to Core1 ARM PrimeCell",
      "FirstSentences" : "Messaging from Core0 to Core1 In this example system, there are two cores and four mailboxes. Core0 is the source core and Core1 is the destination core. Core0 uses Channel ID1 and Core1 uses ..."
    }, {
      "title" : "Non-AMBA signals",
      "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "excerpt" : "Non-AMBA signals Table A.4 lists the IPCM configuration signals. Name Type Source\\/destination Description DATANUM[2:0] Input Tied off Number of data registers in each mailbox INTNUM[5:0] ...",
      "firstSentences" : "Non-AMBA signals Table A.4 lists the IPCM configuration signals. Name Type Source\\/destination Description DATANUM[2:0] Input Tied off Number of data registers in each mailbox INTNUM[5:0] Input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "document_number" : "ddi0306",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496733",
          "sysurihash" : "gEaZSOZYZmPZlD3P",
          "urihash" : "gEaZSOZYZmPZlD3P",
          "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "systransactionid" : 863669,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259441000,
          "topparentid" : 3496733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375504000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649080249000,
          "permanentid" : "b1f46abc486b34a42a624578995e2d576c2cb9bf982651b721d1635101a4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b5088295d1e18d384ca",
          "transactionid" : 863669,
          "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649080249000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0306:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649080249415310708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649080109652,
          "syssize" : 1870,
          "sysdate" : 1649080249000,
          "haslayout" : "1",
          "topparent" : "3496733",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496733,
          "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649080249000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0306/b/?lang=en",
          "modified" : 1639041679000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649080249415310708,
          "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
        "Excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Non-AMBA signals ",
        "document_number" : "ddi0306",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496733",
        "sysurihash" : "5ULssQTO1zjOVYG5",
        "urihash" : "5ULssQTO1zjOVYG5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
        "systransactionid" : 863669,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259441000,
        "topparentid" : 3496733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375504000,
        "sysconcepts" : "configuration ; IPCM ; test signals ; input pins ; active HIGH ; Output Vectored ; Type Source ; Register ; destination",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3496733,
        "parentitem" : "5e8e2b5088295d1e18d384ca",
        "concepts" : "configuration ; IPCM ; test signals ; input pins ; active HIGH ; Output Vectored ; Type Source ; Register ; destination",
        "documenttype" : "html",
        "isattachment" : "3496733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649080249000,
        "permanentid" : "a13250bf38b51de4c53ada172616bf91ff9f805dcae9e9e51fbc6f0888a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b5188295d1e18d384fd",
        "transactionid" : 863669,
        "title" : "Non-AMBA signals ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080249000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0306:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080249125958884,
        "sysisattachment" : "3496733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496733,
        "size" : 877,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080109605,
        "syssize" : 877,
        "sysdate" : 1649080249000,
        "haslayout" : "1",
        "topparent" : "3496733",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496733,
        "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
        "wordcount" : 65,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080249000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
        "modified" : 1639041679000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080249125958884,
        "uri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
        "syscollection" : "default"
      },
      "Title" : "Non-AMBA signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/signal-descriptions/non-amba-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en/signal-descriptions/non-amba-signals",
      "Excerpt" : "Non-AMBA signals Table A.4 lists the IPCM configuration signals. Name Type Source\\/destination Description DATANUM[2:0] Input Tied off Number of data registers in each mailbox INTNUM[5:0] ...",
      "FirstSentences" : "Non-AMBA signals Table A.4 lists the IPCM configuration signals. Name Type Source\\/destination Description DATANUM[2:0] Input Tied off Number of data registers in each mailbox INTNUM[5:0] Input ..."
    } ],
    "totalNumberOfChildResults" : 51,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
      "document_number" : "ddi0306",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3496733",
      "sysurihash" : "gEaZSOZYZmPZlD3P",
      "urihash" : "gEaZSOZYZmPZlD3P",
      "sysuri" : "https://developer.arm.com/documentation/ddi0306/b/en",
      "systransactionid" : 863669,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158259441000,
      "topparentid" : 3496733,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375504000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649080249000,
      "permanentid" : "b1f46abc486b34a42a624578995e2d576c2cb9bf982651b721d1635101a4",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2b5088295d1e18d384ca",
      "transactionid" : 863669,
      "title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649080249000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0306:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080249415310708,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1870,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080109652,
      "syssize" : 1870,
      "sysdate" : 1649080249000,
      "haslayout" : "1",
      "topparent" : "3496733",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496733,
      "content_description" : "This is the TRM for the Inter-Processor Communications Module (IPCM).",
      "wordcount" : 140,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080249000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0306/b/?lang=en",
      "modified" : 1639041679000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080249415310708,
      "uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0306/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0306/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0306/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0306/b/en",
    "Excerpt" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual ... ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
    "FirstSentences" : "PrimeCell Inter-Processor Communications Module (PL320) Technical Reference Manual Copyright 2003, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
  }, {
    "title" : "AArch64 Exception and Interrupt Handling",
    "uri" : "https://developer.arm.com/documentation/100933/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/100933/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
    "excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
    "firstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "AArch64 Exception and Interrupt Handling",
      "uri" : "https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
      "printableUri" : "https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
      "clickUri" : "https://developer.arm.com/documentation/100933/0100/AArch64-Exception-and-Interrupt-Handling?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
      "excerpt" : "In AArch64, synchronous aborts cause a Synchronous exception. ... The Secure monitor Call (SMC) instruction enables the Normal world to request Secure ... FIQ is higher priority than IRQ.",
      "firstSentences" : "AArch64 Exception and Interrupt Handling Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AArch64 Exception and Interrupt Handling",
        "uri" : "https://developer.arm.com/documentation/100933/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100933/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
        "excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
        "firstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AArch64 Exception and Interrupt Handling ",
          "document_number" : "100933",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706474",
          "sysurihash" : "y1VCOC2mA4FGK4kT",
          "urihash" : "y1VCOC2mA4FGK4kT",
          "sysuri" : "https://developer.arm.com/documentation/100933/0100/en",
          "systransactionid" : 863754,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1593447668000,
          "topparentid" : 3706474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602693140000,
          "sysconcepts" : "exceptions ; Execution state",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "exceptions ; Execution state",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084418000,
          "permanentid" : "c851ae03ed3d5a87c64b66a9f0c8d1c66e9f3d6d8a9cc71c03c12815af1a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f872814405d955c5176de18",
          "transactionid" : 863754,
          "title" : "AArch64 Exception and Interrupt Handling ",
          "products" : [ "Armv8-A" ],
          "date" : 1649084418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100933:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084418930678873,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084068230,
          "syssize" : 360,
          "sysdate" : 1649084418000,
          "haslayout" : "1",
          "topparent" : "3706474",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706474,
          "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
          "wordcount" : 26,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100933/0100/?lang=en",
          "modified" : 1636455252000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084418930678873,
          "uri" : "https://developer.arm.com/documentation/100933/0100/en",
          "syscollection" : "default"
        },
        "Title" : "AArch64 Exception and Interrupt Handling",
        "Uri" : "https://developer.arm.com/documentation/100933/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
        "Excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
        "FirstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 Exception and Interrupt Handling ",
        "document_number" : "100933",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706474",
        "sysurihash" : "2fkqU9ñf40qdcKjC",
        "urihash" : "2fkqU9ñf40qdcKjC",
        "sysuri" : "https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593447668000,
        "topparentid" : 3706474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602693140000,
        "sysconcepts" : "exceptions ; instructions ; executing ; privileged software ; ARM ; cores ; reset ; highest implemented ; controller ; Hypervisor Call ; general purpose ; User mode ; prioritizes ; initialize",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706474,
        "parentitem" : "5f872814405d955c5176de18",
        "concepts" : "exceptions ; instructions ; executing ; privileged software ; ARM ; cores ; reset ; highest implemented ; controller ; Hypervisor Call ; general purpose ; User mode ; prioritizes ; initialize",
        "documenttype" : "html",
        "isattachment" : "3706474",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084418000,
        "permanentid" : "9cb5b4d87d813904e127d8ce921327110690de770e7c41f58563023be481",
        "syslanguage" : [ "English" ],
        "itemid" : "5f872814405d955c5176de1a",
        "transactionid" : 863754,
        "title" : "AArch64 Exception and Interrupt Handling ",
        "products" : [ "Armv8-A" ],
        "date" : 1649084418000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100933:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084418789025295,
        "sysisattachment" : "3706474",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706474,
        "size" : 4770,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100933/0100/AArch64-Exception-and-Interrupt-Handling?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084068230,
        "syssize" : 4770,
        "sysdate" : 1649084418000,
        "haslayout" : "1",
        "topparent" : "3706474",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706474,
        "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
        "wordcount" : 276,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084418000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/AArch64-Exception-and-Interrupt-Handling?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100933/0100/AArch64-Exception-and-Interrupt-Handling?lang=en",
        "modified" : 1636455252000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084418789025295,
        "uri" : "https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Exception and Interrupt Handling",
      "Uri" : "https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
      "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
      "ClickUri" : "https://developer.arm.com/documentation/100933/0100/AArch64-Exception-and-Interrupt-Handling?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en/AArch64-Exception-and-Interrupt-Handling",
      "Excerpt" : "In AArch64, synchronous aborts cause a Synchronous exception. ... The Secure monitor Call (SMC) instruction enables the Normal world to request Secure ... FIQ is higher priority than IRQ.",
      "FirstSentences" : "AArch64 Exception and Interrupt Handling Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system."
    }, {
      "title" : "Example exception handlers",
      "uri" : "https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
      "printableUri" : "https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
      "clickUri" : "https://developer.arm.com/documentation/100933/0100/Example-exception-handlers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
      "excerpt" : "\\/\\/ Corruptible\\r\\n MRS X1, ELR_EL1 ... \\/\\/ corruptible\\r\\n MSR ELR_EL1, X1 ... \\/\\/ and ELR_EL1\\r\\n .\\r\\n ERET ... \\/\\/ Exception return Example exception handlers Armv8-A",
      "firstSentences" : "Example exception handlers The following code provides examples of how exception handlers might be structured. A simple exception handler The following code demonstrates a simple exception handler ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AArch64 Exception and Interrupt Handling",
        "uri" : "https://developer.arm.com/documentation/100933/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100933/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
        "excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
        "firstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AArch64 Exception and Interrupt Handling ",
          "document_number" : "100933",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706474",
          "sysurihash" : "y1VCOC2mA4FGK4kT",
          "urihash" : "y1VCOC2mA4FGK4kT",
          "sysuri" : "https://developer.arm.com/documentation/100933/0100/en",
          "systransactionid" : 863754,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1593447668000,
          "topparentid" : 3706474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602693140000,
          "sysconcepts" : "exceptions ; Execution state",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "exceptions ; Execution state",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084418000,
          "permanentid" : "c851ae03ed3d5a87c64b66a9f0c8d1c66e9f3d6d8a9cc71c03c12815af1a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f872814405d955c5176de18",
          "transactionid" : 863754,
          "title" : "AArch64 Exception and Interrupt Handling ",
          "products" : [ "Armv8-A" ],
          "date" : 1649084418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100933:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084418930678873,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084068230,
          "syssize" : 360,
          "sysdate" : 1649084418000,
          "haslayout" : "1",
          "topparent" : "3706474",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706474,
          "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
          "wordcount" : 26,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100933/0100/?lang=en",
          "modified" : 1636455252000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084418930678873,
          "uri" : "https://developer.arm.com/documentation/100933/0100/en",
          "syscollection" : "default"
        },
        "Title" : "AArch64 Exception and Interrupt Handling",
        "Uri" : "https://developer.arm.com/documentation/100933/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
        "Excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
        "FirstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example exception handlers ",
        "document_number" : "100933",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706474",
        "sysurihash" : "d3TzRLXI3Q02TQ11",
        "urihash" : "d3TzRLXI3Q02TQ11",
        "sysuri" : "https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593447668000,
        "topparentid" : 3706474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602693140000,
        "sysconcepts" : "exception handlers ; X3 ; X2",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706474,
        "parentitem" : "5f872814405d955c5176de18",
        "concepts" : "exception handlers ; X3 ; X2",
        "documenttype" : "html",
        "isattachment" : "3706474",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084397000,
        "permanentid" : "be3573c8ca99ebb1479ec515ba069d5e846f2e6412a38c29a37370770013",
        "syslanguage" : [ "English" ],
        "itemid" : "5f872814405d955c5176de1d",
        "transactionid" : 863754,
        "title" : "Example exception handlers ",
        "products" : [ "Armv8-A" ],
        "date" : 1649084397000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100933:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084397034231002,
        "sysisattachment" : "3706474",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706474,
        "size" : 2568,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100933/0100/Example-exception-handlers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084068230,
        "syssize" : 2568,
        "sysdate" : 1649084397000,
        "haslayout" : "1",
        "topparent" : "3706474",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706474,
        "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084397000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/Example-exception-handlers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100933/0100/Example-exception-handlers?lang=en",
        "modified" : 1636455252000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084397034231002,
        "uri" : "https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
        "syscollection" : "default"
      },
      "Title" : "Example exception handlers",
      "Uri" : "https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
      "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
      "ClickUri" : "https://developer.arm.com/documentation/100933/0100/Example-exception-handlers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en/Example-exception-handlers",
      "Excerpt" : "\\/\\/ Corruptible\\r\\n MRS X1, ELR_EL1 ... \\/\\/ corruptible\\r\\n MSR ELR_EL1, X1 ... \\/\\/ and ELR_EL1\\r\\n .\\r\\n ERET ... \\/\\/ Exception return Example exception handlers Armv8-A",
      "FirstSentences" : "Example exception handlers The following code provides examples of how exception handlers might be structured. A simple exception handler The following code demonstrates a simple exception handler ..."
    }, {
      "title" : "Exception handling",
      "uri" : "https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
      "printableUri" : "https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
      "clickUri" : "https://developer.arm.com/documentation/100933/0100/Exception-handling?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
      "excerpt" : "PSTATE is updated to reflect the new processor status (and this can mean that the ... The address to return to at the end of the exception is stored in ELR_ELn. ... Exception handling Armv8-A",
      "firstSentences" : "Exception handling The ARMv8-A architecture has four Exception levels, EL0, EL1, EL2, and EL3. Processor execution can only move between Exception levels by taking, or returning from, an exception.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AArch64 Exception and Interrupt Handling",
        "uri" : "https://developer.arm.com/documentation/100933/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100933/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
        "excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
        "firstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AArch64 Exception and Interrupt Handling ",
          "document_number" : "100933",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706474",
          "sysurihash" : "y1VCOC2mA4FGK4kT",
          "urihash" : "y1VCOC2mA4FGK4kT",
          "sysuri" : "https://developer.arm.com/documentation/100933/0100/en",
          "systransactionid" : 863754,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1593447668000,
          "topparentid" : 3706474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602693140000,
          "sysconcepts" : "exceptions ; Execution state",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "concepts" : "exceptions ; Execution state",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084418000,
          "permanentid" : "c851ae03ed3d5a87c64b66a9f0c8d1c66e9f3d6d8a9cc71c03c12815af1a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f872814405d955c5176de18",
          "transactionid" : 863754,
          "title" : "AArch64 Exception and Interrupt Handling ",
          "products" : [ "Armv8-A" ],
          "date" : 1649084418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100933:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084418930678873,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 360,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084068230,
          "syssize" : 360,
          "sysdate" : 1649084418000,
          "haslayout" : "1",
          "topparent" : "3706474",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706474,
          "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
          "wordcount" : 26,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100933/0100/?lang=en",
          "modified" : 1636455252000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084418930678873,
          "uri" : "https://developer.arm.com/documentation/100933/0100/en",
          "syscollection" : "default"
        },
        "Title" : "AArch64 Exception and Interrupt Handling",
        "Uri" : "https://developer.arm.com/documentation/100933/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
        "Excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
        "FirstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Exception handling ",
        "document_number" : "100933",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706474",
        "sysurihash" : "j7PXWqcBg7sFsññ7",
        "urihash" : "j7PXWqcBg7sFsññ7",
        "sysuri" : "https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593447668000,
        "topparentid" : 3706474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602693140000,
        "sysconcepts" : "Exception levels ; Execution state ; AArch32 ; AArch64 ; moves ; ELn ; handler ; registers ; instruction ; hardware automatically ; program flow",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706474,
        "parentitem" : "5f872814405d955c5176de18",
        "concepts" : "Exception levels ; Execution state ; AArch32 ; AArch64 ; moves ; ELn ; handler ; registers ; instruction ; hardware automatically ; program flow",
        "documenttype" : "html",
        "isattachment" : "3706474",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084395000,
        "permanentid" : "11f4573713e98156e63966cde751ad7bc904847ff1991ec34e90a59bb700",
        "syslanguage" : [ "English" ],
        "itemid" : "5f872814405d955c5176de1c",
        "transactionid" : 863754,
        "title" : "Exception handling ",
        "products" : [ "Armv8-A" ],
        "date" : 1649084395000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100933:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084395074071163,
        "sysisattachment" : "3706474",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706474,
        "size" : 2058,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100933/0100/Exception-handling?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084068230,
        "syssize" : 2058,
        "sysdate" : 1649084395000,
        "haslayout" : "1",
        "topparent" : "3706474",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706474,
        "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084395000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/Exception-handling?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100933/0100/Exception-handling?lang=en",
        "modified" : 1636455252000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084395074071163,
        "uri" : "https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
        "syscollection" : "default"
      },
      "Title" : "Exception handling",
      "Uri" : "https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
      "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
      "ClickUri" : "https://developer.arm.com/documentation/100933/0100/Exception-handling?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en/Exception-handling",
      "Excerpt" : "PSTATE is updated to reflect the new processor status (and this can mean that the ... The address to return to at the end of the exception is stored in ELR_ELn. ... Exception handling Armv8-A",
      "FirstSentences" : "Exception handling The ARMv8-A architecture has four Exception levels, EL0, EL1, EL2, and EL3. Processor execution can only move between Exception levels by taking, or returning from, an exception."
    } ],
    "totalNumberOfChildResults" : 11,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AArch64 Exception and Interrupt Handling ",
      "document_number" : "100933",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "3706474",
      "sysurihash" : "y1VCOC2mA4FGK4kT",
      "urihash" : "y1VCOC2mA4FGK4kT",
      "sysuri" : "https://developer.arm.com/documentation/100933/0100/en",
      "systransactionid" : 863754,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1593447668000,
      "topparentid" : 3706474,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602693140000,
      "sysconcepts" : "exceptions ; Execution state",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "concepts" : "exceptions ; Execution state",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084418000,
      "permanentid" : "c851ae03ed3d5a87c64b66a9f0c8d1c66e9f3d6d8a9cc71c03c12815af1a",
      "syslanguage" : [ "English" ],
      "itemid" : "5f872814405d955c5176de18",
      "transactionid" : 863754,
      "title" : "AArch64 Exception and Interrupt Handling ",
      "products" : [ "Armv8-A" ],
      "date" : 1649084418000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100933:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084418930678873,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 360,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084068230,
      "syssize" : 360,
      "sysdate" : 1649084418000,
      "haslayout" : "1",
      "topparent" : "3706474",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3706474,
      "content_description" : "Exceptions are conditions or system events that require some action by privileged software (an exception handler) to ensure smooth functioning of the system. They cause an interruption in the flow of execution.",
      "wordcount" : 26,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084418000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100933/0100/?lang=en",
      "modified" : 1636455252000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084418930678873,
      "uri" : "https://developer.arm.com/documentation/100933/0100/en",
      "syscollection" : "default"
    },
    "Title" : "AArch64 Exception and Interrupt Handling",
    "Uri" : "https://developer.arm.com/documentation/100933/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100933/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/100933/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100933/0100/en",
    "Excerpt" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception ... Interrupt handling AArch64 Exception and Interrupt Handling Armv8-A",
    "FirstSentences" : "AArch64 Exception and Interrupt Handling Synchronous and asynchronous exceptions Exception handling Example exception handlers AArch64 exception vector table Returning from an exception Processor ..."
  }, {
    "title" : "Control and arbitration block",
    "uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
    "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
    "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
    "excerpt" : "Control and arbitration block The control and arbitration block consists of two parts: Control block Controls the ... Arbitration block Arbitrates between the requesting ports. ... Figure 1.7.",
    "firstSentences" : "Control and arbitration block The control and arbitration block consists of two parts: Control block Controls the EBIBACKOFF and EBIGNT signals. Arbitration block Arbitrates between the requesting ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
      "excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
        "document_number" : "ddi0249",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483203",
        "sysurihash" : "bð4HvH6deufpeVUJ",
        "urihash" : "bð4HvH6deufpeVUJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "systransactionid" : 861283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259970000,
        "topparentid" : 3483203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372249000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718713000,
        "permanentid" : "fa2e6629c6faf35efa9e5b661098e8ecf98118d5f5224f9ef644c70d3b5e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e9988295d1e18d369d5",
        "transactionid" : 861283,
        "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
        "products" : [ "PL220 EBI" ],
        "date" : 1648718713000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0249:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718713788626102,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718702940,
        "syssize" : 1815,
        "sysdate" : 1648718713000,
        "haslayout" : "1",
        "topparent" : "3483203",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483203,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718713000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0249/b/?lang=en",
        "modified" : 1638977611000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718713788626102,
        "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
      "Excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
      "excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
        "document_number" : "ddi0249",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483203",
        "sysurihash" : "bð4HvH6deufpeVUJ",
        "urihash" : "bð4HvH6deufpeVUJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "systransactionid" : 861283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259970000,
        "topparentid" : 3483203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372249000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718713000,
        "permanentid" : "fa2e6629c6faf35efa9e5b661098e8ecf98118d5f5224f9ef644c70d3b5e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e9988295d1e18d369d5",
        "transactionid" : 861283,
        "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
        "products" : [ "PL220 EBI" ],
        "date" : 1648718713000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0249:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718713788626102,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718702940,
        "syssize" : 1815,
        "sysdate" : 1648718713000,
        "haslayout" : "1",
        "topparent" : "3483203",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483203,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718713000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0249/b/?lang=en",
        "modified" : 1638977611000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718713788626102,
        "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
      "Excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Multiplexor block",
      "uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
      "excerpt" : "Multiplexor block The multiplexor block provides highly constrained combinatorial paths for address, data, ... It also contains a set of flip-flops to store the default values when no device ...",
      "firstSentences" : "Multiplexor block The multiplexor block provides highly constrained combinatorial paths for address, data, and data enable signals. It also contains a set of flip-flops to store the default values ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
        "excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
          "document_number" : "ddi0249",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483203",
          "sysurihash" : "bð4HvH6deufpeVUJ",
          "urihash" : "bð4HvH6deufpeVUJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en",
          "systransactionid" : 861283,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259970000,
          "topparentid" : 3483203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372249000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718713000,
          "permanentid" : "fa2e6629c6faf35efa9e5b661098e8ecf98118d5f5224f9ef644c70d3b5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1e9988295d1e18d369d5",
          "transactionid" : 861283,
          "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
          "products" : [ "PL220 EBI" ],
          "date" : 1648718713000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0249:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718713788626102,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718702940,
          "syssize" : 1815,
          "sysdate" : 1648718713000,
          "haslayout" : "1",
          "topparent" : "3483203",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483203,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718713000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0249/b/?lang=en",
          "modified" : 1638977611000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718713788626102,
          "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
        "Excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Multiplexor block ",
        "document_number" : "ddi0249",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483203",
        "sysurihash" : "kl6HMi5FroHJtVSb",
        "urihash" : "kl6HMi5FroHJtVSb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
        "systransactionid" : 861283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259970000,
        "topparentid" : 3483203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372249000,
        "sysconcepts" : "memory controllers ; signals ; retiming ; multiplexor ; EBI ; means ; clocking ; timing requirements ; reference manuals ; set of flip-flops",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
        "attachmentparentid" : 3483203,
        "parentitem" : "5e8e1e9988295d1e18d369d5",
        "concepts" : "memory controllers ; signals ; retiming ; multiplexor ; EBI ; means ; clocking ; timing requirements ; reference manuals ; set of flip-flops",
        "documenttype" : "html",
        "isattachment" : "3483203",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718713000,
        "permanentid" : "60dd424fce8d54755753a51884f04ae54e5294ece814d0ad334f48ab11a3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e9988295d1e18d369f9",
        "transactionid" : 861283,
        "title" : "Multiplexor block ",
        "products" : [ "PL220 EBI" ],
        "date" : 1648718713000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0249:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718713750302582,
        "sysisattachment" : "3483203",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483203,
        "size" : 1400,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718702940,
        "syssize" : 1400,
        "sysdate" : 1648718713000,
        "haslayout" : "1",
        "topparent" : "3483203",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483203,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718713000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block?lang=en",
        "modified" : 1638977611000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718713750302582,
        "uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
        "syscollection" : "default"
      },
      "Title" : "Multiplexor block",
      "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/multiplexor-block",
      "Excerpt" : "Multiplexor block The multiplexor block provides highly constrained combinatorial paths for address, data, ... It also contains a set of flip-flops to store the default values when no device ...",
      "FirstSentences" : "Multiplexor block The multiplexor block provides highly constrained combinatorial paths for address, data, and data enable signals. It also contains a set of flip-flops to store the default values ..."
    }, {
      "title" : "Structure of the ARM PrimeCell EBI module",
      "uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
      "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
      "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
      "excerpt" : "Structure of the ARM PrimeCell EBI module Figure 1.6 shows the main components of the EBI module. ... Structure of the EBI module The clock supplied to the EBI must be the same as the fastest ...",
      "firstSentences" : "Structure of the ARM PrimeCell EBI module Figure 1.6 shows the main components of the EBI module. Figure 1.6. Structure of the EBI module The clock supplied to the EBI must be the same as the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
        "excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
          "document_number" : "ddi0249",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483203",
          "sysurihash" : "bð4HvH6deufpeVUJ",
          "urihash" : "bð4HvH6deufpeVUJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en",
          "systransactionid" : 861283,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259970000,
          "topparentid" : 3483203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372249000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718713000,
          "permanentid" : "fa2e6629c6faf35efa9e5b661098e8ecf98118d5f5224f9ef644c70d3b5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1e9988295d1e18d369d5",
          "transactionid" : 861283,
          "title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual ",
          "products" : [ "PL220 EBI" ],
          "date" : 1648718713000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0249:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718713788626102,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718702940,
          "syssize" : 1815,
          "sysdate" : 1648718713000,
          "haslayout" : "1",
          "topparent" : "3483203",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483203,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718713000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0249/b/?lang=en",
          "modified" : 1638977611000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718713788626102,
          "uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en",
        "Excerpt" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM PrimeCell External Bus Interface (PL220) Technical Reference Manual Copyright 2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Structure of the ARM PrimeCell EBI module ",
        "document_number" : "ddi0249",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483203",
        "sysurihash" : "7Rð4AHdJitDK9P4f",
        "urihash" : "7Rð4AHdJitDK9P4f",
        "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
        "systransactionid" : 861283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259970000,
        "topparentid" : 3483203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372249000,
        "sysconcepts" : "memory controller ; EBI module ; integer ratios ; pads ; shows",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
        "attachmentparentid" : 3483203,
        "parentitem" : "5e8e1e9988295d1e18d369d5",
        "concepts" : "memory controller ; EBI module ; integer ratios ; pads ; shows",
        "documenttype" : "html",
        "isattachment" : "3483203",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718707000,
        "permanentid" : "ebf462a5f4a1c985c838ee01ff5641921436857dcc0761e279a0e2254b40",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e9988295d1e18d369f5",
        "transactionid" : 861283,
        "title" : "Structure of the ARM PrimeCell EBI module ",
        "products" : [ "PL220 EBI" ],
        "date" : 1648718707000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0249:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718707603611170,
        "sysisattachment" : "3483203",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483203,
        "size" : 614,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718702940,
        "syssize" : 614,
        "sysdate" : 1648718707000,
        "haslayout" : "1",
        "topparent" : "3483203",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483203,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718707000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module?lang=en",
        "modified" : 1638977611000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718707603611170,
        "uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
        "syscollection" : "default"
      },
      "Title" : "Structure of the ARM PrimeCell EBI module",
      "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module",
      "Excerpt" : "Structure of the ARM PrimeCell EBI module Figure 1.6 shows the main components of the EBI module. ... Structure of the EBI module The clock supplied to the EBI must be the same as the fastest ...",
      "FirstSentences" : "Structure of the ARM PrimeCell EBI module Figure 1.6 shows the main components of the EBI module. Figure 1.6. Structure of the EBI module The clock supplied to the EBI must be the same as the ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Control and arbitration block ",
      "document_number" : "ddi0249",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3483203",
      "sysurihash" : "8ðKXyhjUVYobxdej",
      "urihash" : "8ðKXyhjUVYobxdej",
      "sysuri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
      "systransactionid" : 861283,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158259970000,
      "topparentid" : 3483203,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372249000,
      "sysconcepts" : "arbitration block ; ports ; requesting ; control ; signals ; priority ; bus ; counters ; algorithm used ; EBITIMEOUTVALUEx",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236", "5eec6f02e24a5e02d07b260a|5fbba0f4cd74e712c4497236|5fbba0f5cd74e712c4497237" ],
      "attachmentparentid" : 3483203,
      "parentitem" : "5e8e1e9988295d1e18d369d5",
      "concepts" : "arbitration block ; ports ; requesting ; control ; signals ; priority ; bus ; counters ; algorithm used ; EBITIMEOUTVALUEx",
      "documenttype" : "html",
      "isattachment" : "3483203",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718713000,
      "permanentid" : "6f31a371ba3549c416b95ad4597f2c7f8a46412f5dc6c2cbd6d814dffca9",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1e9988295d1e18d369f7",
      "transactionid" : 861283,
      "title" : "Control and arbitration block ",
      "products" : [ "PL220 EBI" ],
      "date" : 1648718713000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0249:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718713841664010,
      "sysisattachment" : "3483203",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3483203,
      "size" : 1512,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718702940,
      "syssize" : 1512,
      "sysdate" : 1648718713000,
      "haslayout" : "1",
      "topparent" : "3483203",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3483203,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell External Bus Interface (EBI) (PL220).",
      "wordcount" : 104,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|External Bus Interface", "System IP|External Bus Interface|PL220 EBI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718713000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block?lang=en",
      "modified" : 1638977611000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718713841664010,
      "uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
      "syscollection" : "default"
    },
    "Title" : "Control and arbitration block",
    "Uri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0249/b/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0249/b/en/arm-primecell-external-bus-interface--pl220-/structure-of-the-arm-primecell-ebi-module/control-and-arbitration-block",
    "Excerpt" : "Control and arbitration block The control and arbitration block consists of two parts: Control block Controls the ... Arbitration block Arbitrates between the requesting ports. ... Figure 1.7.",
    "FirstSentences" : "Control and arbitration block The control and arbitration block consists of two parts: Control block Controls the EBIBACKOFF and EBIGNT signals. Arbitration block Arbitrates between the requesting ..."
  }, {
    "title" : "L220 Cache Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e31ecfd977155116a8491",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
    "excerpt" : "H ... Confidentiality ... Non-Confidential ... First release. Update for r1p0. No change in description of functionality. Update for r1p1. ... Update for r1p5. ... Update for r1p7.",
    "firstSentences" : "L220 Cache Controller Revision: r1p7 Technical Reference Manual Copyright © 2004-2007 ARM Limited. All rights reserved. ARM DDI 0329L ii Date 09 August 2004 12 November 2004 10 December 2004 28 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "L220 Cache Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
      "excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
      "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "L220 Cache Controller Technical Reference Manual ",
        "document_number" : "ddi0329",
        "document_version" : "l",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499452",
        "sysurihash" : "U354I99ðYGuu8v7u",
        "urihash" : "U354I99ðYGuu8v7u",
        "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1198213850000,
        "topparentid" : 3499452,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377195000,
        "sysconcepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718700000,
        "permanentid" : "0a53f26064e0f096e0d077cb29d08e07afe90b61946b5eb5556ba90a7b83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e31ebfd977155116a841f",
        "transactionid" : 861282,
        "title" : "L220 Cache Controller Technical Reference Manual ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648718700000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0329:l:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718700416030720,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3362,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718664054,
        "syssize" : 3362,
        "sysdate" : 1648718700000,
        "haslayout" : "1",
        "topparent" : "3499452",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499452,
        "content_description" : "This is the TRM for the L220 Cache Controller.",
        "wordcount" : 242,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "l",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718700000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0329/l/?lang=en",
        "modified" : 1639043246000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718700416030720,
        "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "syscollection" : "default"
      },
      "Title" : "L220 Cache Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
      "Excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
      "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "L220 Cache Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
      "excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
      "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "L220 Cache Controller Technical Reference Manual ",
        "document_number" : "ddi0329",
        "document_version" : "l",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499452",
        "sysurihash" : "U354I99ðYGuu8v7u",
        "urihash" : "U354I99ðYGuu8v7u",
        "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1198213850000,
        "topparentid" : 3499452,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377195000,
        "sysconcepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718700000,
        "permanentid" : "0a53f26064e0f096e0d077cb29d08e07afe90b61946b5eb5556ba90a7b83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e31ebfd977155116a841f",
        "transactionid" : 861282,
        "title" : "L220 Cache Controller Technical Reference Manual ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648718700000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0329:l:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718700416030720,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3362,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718664054,
        "syssize" : 3362,
        "sysdate" : 1648718700000,
        "haslayout" : "1",
        "topparent" : "3499452",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499452,
        "content_description" : "This is the TRM for the L220 Cache Controller.",
        "wordcount" : 242,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "l",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718700000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0329/l/?lang=en",
        "modified" : 1639043246000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718700416030720,
        "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "syscollection" : "default"
      },
      "Title" : "L220 Cache Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
      "Excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
      "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Register 1, Auxiliary Control Register",
      "uri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model/register-descriptions/register-1--auxiliary-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
      "excerpt" : "[11:9] ... Figure 3.5. ... Allocations: If the data RAM write or dirty RAM latency is larger than the tag memory latency, ... Register 1, Auxiliary Control Register L220 L2 Cache Controller",
      "firstSentences" : "Register 1, Auxiliary Control Register The Auxiliary Control Register is a read and write register. This register enables you to configure: cache behavior event monitoring way size associativity.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
        "excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L220 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0329",
          "document_version" : "l",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499452",
          "sysurihash" : "U354I99ðYGuu8v7u",
          "urihash" : "U354I99ðYGuu8v7u",
          "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en",
          "systransactionid" : 861282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1198213850000,
          "topparentid" : 3499452,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377195000,
          "sysconcepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718700000,
          "permanentid" : "0a53f26064e0f096e0d077cb29d08e07afe90b61946b5eb5556ba90a7b83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e31ebfd977155116a841f",
          "transactionid" : 861282,
          "title" : "L220 Cache Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1648718700000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0329:l:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718700416030720,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3362,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718664054,
          "syssize" : 3362,
          "sysdate" : 1648718700000,
          "haslayout" : "1",
          "topparent" : "3499452",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499452,
          "content_description" : "This is the TRM for the L220 Cache Controller.",
          "wordcount" : 242,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "l",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718700000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0329/l/?lang=en",
          "modified" : 1639043246000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718700416030720,
          "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
          "syscollection" : "default"
        },
        "Title" : "L220 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
        "Excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register 1, Auxiliary Control Register ",
        "document_number" : "ddi0329",
        "document_version" : "l",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499452",
        "sysurihash" : "hFqmIm6H4VhZamKD",
        "urihash" : "hFqmIm6H4VhZamKD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1198213850000,
        "topparentid" : 3499452,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377195000,
        "sysconcepts" : "register ; cache ; accesses ; L2 Control ; reads ; response ; secure ; RAM latencies ; allocations ; clock cycles ; transfers transactions ; event monitoring ; dependencies ; arrangement ; assignments ; associativity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499452,
        "parentitem" : "5e8e31ebfd977155116a841f",
        "concepts" : "register ; cache ; accesses ; L2 Control ; reads ; response ; secure ; RAM latencies ; allocations ; clock cycles ; transfers transactions ; event monitoring ; dependencies ; arrangement ; assignments ; associativity",
        "documenttype" : "html",
        "isattachment" : "3499452",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718700000,
        "permanentid" : "56e72b33ab8bd3840707b0c64433c85003dd8d0c5ec7d84763b57dae5a68",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e31ebfd977155116a844c",
        "transactionid" : 861282,
        "title" : "Register 1, Auxiliary Control Register ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648718700000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0329:l:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718700370408052,
        "sysisattachment" : "3499452",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499452,
        "size" : 4355,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model/register-descriptions/register-1--auxiliary-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718663977,
        "syssize" : 4355,
        "sysdate" : 1648718700000,
        "haslayout" : "1",
        "topparent" : "3499452",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499452,
        "content_description" : "This is the TRM for the L220 Cache Controller.",
        "wordcount" : 234,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "l",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718700000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model/register-descriptions/register-1--auxiliary-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0329/l/programmer-s-model/register-descriptions/register-1--auxiliary-control-register?lang=en",
        "modified" : 1639043246000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718700370408052,
        "uri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
        "syscollection" : "default"
      },
      "Title" : "Register 1, Auxiliary Control Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model/register-descriptions/register-1--auxiliary-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model/register-descriptions/register-1--auxiliary-control-register",
      "Excerpt" : "[11:9] ... Figure 3.5. ... Allocations: If the data RAM write or dirty RAM latency is larger than the tag memory latency, ... Register 1, Auxiliary Control Register L220 L2 Cache Controller",
      "FirstSentences" : "Register 1, Auxiliary Control Register The Auxiliary Control Register is a read and write register. This register enables you to configure: cache behavior event monitoring way size associativity."
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
      "excerpt" : "Chapter 3. Programmer's Model This chapter describes the L220 Cache Controller registers and ... It contains the following sections: About the programmer's model Summary of registers ...",
      "firstSentences" : "Chapter 3. Programmer's Model This chapter describes the L220 Cache Controller registers and provides information for programming the device. It contains the following sections: About the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
        "excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L220 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0329",
          "document_version" : "l",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499452",
          "sysurihash" : "U354I99ðYGuu8v7u",
          "urihash" : "U354I99ðYGuu8v7u",
          "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en",
          "systransactionid" : 861282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1198213850000,
          "topparentid" : 3499452,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377195000,
          "sysconcepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; Cache Synchronization ; functionality ; model changed ; Single bufferable ; behavior redefined ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718700000,
          "permanentid" : "0a53f26064e0f096e0d077cb29d08e07afe90b61946b5eb5556ba90a7b83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e31ebfd977155116a841f",
          "transactionid" : 861282,
          "title" : "L220 Cache Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1648718700000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0329:l:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718700416030720,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3362,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718664054,
          "syssize" : 3362,
          "sysdate" : 1648718700000,
          "haslayout" : "1",
          "topparent" : "3499452",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499452,
          "content_description" : "This is the TRM for the L220 Cache Controller.",
          "wordcount" : 242,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "l",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718700000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0329/l/?lang=en",
          "modified" : 1639043246000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718700416030720,
          "uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
          "syscollection" : "default"
        },
        "Title" : "L220 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0329/l/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en",
        "Excerpt" : "Revision D 28 January 2005 Update for r1p2. Added description for bit [12] in Register 1, Auxiliary Control Register on page 3-10. ... L220CLAMP added to Table A-2 on page A-3.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "ddi0329",
        "document_version" : "l",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499452",
        "sysurihash" : "YNZ0XVnsn3kzSwbI",
        "urihash" : "YNZ0XVnsn3kzSwbI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1198213850000,
        "topparentid" : 3499452,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377195000,
        "sysconcepts" : "registers ; programmer ; model Summary ; Cache Controller",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499452,
        "parentitem" : "5e8e31ebfd977155116a841f",
        "concepts" : "registers ; programmer ; model Summary ; Cache Controller",
        "documenttype" : "html",
        "isattachment" : "3499452",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718699000,
        "permanentid" : "7615fcb4f0f19b157350c3be5ba6c1ec2143561fb718ce0bc6061ff562ec",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e31ebfd977155116a8444",
        "transactionid" : 861282,
        "title" : "Programmers Model ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648718699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0329:l:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718699747057134,
        "sysisattachment" : "3499452",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499452,
        "size" : 293,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718663977,
        "syssize" : 293,
        "sysdate" : 1648718699000,
        "haslayout" : "1",
        "topparent" : "3499452",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499452,
        "content_description" : "This is the TRM for the L220 Cache Controller.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "l",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0329/l/programmer-s-model?lang=en",
        "modified" : 1639043246000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718699747057134,
        "uri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0329/l/programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en/programmer-s-model",
      "Excerpt" : "Chapter 3. Programmer's Model This chapter describes the L220 Cache Controller registers and ... It contains the following sections: About the programmer's model Summary of registers ...",
      "FirstSentences" : "Chapter 3. Programmer's Model This chapter describes the L220 Cache Controller registers and provides information for programming the device. It contains the following sections: About the ..."
    } ],
    "totalNumberOfChildResults" : 94,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "L220 Cache Controller Technical Reference Manual ",
      "document_number" : "ddi0329",
      "document_version" : "l",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3499452",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "exArvsNul3xufzYd",
      "urihash" : "exArvsNul3xufzYd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
      "systransactionid" : 861283,
      "copyright" : "Copyright © 2004-2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1198213850000,
      "topparentid" : 3499452,
      "numberofpages" : 176,
      "sysconcepts" : "cache controller ; transactions ; instructions ; accesses ; ARM Limited ; signals ; peripheral port ; maintenance operations ; cache ; configurations ; allocations ; master ports ; assignments ; timing diagrams ; conventions ; memory",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 3499452,
      "parentitem" : "5e8e31ebfd977155116a841f",
      "concepts" : "cache controller ; transactions ; instructions ; accesses ; ARM Limited ; signals ; peripheral port ; maintenance operations ; cache ; configurations ; allocations ; master ports ; assignments ; timing diagrams ; conventions ; memory",
      "documenttype" : "pdf",
      "isattachment" : "3499452",
      "sysindexeddate" : 1648718703000,
      "permanentid" : "7c700723d3f9eeef1a5d21a9ef2659c900106dbbd895b6f3608ba8727f64",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e31ecfd977155116a8491",
      "transactionid" : 861283,
      "title" : "L220 Cache Controller Technical Reference Manual ",
      "date" : 1648718703000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0329:l:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718703078799101,
      "sysisattachment" : "3499452",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3499452,
      "size" : 1077708,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e31ecfd977155116a8491",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718665688,
      "syssize" : 1077708,
      "sysdate" : 1648718703000,
      "topparent" : "3499452",
      "author" : "ARM Limited",
      "label_version" : "r1p7",
      "systopparentid" : 3499452,
      "content_description" : "This is the TRM for the L220 Cache Controller.",
      "wordcount" : 2423,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718703000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e31ecfd977155116a8491",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718703078799101,
      "uri" : "https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "L220 Cache Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e31ecfd977155116a8491",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0329/l/en/pdf/DDI0329L_l220_cc_r1p7_trm.pdf",
    "Excerpt" : "H ... Confidentiality ... Non-Confidential ... First release. Update for r1p0. No change in description of functionality. Update for r1p1. ... Update for r1p5. ... Update for r1p7.",
    "FirstSentences" : "L220 Cache Controller Revision: r1p7 Technical Reference Manual Copyright © 2004-2007 ARM Limited. All rights reserved. ARM DDI 0329L ii Date 09 August 2004 12 November 2004 10 December 2004 28 ..."
  }, {
    "title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification",
    "uri" : "https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8ffb70f86e16515cdbfee8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
    "excerpt" : "Date ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... Product Status The information in this document is final, that is for a developed ... Web Address",
    "firstSentences" : "ARM System Trace Macrocell Programmers’ Model Architecture Specification Version 1.1 Copyright © 2010, 2013 ARM. All rights reserved. ARM IHI 0054B (ID092613) ii ARM System Trace Macrocell",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0054/b/en",
      "excerpt" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view. ARM System Trace ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification ",
        "document_number" : "ihi0054",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "3686794",
        "sysurihash" : "ñQ0ñjOHKNxGZoa6z",
        "urihash" : "ñQ0ñjOHKNxGZoa6z",
        "sysuri" : "https://developer.arm.com/documentation/ihi0054/b/en",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1383094861000,
        "topparentid" : 3686794,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603271535000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649150416000,
        "permanentid" : "437fe2ecedce312d1ca2e4d78f3d0de89a6e85bc1d86db902605267cdcb9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ffb6ff86e16515cdbfee6",
        "transactionid" : 864293,
        "title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification ",
        "products" : [ "CoreSight Debug and Trace" ],
        "date" : 1649150416000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0054:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150416347911265,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 309,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150186867,
        "syssize" : 309,
        "sysdate" : 1649150416000,
        "haslayout" : "1",
        "topparent" : "3686794",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686794,
        "content_description" : "This book describes the ARM System Trace Macrocell (STM) programmers' model architecture.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150416000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0054/b/?lang=en",
        "modified" : 1642599576000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150416347911265,
        "uri" : "https://developer.arm.com/documentation/ihi0054/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0054/b/en",
      "Excerpt" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view. ARM System Trace ..."
    },
    "childResults" : [ {
      "title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification",
      "uri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0054/b/en",
      "excerpt" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view. ARM System Trace ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification ",
        "document_number" : "ihi0054",
        "document_version" : "b",
        "content_type" : "archDoc",
        "systopparent" : "3686794",
        "sysurihash" : "ñQ0ñjOHKNxGZoa6z",
        "urihash" : "ñQ0ñjOHKNxGZoa6z",
        "sysuri" : "https://developer.arm.com/documentation/ihi0054/b/en",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1383094861000,
        "topparentid" : 3686794,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1603271535000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649150416000,
        "permanentid" : "437fe2ecedce312d1ca2e4d78f3d0de89a6e85bc1d86db902605267cdcb9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8ffb6ff86e16515cdbfee6",
        "transactionid" : 864293,
        "title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification ",
        "products" : [ "CoreSight Debug and Trace" ],
        "date" : 1649150416000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ihi0054:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150416347911265,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 309,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150186867,
        "syssize" : 309,
        "sysdate" : 1649150416000,
        "haslayout" : "1",
        "topparent" : "3686794",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686794,
        "content_description" : "This book describes the ARM System Trace Macrocell (STM) programmers' model architecture.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150416000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ihi0054/b/?lang=en",
        "modified" : 1642599576000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150416347911265,
        "uri" : "https://developer.arm.com/documentation/ihi0054/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification",
      "Uri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ihi0054/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ihi0054/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0054/b/en",
      "Excerpt" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification This document is only available in a PDF version. Click Download to view. ARM System Trace ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification ",
      "document_number" : "ihi0054",
      "document_version" : "b",
      "content_type" : "archDoc",
      "systopparent" : "3686794",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "7K8y9ogMeuñrhobS",
      "urihash" : "7K8y9ogMeuñrhobS",
      "sysuri" : "https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
      "keywords" : "CoreSight Architecture",
      "systransactionid" : 864293,
      "copyright" : "Copyright ©€2010, 2013 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1383094861000,
      "topparentid" : 3686794,
      "numberofpages" : 88,
      "sysconcepts" : "implementations ; stimulus ports ; assignments ; hardware events ; register summary ; usage constraints ; shows ; architecture ; arm ; UNPREDICTABLE behavior ; triggers ; guaranteed transactions ; TRIG locations ; claim tag ; invariant timing ; transactions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653", "5eec6f69e24a5e02d07b2653" ],
      "attachmentparentid" : 3686794,
      "parentitem" : "5f8ffb6ff86e16515cdbfee6",
      "concepts" : "implementations ; stimulus ports ; assignments ; hardware events ; register summary ; usage constraints ; shows ; architecture ; arm ; UNPREDICTABLE behavior ; triggers ; guaranteed transactions ; TRIG locations ; claim tag ; invariant timing ; transactions",
      "documenttype" : "pdf",
      "isattachment" : "3686794",
      "sysindexeddate" : 1649150417000,
      "permanentid" : "ed386059bee41cb0865e68f41c24c7a60e908af10ab4834585187bc19a83",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8ffb70f86e16515cdbfee8",
      "transactionid" : 864293,
      "title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification ",
      "subject" : "ARM CoreSight System Trace Macrocell (STM) Architecture Specification. This manual is reference documentation for the ARM system trace protocol. It also describes the interfaces, resources, and registers of the STM. Available as PDF.",
      "date" : 1649150417000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ihi0054:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150417483317964,
      "sysisattachment" : "3686794",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3686794,
      "size" : 648658,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8ffb70f86e16515cdbfee8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150188266,
      "syssubject" : "ARM CoreSight System Trace Macrocell (STM) Architecture Specification. This manual is reference documentation for the ARM system trace protocol. It also describes the interfaces, resources, and registers of the STM. Available as PDF.",
      "syssize" : 648658,
      "sysdate" : 1649150417000,
      "topparent" : "3686794",
      "author" : "ARM Limited",
      "label_version" : "1.1",
      "systopparentid" : 3686794,
      "content_description" : "This book describes the ARM System Trace Macrocell (STM) programmers' model architecture.",
      "wordcount" : 1603,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace", "CoreSight Debug and Trace" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150417000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8ffb70f86e16515cdbfee8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150417483317964,
      "uri" : "https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM System Trace Macrocell Programmers' Model Architecture Specification V1.1 Architecture Specification",
    "Uri" : "https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8ffb70f86e16515cdbfee8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ihi0054/b/en/pdf/IHI0054B_stm_architecture_specification_v1_1.pdf",
    "Excerpt" : "Date ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... Product Status The information in this document is final, that is for a developed ... Web Address",
    "FirstSentences" : "ARM System Trace Macrocell Programmers’ Model Architecture Specification Version 1.1 Copyright © 2010, 2013 ARM. All rights reserved. ARM IHI 0054B (ID092613) ii ARM System Trace Macrocell"
  }, {
    "title" : "ARM L210 MBIST Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2a5988295d1e18d3806c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
    "excerpt" : "All rights reserved. ... Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0302C ... Preface ... About this manual ... x Feedback ... xiii ... Introduction",
    "firstSentences" : "ARM L210 MBIST Controller Revision: r0p1 Technical Reference Manual Copyright © 2003, 2004 ARM Limited. All rights reserved. ARM DDI 0302C ii ARM L210 MBIST Controller Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM L210 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
      "excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM L210 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0302",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4984109",
        "sysurihash" : "8rb4Qq4t8F1ALD6V",
        "urihash" : "8rb4Qq4t8F1ALD6V",
        "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176388267000,
        "topparentid" : 4984109,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375256000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718649000,
        "permanentid" : "ebc98f9851d053d7ac85dc630e5b325b505d31dce8cf4c4dc79d030b8675",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5888295d1e18d38046",
        "transactionid" : 861282,
        "title" : "ARM L210 MBIST Controller Technical Reference Manual ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648718649000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0302:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718649177322852,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1851,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718624194,
        "syssize" : 1851,
        "sysdate" : 1648718649000,
        "haslayout" : "1",
        "topparent" : "4984109",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4984109,
        "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718649000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0302/c/?lang=en",
        "modified" : 1639041654000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718649177322852,
        "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM L210 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
      "Excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter provides timing sequences for loading instructions, starting the MBIST engine, ... It contains the following sections: Timing Bitmap mode.",
      "firstSentences" : "Chapter 2. Functional Description This chapter provides timing sequences for loading instructions, starting the MBIST engine, detecting failures, and retrieving the data log. It contains the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM L210 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
        "excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM L210 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0302",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4984109",
          "sysurihash" : "8rb4Qq4t8F1ALD6V",
          "urihash" : "8rb4Qq4t8F1ALD6V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en",
          "systransactionid" : 861282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176388267000,
          "topparentid" : 4984109,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375256000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718649000,
          "permanentid" : "ebc98f9851d053d7ac85dc630e5b325b505d31dce8cf4c4dc79d030b8675",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5888295d1e18d38046",
          "transactionid" : 861282,
          "title" : "ARM L210 MBIST Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648718649000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0302:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718649177322852,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1851,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718624194,
          "syssize" : 1851,
          "sysdate" : 1648718649000,
          "haslayout" : "1",
          "topparent" : "4984109",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4984109,
          "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718649000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0302/c/?lang=en",
          "modified" : 1639041654000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718649177322852,
          "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM L210 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
        "Excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0302",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4984109",
        "sysurihash" : "lBayT3ckiSFzhTFñ",
        "urihash" : "lBayT3ckiSFzhTFñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1176388267000,
        "topparentid" : 4984109,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375256000,
        "sysconcepts" : "data log ; detecting failures ; MBIST engine ; loading instructions ; timing sequences ; Functional",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 4984109,
        "parentitem" : "5e8e2a5888295d1e18d38046",
        "concepts" : "data log ; detecting failures ; MBIST engine ; loading instructions ; timing sequences ; Functional",
        "documenttype" : "html",
        "isattachment" : "4984109",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718649000,
        "permanentid" : "dcbf5e439a13a512e939cb7fed34dffc8a35ed88321626c99b1f15eef6b2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5888295d1e18d38056",
        "transactionid" : 861282,
        "title" : "Functional Description ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648718649000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0302:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718649488005365,
        "sysisattachment" : "4984109",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4984109,
        "size" : 285,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718624194,
        "syssize" : 285,
        "sysdate" : 1648718649000,
        "haslayout" : "1",
        "topparent" : "4984109",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4984109,
        "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718649000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0302/c/functional-description?lang=en",
        "modified" : 1639041654000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718649488005365,
        "uri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter provides timing sequences for loading instructions, starting the MBIST engine, ... It contains the following sections: Timing Bitmap mode.",
      "FirstSentences" : "Chapter 2. Functional Description This chapter provides timing sequences for loading instructions, starting the MBIST engine, detecting failures, and retrieving the data log. It contains the ..."
    }, {
      "title" : "Starting MBIST",
      "uri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
      "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
      "clickUri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description/timing/starting-mbist?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
      "excerpt" : "Starting MBIST After loading the MBIST instruction, drive MBISTSHIFT LOW and disable CLK ... With CLK disabled, drive MBISTRUN HIGH and, after an MBISTRUN setup time, start the ... Figure 2.2.",
      "firstSentences" : "Starting MBIST After loading the MBIST instruction, drive MBISTSHIFT LOW and disable CLK. With CLK disabled, drive MBISTRUN HIGH and, after an MBISTRUN setup time, start the PLL at the test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM L210 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
        "excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM L210 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0302",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4984109",
          "sysurihash" : "8rb4Qq4t8F1ALD6V",
          "urihash" : "8rb4Qq4t8F1ALD6V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en",
          "systransactionid" : 861282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176388267000,
          "topparentid" : 4984109,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375256000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718649000,
          "permanentid" : "ebc98f9851d053d7ac85dc630e5b325b505d31dce8cf4c4dc79d030b8675",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2a5888295d1e18d38046",
          "transactionid" : 861282,
          "title" : "ARM L210 MBIST Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648718649000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0302:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718649177322852,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1851,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718624194,
          "syssize" : 1851,
          "sysdate" : 1648718649000,
          "haslayout" : "1",
          "topparent" : "4984109",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4984109,
          "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718649000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0302/c/?lang=en",
          "modified" : 1639041654000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718649177322852,
          "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM L210 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
        "Excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Starting MBIST ",
        "document_number" : "ddi0302",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4984109",
        "sysurihash" : "3881fC7hKVcoQ9i4",
        "urihash" : "3881fC7hKVcoQ9i4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176388267000,
        "topparentid" : 4984109,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375256000,
        "sysconcepts" : "test frequency ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 4984109,
        "parentitem" : "5e8e2a5888295d1e18d38046",
        "concepts" : "test frequency ; shows",
        "documenttype" : "html",
        "isattachment" : "4984109",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718649000,
        "permanentid" : "747bee810440e9f5b334c29181a5754b9b9ed8fb5673e8a6b018316329ce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5888295d1e18d38059",
        "transactionid" : 861282,
        "title" : "Starting MBIST ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648718649000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0302:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718649312322281,
        "sysisattachment" : "4984109",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4984109,
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description/timing/starting-mbist?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718624194,
        "syssize" : 303,
        "sysdate" : 1648718649000,
        "haslayout" : "1",
        "topparent" : "4984109",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4984109,
        "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718649000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description/timing/starting-mbist?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0302/c/functional-description/timing/starting-mbist?lang=en",
        "modified" : 1639041654000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718649312322281,
        "uri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
        "syscollection" : "default"
      },
      "Title" : "Starting MBIST",
      "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0302/c/functional-description/timing/starting-mbist?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en/functional-description/timing/starting-mbist",
      "Excerpt" : "Starting MBIST After loading the MBIST instruction, drive MBISTSHIFT LOW and disable CLK ... With CLK disabled, drive MBISTRUN HIGH and, after an MBISTRUN setup time, start the ... Figure 2.2.",
      "FirstSentences" : "Starting MBIST After loading the MBIST instruction, drive MBISTSHIFT LOW and disable CLK. With CLK disabled, drive MBISTRUN HIGH and, after an MBISTRUN setup time, start the PLL at the test ..."
    }, {
      "title" : "ARM L210 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
      "excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM L210 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0302",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4984109",
        "sysurihash" : "8rb4Qq4t8F1ALD6V",
        "urihash" : "8rb4Qq4t8F1ALD6V",
        "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "systransactionid" : 861282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176388267000,
        "topparentid" : 4984109,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375256000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718649000,
        "permanentid" : "ebc98f9851d053d7ac85dc630e5b325b505d31dce8cf4c4dc79d030b8675",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2a5888295d1e18d38046",
        "transactionid" : 861282,
        "title" : "ARM L210 MBIST Controller Technical Reference Manual ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648718649000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0302:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718649177322852,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1851,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718624194,
        "syssize" : 1851,
        "sysdate" : 1648718649000,
        "haslayout" : "1",
        "topparent" : "4984109",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4984109,
        "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718649000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0302/c/?lang=en",
        "modified" : 1639041654000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718649177322852,
        "uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM L210 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0302/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en",
      "Excerpt" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "ARM L210 MBIST Controller Technical Reference Manual Copyright 2003, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 28,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM L210 MBIST Controller Technical Reference Manual ",
      "document_number" : "ddi0302",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4984109",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "1cFCj2DJmbg5vð6E",
      "urihash" : "1cFCj2DJmbg5vð6E",
      "sysuri" : "https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
      "systransactionid" : 861282,
      "copyright" : "Copyright © 2003, 2004 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176388267000,
      "topparentid" : 4984109,
      "numberofpages" : 48,
      "sysconcepts" : "ARM L210 ; RAM arrays ; data log ; documentation ; MBIST controller ; select inputs ; operating frequency ; traditional method ; timing diagrams ; detecting failures ; multiplexers ; conventions ; failure ; clock ; detection ; block address",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 4984109,
      "parentitem" : "5e8e2a5888295d1e18d38046",
      "concepts" : "ARM L210 ; RAM arrays ; data log ; documentation ; MBIST controller ; select inputs ; operating frequency ; traditional method ; timing diagrams ; detecting failures ; multiplexers ; conventions ; failure ; clock ; detection ; block address",
      "documenttype" : "pdf",
      "isattachment" : "4984109",
      "sysindexeddate" : 1648718655000,
      "permanentid" : "9495f7bd31dc718b50322b99df80661d1818b8e2e85494700eaf19dfe32b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2a5988295d1e18d3806c",
      "transactionid" : 861282,
      "title" : "ARM L210 MBIST Controller Technical Reference Manual ",
      "date" : 1648718655000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0302:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718655726297647,
      "sysisattachment" : "4984109",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4984109,
      "size" : 400135,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2a5988295d1e18d3806c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718625621,
      "syssize" : 400135,
      "sysdate" : 1648718655000,
      "topparent" : "4984109",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 4984109,
      "content_description" : "This manual describes the ARM L210 Memory Built-In Self Test (MBIST) Controller.",
      "wordcount" : 960,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718655000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2a5988295d1e18d3806c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718655726297647,
      "uri" : "https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM L210 MBIST Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2a5988295d1e18d3806c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0302/c/en/pdf/DDI0302.pdf",
    "Excerpt" : "All rights reserved. ... Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0302C ... Preface ... About this manual ... x Feedback ... xiii ... Introduction",
    "FirstSentences" : "ARM L210 MBIST Controller Revision: r0p1 Technical Reference Manual Copyright © 2003, 2004 ARM Limited. All rights reserved. ARM DDI 0302C ii ARM L210 MBIST Controller Technical Reference Manual"
  }, {
    "title" : "Assembly language power instructions",
    "uri" : "https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
    "printableUri" : "https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
    "clickUri" : "https://developer.arm.com/documentation/100960/0100/Assembly-language-power-instructions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
    "excerpt" : "The WFI instruction is widely used in systems that are battery powered. ... WFE is similar to WFI. ... SEV signals an event to all cores. ... Assembly language power instructions Armv8-A",
    "firstSentences" : "Assembly language power instructions ARM assembly language includes instructions that can be used to place the core in a low-power state. The architecture defines these instructions as hints, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARMv8-A Power management",
      "uri" : "https://developer.arm.com/documentation/100960/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100960/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
      "excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
      "firstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-A Power management ",
        "document_number" : "100960",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3717453",
        "sysurihash" : "ñMlU8LV68KT4iCz2",
        "urihash" : "ñMlU8LV68KT4iCz2",
        "sysuri" : "https://developer.arm.com/documentation/100960/0100/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593688290000,
        "topparentid" : 3717453,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593688504000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145761000,
        "permanentid" : "81b92c11b2540957ad786e6f744ee36d9c277e683cb3d56fe691638c7248",
        "syslanguage" : [ "English" ],
        "itemid" : "5efdc1b8dbdee951c1cd2ba3",
        "transactionid" : 864199,
        "title" : "ARMv8-A Power management ",
        "products" : [ "Armv8-A" ],
        "date" : 1649145761000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100960:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145761247571616,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 183,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145607541,
        "syssize" : 183,
        "sysdate" : 1649145761000,
        "haslayout" : "1",
        "topparent" : "3717453",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3717453,
        "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145761000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100960/0100/?lang=en",
        "modified" : 1636471214000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145761247571616,
        "uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-A Power management",
      "Uri" : "https://developer.arm.com/documentation/100960/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
      "Excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
      "FirstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A"
    },
    "childResults" : [ {
      "title" : "Dynamic Voltage and Frequency Scaling",
      "uri" : "https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
      "printableUri" : "https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
      "clickUri" : "https://developer.arm.com/documentation/100960/0100/Dynamic-Voltage-and-Frequency-Scaling?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
      "excerpt" : "Power savings are achieved by adjusting the frequency of a core clock. At lower frequencies, the core can also operate at lower voltages. ... Dynamic Voltage and Frequency Scaling Armv8-A",
      "firstSentences" : "Dynamic Voltage and Frequency Scaling Many systems operate under conditions where their workload is variable. Therefore it is useful to be able to reduce or increase the core performance to match ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-A Power management",
        "uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100960/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
        "excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "firstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-A Power management ",
          "document_number" : "100960",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3717453",
          "sysurihash" : "ñMlU8LV68KT4iCz2",
          "urihash" : "ñMlU8LV68KT4iCz2",
          "sysuri" : "https://developer.arm.com/documentation/100960/0100/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593688290000,
          "topparentid" : 3717453,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593688504000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145761000,
          "permanentid" : "81b92c11b2540957ad786e6f744ee36d9c277e683cb3d56fe691638c7248",
          "syslanguage" : [ "English" ],
          "itemid" : "5efdc1b8dbdee951c1cd2ba3",
          "transactionid" : 864199,
          "title" : "ARMv8-A Power management ",
          "products" : [ "Armv8-A" ],
          "date" : 1649145761000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100960:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145761247571616,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 183,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145607541,
          "syssize" : 183,
          "sysdate" : 1649145761000,
          "haslayout" : "1",
          "topparent" : "3717453",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3717453,
          "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
          "wordcount" : 16,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145761000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100960/0100/?lang=en",
          "modified" : 1636471214000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145761247571616,
          "uri" : "https://developer.arm.com/documentation/100960/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-A Power management",
        "Uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
        "Excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "FirstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Dynamic Voltage and Frequency Scaling ",
        "document_number" : "100960",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3717453",
        "sysurihash" : "98y4Erv81Q7k3E5x",
        "urihash" : "98y4Erv81Q7k3E5x",
        "sysuri" : "https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593688290000,
        "topparentid" : 3717453,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593688504000,
        "sysconcepts" : "operational voltage ; power consumption ; frequencies ; core ; energy ; savings ; workload ; policies ; thermal limits ; collectively termed ; attainable OPPs ; reducing supply ; switching capacitance",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3717453,
        "parentitem" : "5efdc1b8dbdee951c1cd2ba3",
        "concepts" : "operational voltage ; power consumption ; frequencies ; core ; energy ; savings ; workload ; policies ; thermal limits ; collectively termed ; attainable OPPs ; reducing supply ; switching capacitance",
        "documenttype" : "html",
        "isattachment" : "3717453",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145863000,
        "permanentid" : "23495ca42e17d482a0abfb1fff8ed446cb1ba7916be0a5de34189f896c59",
        "syslanguage" : [ "English" ],
        "itemid" : "5efdc1b8dbdee951c1cd2ba7",
        "transactionid" : 864202,
        "title" : "Dynamic Voltage and Frequency Scaling ",
        "products" : [ "Armv8-A" ],
        "date" : 1649145863000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100960:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145863029290918,
        "sysisattachment" : "3717453",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3717453,
        "size" : 1830,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100960/0100/Dynamic-Voltage-and-Frequency-Scaling?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145607541,
        "syssize" : 1830,
        "sysdate" : 1649145863000,
        "haslayout" : "1",
        "topparent" : "3717453",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3717453,
        "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
        "wordcount" : 125,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145863000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/Dynamic-Voltage-and-Frequency-Scaling?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100960/0100/Dynamic-Voltage-and-Frequency-Scaling?lang=en",
        "modified" : 1636471214000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145863029290918,
        "uri" : "https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
        "syscollection" : "default"
      },
      "Title" : "Dynamic Voltage and Frequency Scaling",
      "Uri" : "https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
      "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
      "ClickUri" : "https://developer.arm.com/documentation/100960/0100/Dynamic-Voltage-and-Frequency-Scaling?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/Dynamic-Voltage-and-Frequency-Scaling",
      "Excerpt" : "Power savings are achieved by adjusting the frequency of a core clock. At lower frequencies, the core can also operate at lower voltages. ... Dynamic Voltage and Frequency Scaling Armv8-A",
      "FirstSentences" : "Dynamic Voltage and Frequency Scaling Many systems operate under conditions where their workload is variable. Therefore it is useful to be able to reduce or increase the core performance to match ..."
    }, {
      "title" : "ARMv8-A Power management",
      "uri" : "https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5efdc1b8dbdee951c1cd2baa",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
      "excerpt" : "we ... 2.1 ... 3 ... 5 ... Contents ... ARMv8-A Power Management ... 4 Idle management ... 5 Power and clocking ... 5 Standby ... 6 Retention ... 6 Power down ... 6 Dormant mode ... 7 Hotplug",
      "firstSentences" : "ARMv8-A Power management we CARMvc8t -UA sPeor Guir de onne Version 0.1 management Version 1.0 Page 1 of 10 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100960_0100_en",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-A Power management",
        "uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100960/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
        "excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "firstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-A Power management ",
          "document_number" : "100960",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3717453",
          "sysurihash" : "ñMlU8LV68KT4iCz2",
          "urihash" : "ñMlU8LV68KT4iCz2",
          "sysuri" : "https://developer.arm.com/documentation/100960/0100/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593688290000,
          "topparentid" : 3717453,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593688504000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145761000,
          "permanentid" : "81b92c11b2540957ad786e6f744ee36d9c277e683cb3d56fe691638c7248",
          "syslanguage" : [ "English" ],
          "itemid" : "5efdc1b8dbdee951c1cd2ba3",
          "transactionid" : 864199,
          "title" : "ARMv8-A Power management ",
          "products" : [ "Armv8-A" ],
          "date" : 1649145761000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100960:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145761247571616,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 183,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145607541,
          "syssize" : 183,
          "sysdate" : 1649145761000,
          "haslayout" : "1",
          "topparent" : "3717453",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3717453,
          "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
          "wordcount" : 16,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145761000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100960/0100/?lang=en",
          "modified" : 1636471214000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145761247571616,
          "uri" : "https://developer.arm.com/documentation/100960/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-A Power management",
        "Uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
        "Excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "FirstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-A Power management ",
        "document_number" : "100960",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3717453",
        "sysauthor" : "Ian Fowler",
        "sysurihash" : "VPem0y8ubRgzIxQx",
        "urihash" : "VPem0y8ubRgzIxQx",
        "sysuri" : "https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
        "systransactionid" : 864201,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1593688290000,
        "topparentid" : 3717453,
        "numberofpages" : 10,
        "sysconcepts" : "cores ; frequencies ; leakage currents ; instructions ; ARM ; dormant mode ; power management ; operating systems ; coherency domain ; energy use ; OSPM ; hotplugging ; external debugger ; wakeup event ; policies ; energy",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "syscompany" : "Arm",
        "attachmentparentid" : 3717453,
        "parentitem" : "5efdc1b8dbdee951c1cd2ba3",
        "concepts" : "cores ; frequencies ; leakage currents ; instructions ; ARM ; dormant mode ; power management ; operating systems ; coherency domain ; energy use ; OSPM ; hotplugging ; external debugger ; wakeup event ; policies ; energy",
        "documenttype" : "pdf",
        "isattachment" : "3717453",
        "sysindexeddate" : 1649145825000,
        "permanentid" : "4141c245224b9be9495dae84c7c9cfe485ecc2c7453322cb8a6efe6a4971",
        "syslanguage" : [ "English" ],
        "itemid" : "5efdc1b8dbdee951c1cd2baa",
        "transactionid" : 864201,
        "title" : "ARMv8-A Power management ",
        "date" : 1649145825000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100960:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145825857941260,
        "sysisattachment" : "3717453",
        "navigationhierarchiescontenttype" : "Guide",
        "company" : "Arm",
        "sysattachmentparentid" : 3717453,
        "size" : 623644,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5efdc1b8dbdee951c1cd2baa",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145608914,
        "syssize" : 623644,
        "sysdate" : 1649145825000,
        "topparent" : "3717453",
        "author" : "Ian Fowler",
        "label_version" : "1.0",
        "systopparentid" : 3717453,
        "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
        "wordcount" : 764,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145825000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5efdc1b8dbdee951c1cd2baa",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145825857941260,
        "uri" : "https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-A Power management",
      "Uri" : "https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5efdc1b8dbdee951c1cd2baa",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/pdf/armv8_a_power_management_100960_0100_en.pdf",
      "Excerpt" : "we ... 2.1 ... 3 ... 5 ... Contents ... ARMv8-A Power Management ... 4 Idle management ... 5 Power and clocking ... 5 Standby ... 6 Retention ... 6 Power down ... 6 Dormant mode ... 7 Hotplug",
      "FirstSentences" : "ARMv8-A Power management we CARMvc8t -UA sPeor Guir de onne Version 0.1 management Version 1.0 Page 1 of 10 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100960_0100_en"
    }, {
      "title" : "Idle management",
      "uri" : "https://developer.arm.com/documentation/100960/0100/en/Idle-management",
      "printableUri" : "https://developer.arm.com/documentation/100960/0100/en/Idle-management",
      "clickUri" : "https://developer.arm.com/documentation/100960/0100/Idle-management?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/Idle-management",
      "excerpt" : "Changing from low-power retention to running operation does not require a reset of the core. ... This means that all data, operating conditions and operating states are lost.",
      "firstSentences" : "Idle management Idle management is normally under the control of the operating system. In such a case, when a core is idle, Operating System Power Management (OSPM) moves it into a low-power state.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARMv8-A Power management",
        "uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100960/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
        "excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "firstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARMv8-A Power management ",
          "document_number" : "100960",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3717453",
          "sysurihash" : "ñMlU8LV68KT4iCz2",
          "urihash" : "ñMlU8LV68KT4iCz2",
          "sysuri" : "https://developer.arm.com/documentation/100960/0100/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593688290000,
          "topparentid" : 3717453,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593688504000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145761000,
          "permanentid" : "81b92c11b2540957ad786e6f744ee36d9c277e683cb3d56fe691638c7248",
          "syslanguage" : [ "English" ],
          "itemid" : "5efdc1b8dbdee951c1cd2ba3",
          "transactionid" : 864199,
          "title" : "ARMv8-A Power management ",
          "products" : [ "Armv8-A" ],
          "date" : 1649145761000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100960:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145761247571616,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 183,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145607541,
          "syssize" : 183,
          "sysdate" : 1649145761000,
          "haslayout" : "1",
          "topparent" : "3717453",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3717453,
          "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
          "wordcount" : 16,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145761000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100960/0100/?lang=en",
          "modified" : 1636471214000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145761247571616,
          "uri" : "https://developer.arm.com/documentation/100960/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARMv8-A Power management",
        "Uri" : "https://developer.arm.com/documentation/100960/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100960/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en",
        "Excerpt" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A",
        "FirstSentences" : "ARMv8-A Power management Idle management Dynamic Voltage and Frequency Scaling Assembly language power instructions Power State Coordination Interface ARMv8-A Power management Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Idle management ",
        "document_number" : "100960",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3717453",
        "sysurihash" : "3DSmaSnQvmYZZQxt",
        "urihash" : "3DSmaSnQvmYZZQxt",
        "sysuri" : "https://developer.arm.com/documentation/100960/0100/en/Idle-management",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593688290000,
        "topparentid" : 3717453,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593688504000,
        "sysconcepts" : "cores ; operating system ; power ; idle management ; latencies ; entry ; dormant mode ; control ; coherence domain ; hotplugging ; instructions ; external debugger ; clock-gating",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3717453,
        "parentitem" : "5efdc1b8dbdee951c1cd2ba3",
        "concepts" : "cores ; operating system ; power ; idle management ; latencies ; entry ; dormant mode ; control ; coherence domain ; hotplugging ; instructions ; external debugger ; clock-gating",
        "documenttype" : "html",
        "isattachment" : "3717453",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "c73a1a2239744ab967731639516a4923572b047dfd579f7932c36dde2d06",
        "syslanguage" : [ "English" ],
        "itemid" : "5efdc1b8dbdee951c1cd2ba6",
        "transactionid" : 864199,
        "title" : "Idle management ",
        "products" : [ "Armv8-A" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100960:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770081610761,
        "sysisattachment" : "3717453",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3717453,
        "size" : 8995,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100960/0100/Idle-management?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145607541,
        "syssize" : 8995,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3717453",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3717453,
        "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
        "wordcount" : 440,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/Idle-management?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100960/0100/Idle-management?lang=en",
        "modified" : 1636471214000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770081610761,
        "uri" : "https://developer.arm.com/documentation/100960/0100/en/Idle-management",
        "syscollection" : "default"
      },
      "Title" : "Idle management",
      "Uri" : "https://developer.arm.com/documentation/100960/0100/en/Idle-management",
      "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en/Idle-management",
      "ClickUri" : "https://developer.arm.com/documentation/100960/0100/Idle-management?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/Idle-management",
      "Excerpt" : "Changing from low-power retention to running operation does not require a reset of the core. ... This means that all data, operating conditions and operating states are lost.",
      "FirstSentences" : "Idle management Idle management is normally under the control of the operating system. In such a case, when a core is idle, Operating System Power Management (OSPM) moves it into a low-power state."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Assembly language power instructions ",
      "document_number" : "100960",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "3717453",
      "sysurihash" : "rYñsZfRAbAxv88cL",
      "urihash" : "rYñsZfRAbAxv88cL",
      "sysuri" : "https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
      "systransactionid" : 864202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1593688290000,
      "topparentid" : 3717453,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1593688504000,
      "sysconcepts" : "cores ; instructions ; power consumption ; assembly language ; meaning ; SEV ; WFE ; execution ; generic timer ; standby mode ; Mobile telephones ; leakage currents ; processor family ; low-power state ; architecture",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 3717453,
      "parentitem" : "5efdc1b8dbdee951c1cd2ba3",
      "concepts" : "cores ; instructions ; power consumption ; assembly language ; meaning ; SEV ; WFE ; execution ; generic timer ; standby mode ; Mobile telephones ; leakage currents ; processor family ; low-power state ; architecture",
      "documenttype" : "html",
      "isattachment" : "3717453",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145863000,
      "permanentid" : "67bd5844177cc6088f1f19e3a3f51e6c7f1659534bf32032711e8951b45b",
      "syslanguage" : [ "English" ],
      "itemid" : "5efdc1b8dbdee951c1cd2ba8",
      "transactionid" : 864202,
      "title" : "Assembly language power instructions ",
      "products" : [ "Armv8-A" ],
      "date" : 1649145863000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100960:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145863399572186,
      "sysisattachment" : "3717453",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3717453,
      "size" : 1560,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100960/0100/Assembly-language-power-instructions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145607541,
      "syssize" : 1560,
      "sysdate" : 1649145863000,
      "haslayout" : "1",
      "topparent" : "3717453",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3717453,
      "content_description" : "This guide describes the hardware design features built into ARM cores that are aimed at reducing power use.",
      "wordcount" : 137,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145863000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100960/0100/Assembly-language-power-instructions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100960/0100/Assembly-language-power-instructions?lang=en",
      "modified" : 1636471214000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145863399572186,
      "uri" : "https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
      "syscollection" : "default"
    },
    "Title" : "Assembly language power instructions",
    "Uri" : "https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
    "PrintableUri" : "https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
    "ClickUri" : "https://developer.arm.com/documentation/100960/0100/Assembly-language-power-instructions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100960/0100/en/Assembly-language-power-instructions",
    "Excerpt" : "The WFI instruction is widely used in systems that are battery powered. ... WFE is similar to WFI. ... SEV signals an event to all cores. ... Assembly language power instructions Armv8-A",
    "FirstSentences" : "Assembly language power instructions ARM assembly language includes instructions that can be used to place the core in a low-power state. The architecture defines these instructions as hints, ..."
  }, {
    "title" : "AMBA APB interface",
    "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and ... The AMBA APB is a local secondary bus that provides a low-power extension to the ...",
    "firstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and control registers, and transmit and receive FIFO memories. The AMBA APB is a local secondary ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
      "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysurihash" : "3cte40uSdd2kfQww",
        "urihash" : "3cte40uSdd2kfQww",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379718000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145757000,
        "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc6fd977155116a92ff",
        "transactionid" : 864199,
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145757490531256,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3985,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145587833,
        "syssize" : 3985,
        "sysdate" : 1649145757000,
        "haslayout" : "1",
        "topparent" : "3508023",
        "label_version" : "r1p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 282,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0194/h/?lang=en",
        "modified" : 1638975491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145757490531256,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
      "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell SSP overview PrimeCell SSP functional ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell Synchronous Serial Port (PL022). It contains the following sections: PrimeCell SSP overview ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "document_number" : "ddi0194",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508023",
          "sysurihash" : "3cte40uSdd2kfQww",
          "urihash" : "3cte40uSdd2kfQww",
          "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453815808000,
          "topparentid" : 3508023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379718000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145757000,
          "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3bc6fd977155116a92ff",
          "transactionid" : 864199,
          "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0194:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145757490531256,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3985,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145587833,
          "syssize" : 3985,
          "sysdate" : 1649145757000,
          "haslayout" : "1",
          "topparent" : "3508023",
          "label_version" : "r1p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508023,
          "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0194/h/?lang=en",
          "modified" : 1638975491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145757490531256,
          "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysurihash" : "j0qvb9kkkSuDsbEa",
        "urihash" : "j0qvb9kkkSuDsbEa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379718000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3508023,
        "parentitem" : "5e8e3bc6fd977155116a92ff",
        "documenttype" : "html",
        "isattachment" : "3508023",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145771000,
        "permanentid" : "ce3c06e4eec551a16d8d94a1cbd600e04d20a21ed23c30ded3e145afe67d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc6fd977155116a9314",
        "transactionid" : 864199,
        "title" : "Functional Overview ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145771000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145771093558570,
        "sysisattachment" : "3508023",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508023,
        "size" : 290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145587833,
        "syssize" : 290,
        "sysdate" : 1649145771000,
        "haslayout" : "1",
        "topparent" : "3508023",
        "label_version" : "r1p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145771000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0194/h/functional-overview?lang=en",
        "modified" : 1638975491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145771093558570,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell SSP overview PrimeCell SSP functional ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell Synchronous Serial Port (PL022). It contains the following sections: PrimeCell SSP overview ..."
    }, {
      "title" : "PrimeCell SSP functional description",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "excerpt" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. ... PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic.",
      "firstSentences" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. Figure 2.1. PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "document_number" : "ddi0194",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508023",
          "sysurihash" : "3cte40uSdd2kfQww",
          "urihash" : "3cte40uSdd2kfQww",
          "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453815808000,
          "topparentid" : 3508023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379718000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145757000,
          "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3bc6fd977155116a92ff",
          "transactionid" : 864199,
          "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0194:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145757490531256,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3985,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145587833,
          "syssize" : 3985,
          "sysdate" : 1649145757000,
          "haslayout" : "1",
          "topparent" : "3508023",
          "label_version" : "r1p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508023,
          "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0194/h/?lang=en",
          "modified" : 1638975491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145757490531256,
          "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell SSP functional description ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysurihash" : "ñEñFtNQnqbaK3iaF",
        "urihash" : "ñEñFtNQnqbaK3iaF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379718000,
        "sysconcepts" : "block diagram ; PrimeCell ; FIFO ; registers ; interface ; Clock prescaler ; clarity",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3508023,
        "parentitem" : "5e8e3bc6fd977155116a92ff",
        "concepts" : "block diagram ; PrimeCell ; FIFO ; registers ; interface ; Clock prescaler ; clarity",
        "documenttype" : "html",
        "isattachment" : "3508023",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145766000,
        "permanentid" : "cec8a6173ca87ede249f3bc8a25e28eec971c126a6087fa79030544258cd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc6fd977155116a9316",
        "transactionid" : 864199,
        "title" : "PrimeCell SSP functional description ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145766514239731,
        "sysisattachment" : "3508023",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508023,
        "size" : 484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145587833,
        "syssize" : 484,
        "sysdate" : 1649145766000,
        "haslayout" : "1",
        "topparent" : "3508023",
        "label_version" : "r1p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
        "modified" : 1638975491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145766514239731,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell SSP functional description",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "Excerpt" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. ... PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic.",
      "FirstSentences" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. Figure 2.1. PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic. The ..."
    }, {
      "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "excerpt" : "Change ... Fourth release ... Seventh release ... Eighth release ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”.",
      "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Revision: r1p4 Technical Reference Manual Copyright © 2000-2001, 2009, 2011, 2016. All rights reserved. ARM DDI 0194H (ID012616) ARM DDI 0194H ID012616",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "document_number" : "ddi0194",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508023",
          "sysurihash" : "3cte40uSdd2kfQww",
          "urihash" : "3cte40uSdd2kfQww",
          "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453815808000,
          "topparentid" : 3508023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379718000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145757000,
          "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3bc6fd977155116a92ff",
          "transactionid" : 864199,
          "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0194:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145757490531256,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3985,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145587833,
          "syssize" : 3985,
          "sysdate" : 1649145757000,
          "haslayout" : "1",
          "topparent" : "3508023",
          "label_version" : "r1p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508023,
          "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0194/h/?lang=en",
          "modified" : 1638975491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145757490531256,
          "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "FawDAKgMFgyzRC8N",
        "urihash" : "FawDAKgMFgyzRC8N",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
        "keywords" : "AMBA, Peripherals, CoreLink 400, APB Peripherals",
        "systransactionid" : 864199,
        "copyright" : "Copyright ©€2000-2001, 2009, 2011, 2016. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "numberofpages" : 78,
        "sysconcepts" : "PrimeCell ; signals ; registers ; programming ; slaves ; frame format ; assignments ; peripherals ; active-LOW ; masters ; Motorola SPI ; transmissions ; configurations ; control registers ; synchronous serial ; rising edges",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3508023,
        "parentitem" : "5e8e3bc6fd977155116a92ff",
        "concepts" : "PrimeCell ; signals ; registers ; programming ; slaves ; frame format ; assignments ; peripherals ; active-LOW ; masters ; Motorola SPI ; transmissions ; configurations ; control registers ; synchronous serial ; rising edges",
        "documenttype" : "pdf",
        "isattachment" : "3508023",
        "sysindexeddate" : 1649145758000,
        "permanentid" : "2944bf0ff9d293b58a8bdf72619458b7bc42a52b77c814e9ca11fe6647bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc7fd977155116a9361",
        "transactionid" : 864199,
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "subject" : "ARM PrimeCell Synchronous Serial Port (PL022)\nTechnical Reference Manual. This book provides reference documentation\nfor System-on-Chip (SoC) engineers who want to integrate the ARM\nPrimeCell SSP peripheral into a system. It describes functional\nblocks, registers, programming details, and signals.",
        "date" : 1649145758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145758555894140,
        "sysisattachment" : "3508023",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508023,
        "size" : 817606,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145589321,
        "syssubject" : "ARM PrimeCell Synchronous Serial Port (PL022)\nTechnical Reference Manual. This book provides reference documentation\nfor System-on-Chip (SoC) engineers who want to integrate the ARM\nPrimeCell SSP peripheral into a system. It describes functional\nblocks, registers, programming details, and signals.",
        "syssize" : 817606,
        "sysdate" : 1649145758000,
        "topparent" : "3508023",
        "author" : "ARM Limited",
        "label_version" : "r1p4",
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 1483,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145758000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145758555894140,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "Excerpt" : "Change ... Fourth release ... Seventh release ... Eighth release ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”.",
      "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Revision: r1p4 Technical Reference Manual Copyright © 2000-2001, 2009, 2011, 2016. All rights reserved. ARM DDI 0194H (ID012616) ARM DDI 0194H ID012616"
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA APB interface ",
      "document_number" : "ddi0194",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508023",
      "sysurihash" : "XuinX5ðk7HDiRHVO",
      "urihash" : "XuinX5ðk7HDiRHVO",
      "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
      "systransactionid" : 864202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1453815808000,
      "topparentid" : 3508023,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586379718000,
      "sysconcepts" : "bus ; registers ; control ; using memory-mapped ; narrow-bus peripherals ; Advanced High-performance ; low-power extension ; FIFO memories",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3508023,
      "parentitem" : "5e8e3bc6fd977155116a92ff",
      "concepts" : "bus ; registers ; control ; using memory-mapped ; narrow-bus peripherals ; Advanced High-performance ; low-power extension ; FIFO memories",
      "documenttype" : "html",
      "isattachment" : "3508023",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145850000,
      "permanentid" : "75001f6b4476161377f1ff5ab9951b0559322d33ed56713ff1d89be89cdd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3bc6fd977155116a9317",
      "transactionid" : 864202,
      "title" : "AMBA APB interface ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649145850000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0194:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145850320582704,
      "sysisattachment" : "3508023",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508023,
      "size" : 542,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145587833,
      "syssize" : 542,
      "sysdate" : 1649145850000,
      "haslayout" : "1",
      "topparent" : "3508023",
      "label_version" : "r1p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508023,
      "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
      "wordcount" : 53,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145850000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
      "modified" : 1638975491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145850320582704,
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
      "syscollection" : "default"
    },
    "Title" : "AMBA APB interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "Excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and ... The AMBA APB is a local secondary bus that provides a low-power extension to the ...",
    "FirstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and control registers, and transmit and receive FIFO memories. The AMBA APB is a local secondary ..."
  }, {
    "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "excerpt" : "Neither the whole nor any part of the information contained in, or the product ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.1",
    "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Revision: r1p3 Technical Reference Manual Copyright © 2011-2014 ARM. All rights reserved. ARM DDI 0466F (ID071414) ARM DDI 0466F ID071414 CoreLink DMC- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "uZGOBsZI6icfBmCi",
        "urihash" : "uZGOBsZI6icfBmCi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f42",
        "transactionid" : 864199,
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770166742572,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145596009,
        "syssize" : 2085,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770166742572,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "uZGOBsZI6icfBmCi",
        "urihash" : "uZGOBsZI6icfBmCi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f42",
        "transactionid" : 864199,
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770166742572,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145596009,
        "syssize" : 2085,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770166742572,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Product documentation, design flow, and architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "excerpt" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical ... These are required at all stages of the design flow.",
      "firstSentences" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical Reference Manual Supplement The TRM and TRM Supplement ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0466",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511945",
          "sysurihash" : "uZGOBsZI6icfBmCi",
          "urihash" : "uZGOBsZI6icfBmCi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1405357954000,
          "topparentid" : 3511945,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145770000,
          "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f42",
          "transactionid" : 864199,
          "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-400" ],
          "date" : 1649145770000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0466:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145770166742572,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145596009,
          "syssize" : 2085,
          "sysdate" : 1649145770000,
          "haslayout" : "1",
          "topparent" : "3511945",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511945,
          "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145770000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0466/f/?lang=en",
          "modified" : 1639132966000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145770166742572,
          "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Product documentation, design flow, and architecture ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "F3kqcnL0E9vKhC5K",
        "urihash" : "F3kqcnL0E9vKhC5K",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "build configuration ; design flow ; Reference Manual ; supplement ; functionality ; documentation ; confidential book ; integration ; Transfer Level ; reconfigure ; architecture",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "attachmentparentid" : 3511945,
        "parentitem" : "5e8f10bf7100066a414f6f42",
        "concepts" : "build configuration ; design flow ; Reference Manual ; supplement ; functionality ; documentation ; confidential book ; integration ; Transfer Level ; reconfigure ; architecture",
        "documenttype" : "html",
        "isattachment" : "3511945",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "40d807b2bfa209a5175d46d564106cec6261b924e992a0ad47263321b750",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f72",
        "transactionid" : 864199,
        "title" : "Product documentation, design flow, and architecture ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770009307698,
        "sysisattachment" : "3511945",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511945,
        "size" : 1923,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145595978,
        "syssize" : 1923,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770009307698,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
        "syscollection" : "default"
      },
      "Title" : "Product documentation, design flow, and architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "Excerpt" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical ... These are required at all stages of the design flow.",
      "FirstSentences" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical Reference Manual Supplement The TRM and TRM Supplement ..."
    }, {
      "title" : "Intended audience",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "excerpt" : "Intended audience This book is written for system designers, system integrators, and programmers who ... The DMC-400 provides an interface between the Advanced Coherency Extensions (ACE-Lite) ...",
      "firstSentences" : "Intended audience This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) device that uses the DMC-400. The DMC-400 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0466",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511945",
          "sysurihash" : "uZGOBsZI6icfBmCi",
          "urihash" : "uZGOBsZI6icfBmCi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1405357954000,
          "topparentid" : 3511945,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145770000,
          "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f42",
          "transactionid" : 864199,
          "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-400" ],
          "date" : 1649145770000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0466:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145770166742572,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145596009,
          "syssize" : 2085,
          "sysdate" : 1649145770000,
          "haslayout" : "1",
          "topparent" : "3511945",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511945,
          "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145770000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0466/f/?lang=en",
          "modified" : 1639132966000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145770166742572,
          "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Intended audience ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "sjXo5hl0pwFñNUVa",
        "urihash" : "sjXo5hl0pwFñNUVa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "designing ; Intended audience ; SoC ; System-on-Chip ; programmers",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "attachmentparentid" : 3511945,
        "parentitem" : "5e8f10bf7100066a414f6f42",
        "concepts" : "designing ; Intended audience ; SoC ; System-on-Chip ; programmers",
        "documenttype" : "html",
        "isattachment" : "3511945",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145769000,
        "permanentid" : "f3e62998320939e6fd4360515cf4858df34044ed5cd166037988d74b6140",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f53",
        "transactionid" : 864199,
        "title" : "Intended audience ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145769000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145769913702000,
        "sysisattachment" : "3511945",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511945,
        "size" : 359,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145595978,
        "syssize" : 359,
        "sysdate" : 1649145769000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145769000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145769913702000,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
        "syscollection" : "default"
      },
      "Title" : "Intended audience",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "Excerpt" : "Intended audience This book is written for system designers, system integrators, and programmers who ... The DMC-400 provides an interface between the Advanced Coherency Extensions (ACE-Lite) ...",
      "FirstSentences" : "Intended audience This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) device that uses the DMC-400. The DMC-400 ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
      "document_number" : "ddi0466",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3511945",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "cKPrIBJPVNNeñKzJ",
      "urihash" : "cKPrIBJPVNNeñKzJ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
      "keywords" : "CoreLink 400, Dynamic Memory, Memory Controllers",
      "systransactionid" : 864202,
      "copyright" : "Copyright ©€2011-2014 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1405357954000,
      "topparentid" : 3511945,
      "numberofpages" : 44,
      "sysconcepts" : "signals ; functionality ; interfaces ; dfi ; ARM ; documentation ; configuration options ; integration ; designing ; acceptance capability ; third parties ; Supplement ; Adobe Acrobat ; publications ; active-LOW ; conventions",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
      "attachmentparentid" : 3511945,
      "parentitem" : "5e8f10bf7100066a414f6f42",
      "concepts" : "signals ; functionality ; interfaces ; dfi ; ARM ; documentation ; configuration options ; integration ; designing ; acceptance capability ; third parties ; Supplement ; Adobe Acrobat ; publications ; active-LOW ; conventions",
      "documenttype" : "pdf",
      "isattachment" : "3511945",
      "sysindexeddate" : 1649145850000,
      "permanentid" : "e27755835b180a6f1f982e48d8cd54b12579a9f1c2e191fdf8e181adbe74",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f10c07100066a414f6fc7",
      "transactionid" : 864202,
      "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
      "subject" : "ARM CoreLink Dynamic Memory Controller DMC-400 Technical Reference Manual (TRM). This guide gives reference documentation for the ARM DMC-400 Dynamic Memory Controller. It describes each interface and the function of the DMC-400. PDF format.",
      "date" : 1649145850000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0466:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145850060272149,
      "sysisattachment" : "3511945",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3511945,
      "size" : 402874,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145597922,
      "syssubject" : "ARM CoreLink Dynamic Memory Controller DMC-400 Technical Reference Manual (TRM). This guide gives reference documentation for the ARM DMC-400 Dynamic Memory Controller. It describes each interface and the function of the DMC-400. PDF format.",
      "syssize" : 402874,
      "sysdate" : 1649145850000,
      "topparent" : "3511945",
      "author" : "ARM Limited",
      "label_version" : "r1p3",
      "systopparentid" : 3511945,
      "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
      "wordcount" : 1199,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145850000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145850060272149,
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "Excerpt" : "Neither the whole nor any part of the information contained in, or the product ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.1",
    "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Revision: r1p3 Technical Reference Manual Copyright © 2011-2014 ARM. All rights reserved. ARM DDI 0466F (ID071414) ARM DDI 0466F ID071414 CoreLink DMC- ..."
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "printableUri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "clickUri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33",
    "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "1P4Us2ECZ60mo60r",
        "urihash" : "1P4Us2ECZ60mo60r",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d594071e0",
        "transactionid" : 864198,
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696444234263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4218,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556816,
        "syssize" : 4218,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696444234263,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "1P4Us2ECZ60mo60r",
        "urihash" : "1P4Us2ECZ60mo60r",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d594071e0",
        "transactionid" : 864198,
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696444234263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4218,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556816,
        "syssize" : 4218,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696444234263,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Modes of operation and execution",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "excerpt" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33",
      "firstSentences" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "document_number" : "100232",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443073",
          "sysurihash" : "1P4Us2ECZ60mo60r",
          "urihash" : "1P4Us2ECZ60mo60r",
          "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
          "systransactionid" : 864198,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495102663000,
          "topparentid" : 3443073,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223936000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145696000,
          "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990016d2907d594071e0",
          "transactionid" : 864198,
          "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649145696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100232:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145696444234263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4218,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145556816,
          "syssize" : 4218,
          "sysdate" : 1649145696000,
          "haslayout" : "1",
          "topparent" : "3443073",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443073,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100232/0002/?lang=en",
          "modified" : 1636098711000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145696444234263,
          "uri" : "https://developer.arm.com/documentation/100232/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Modes of operation and execution ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "iPTCvDyLgTbEksXg",
        "urihash" : "iPTCvDyLgTbEksXg",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "ETM ; Modes of operation ; execution",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443073,
        "parentitem" : "5e7c990016d2907d594071e0",
        "concepts" : "ETM ; Modes of operation ; execution",
        "documenttype" : "html",
        "isattachment" : "3443073",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "dd8e8ce553d17d0d5170b96b0ffa3ee571e481797d6a62f9c3a3f2a97594",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d5940720b",
        "transactionid" : 864198,
        "title" : "Modes of operation and execution ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696369567096,
        "sysisattachment" : "3443073",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443073,
        "size" : 174,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556796,
        "syssize" : 174,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696369567096,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
        "syscollection" : "default"
      },
      "Title" : "Modes of operation and execution",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "Excerpt" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33",
      "FirstSentences" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33"
    }, {
      "title" : "ID Register 8-13",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "excerpt" : "Figure B1-15 TRCIDR10 bit assignments The following table shows the TRCIDR10 bit ... 0x00000000 No special conditional instruction right-hand keys implemented. ID Register 8-13 Cortex-M33",
      "firstSentences" : "ID Register 8-13 The TRCIDRn indicates information about the implemented trace stream. Usage constraints There are no usage constraints. Configurations These registers are available in all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "document_number" : "100232",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443073",
          "sysurihash" : "1P4Us2ECZ60mo60r",
          "urihash" : "1P4Us2ECZ60mo60r",
          "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
          "systransactionid" : 864198,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495102663000,
          "topparentid" : 3443073,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223936000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145696000,
          "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990016d2907d594071e0",
          "transactionid" : 864198,
          "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649145696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100232:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145696444234263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4218,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145556816,
          "syssize" : 4218,
          "sysdate" : 1649145696000,
          "haslayout" : "1",
          "topparent" : "3443073",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443073,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100232/0002/?lang=en",
          "modified" : 1636098711000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145696444234263,
          "uri" : "https://developer.arm.com/documentation/100232/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID Register 8-13 ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "wHSrvJbtItQ4C3ða",
        "urihash" : "wHSrvJbtItQ4C3ða",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "Figure B1 ; assignments ; trace stream ; register summary ; usage constraints ; TRCIDR8 ; configurations ; right-hand keys ; conditional instruction ; speculation depth ; P0 elements",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443073,
        "parentitem" : "5e7c990016d2907d594071e0",
        "concepts" : "Figure B1 ; assignments ; trace stream ; register summary ; usage constraints ; TRCIDR8 ; configurations ; right-hand keys ; conditional instruction ; speculation depth ; P0 elements",
        "documenttype" : "html",
        "isattachment" : "3443073",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "655012e5f579dda1919fd325dc70592268410bc95cb6bc734f25408ab93d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d59407227",
        "transactionid" : 864198,
        "title" : "ID Register 8-13 ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696160087287,
        "sysisattachment" : "3443073",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443073,
        "size" : 2640,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556767,
        "syssize" : 2640,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696160087287,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
        "syscollection" : "default"
      },
      "Title" : "ID Register 8-13",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "Excerpt" : "Figure B1-15 TRCIDR10 bit assignments The following table shows the TRCIDR10 bit ... 0x00000000 No special conditional instruction right-hand keys implemented. ID Register 8-13 Cortex-M33",
      "FirstSentences" : "ID Register 8-13 The TRCIDRn indicates information about the implemented trace stream. Usage constraints There are no usage constraints. Configurations These registers are available in all ..."
    } ],
    "totalNumberOfChildResults" : 43,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "100232",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3443073",
      "sysurihash" : "Zñ0cDfQcfXWOVec2",
      "urihash" : "Zñ0cDfQcfXWOVec2",
      "sysuri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
      "systransactionid" : 864199,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1495102663000,
      "topparentid" : 3443073,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585223936000,
      "sysconcepts" : "technical changes",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "attachmentparentid" : 3443073,
      "parentitem" : "5e7c990016d2907d594071e0",
      "concepts" : "technical changes",
      "documenttype" : "html",
      "isattachment" : "3443073",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145773000,
      "permanentid" : "2b5a7ec3c9b1c84e8a3d8201ce1786edeaf0fee813d145cfd99e9091b56e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c990016d2907d59407243",
      "transactionid" : 864199,
      "title" : "Revisions ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649145773000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100232:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145773519713466,
      "sysisattachment" : "3443073",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3443073,
      "size" : 160,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145556816,
      "syssize" : 160,
      "sysdate" : 1649145773000,
      "haslayout" : "1",
      "topparent" : "3443073",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3443073,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145773000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100232/0002/appendices/revisions?lang=en",
      "modified" : 1636098711000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145773519713466,
      "uri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "ClickUri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33",
    "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33"
  }, {
    "title" : "Platform Security Guide for A-Profile",
    "uri" : "https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60ddc8bb0320e92fa40b5b96",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
    "excerpt" : "2.1.3 ... Authorization ... Power management operations ... Glitch resistance DEN 0123 ... 1.0 Alpha (issue 0) Copyright © 2019 - 2021 Arm Limited or its affiliates. All rights reserved.",
    "firstSentences" : "Document number: ARM DEN 0123 Release Quality: Issue Number: Confidentiality: Date of Issue: Alpha 0 Non-confidential 26/06/21 Platform Security Guide for A-Profile © Copyright Arm Limited 2019-2021.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Platform Security Guide for A-Profile",
      "uri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0123/0000/en",
      "excerpt" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view. Platform Security Guide for A-Profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Platform Security Guide for A-Profile ",
        "document_number" : "den0123",
        "document_version" : "0000",
        "content_type" : "guide",
        "systopparent" : "5043670",
        "sysurihash" : "oDx069gyElpGXV0S",
        "urihash" : "oDx069gyElpGXV0S",
        "sysuri" : "https://developer.arm.com/documentation/den0123/0000/en",
        "systransactionid" : 861281,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1624665660000,
        "topparentid" : 5043670,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1625147579000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718596000,
        "permanentid" : "07df3b5bb15423bef22a1a3bc51c591c43c39f0479bba8a006f2efd01d67",
        "syslanguage" : [ "English" ],
        "itemid" : "60ddc8bb0320e92fa40b5b94",
        "transactionid" : 861281,
        "title" : "Platform Security Guide for A-Profile ",
        "products" : [ "Platform security" ],
        "date" : 1648718596000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0123:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718596953300545,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 167,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718576342,
        "syssize" : 167,
        "sysdate" : 1648718596000,
        "haslayout" : "1",
        "topparent" : "5043670",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043670,
        "content_description" : "This document is one of a set of resources provided by Arm that can help organizations develop products that meet the security requirements of PSA Certified on Arm-based platforms.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718596000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0123/0000/?lang=en",
        "modified" : 1645021371000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718596953300545,
        "uri" : "https://developer.arm.com/documentation/den0123/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Guide for A-Profile",
      "Uri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0123/0000/en",
      "Excerpt" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view. Platform Security Guide for A-Profile Platform security"
    },
    "childResults" : [ {
      "title" : "Platform Security Guide for A-Profile",
      "uri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0123/0000/en",
      "excerpt" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view. Platform Security Guide for A-Profile Platform security",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Platform Security Guide for A-Profile ",
        "document_number" : "den0123",
        "document_version" : "0000",
        "content_type" : "guide",
        "systopparent" : "5043670",
        "sysurihash" : "oDx069gyElpGXV0S",
        "urihash" : "oDx069gyElpGXV0S",
        "sysuri" : "https://developer.arm.com/documentation/den0123/0000/en",
        "systransactionid" : 861281,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1624665660000,
        "topparentid" : 5043670,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1625147579000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718596000,
        "permanentid" : "07df3b5bb15423bef22a1a3bc51c591c43c39f0479bba8a006f2efd01d67",
        "syslanguage" : [ "English" ],
        "itemid" : "60ddc8bb0320e92fa40b5b94",
        "transactionid" : 861281,
        "title" : "Platform Security Guide for A-Profile ",
        "products" : [ "Platform security" ],
        "date" : 1648718596000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0123:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718596953300545,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 167,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718576342,
        "syssize" : 167,
        "sysdate" : 1648718596000,
        "haslayout" : "1",
        "topparent" : "5043670",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5043670,
        "content_description" : "This document is one of a set of resources provided by Arm that can help organizations develop products that meet the security requirements of PSA Certified on Arm-based platforms.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
        "document_revision" : "0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718596000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0123/0000/?lang=en",
        "modified" : 1645021371000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718596953300545,
        "uri" : "https://developer.arm.com/documentation/den0123/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Platform Security Guide for A-Profile",
      "Uri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0123/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0123/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0123/0000/en",
      "Excerpt" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Platform Security Guide for A-Profile This document is only available in a PDF version. Click Download to view. Platform Security Guide for A-Profile Platform security"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Platform Security Guide for A-Profile ",
      "document_number" : "den0123",
      "document_version" : "0000",
      "content_type" : "guide",
      "systopparent" : "5043670",
      "sysauthor" : "Adrian Shaw",
      "sysurihash" : "ATXcRoMmnYiX4ifu",
      "urihash" : "ATXcRoMmnYiX4ifu",
      "sysuri" : "https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
      "systransactionid" : 861281,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1624665660000,
      "topparentid" : 5043670,
      "numberofpages" : 64,
      "sysconcepts" : "shared secrets ; identities ; recommendations ; Boot ROM ; Arm Limited ; filtering ; attackers ; lists the requirements ; configuration ; peripherals ; hardware ; security requirements ; arm ; intellectual property ; Licensee ; subsidiaries",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793", "5eec74ede24a5e02d07b2792|5eec74eee24a5e02d07b2793" ],
      "attachmentparentid" : 5043670,
      "parentitem" : "60ddc8bb0320e92fa40b5b94",
      "concepts" : "shared secrets ; identities ; recommendations ; Boot ROM ; Arm Limited ; filtering ; attackers ; lists the requirements ; configuration ; peripherals ; hardware ; security requirements ; arm ; intellectual property ; Licensee ; subsidiaries",
      "documenttype" : "pdf",
      "isattachment" : "5043670",
      "sysindexeddate" : 1648718597000,
      "permanentid" : "c0a0e42d8c28e38c8cf6b0a909c922e61a2b2dc83bf1a63a2cb36ed1265c",
      "syslanguage" : [ "English" ],
      "itemid" : "60ddc8bb0320e92fa40b5b96",
      "transactionid" : 861281,
      "title" : "Platform Security Guide for A-Profile ",
      "date" : 1648718597000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0123:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718597726358240,
      "sysisattachment" : "5043670",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5043670,
      "size" : 1173757,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60ddc8bb0320e92fa40b5b96",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718578075,
      "syssize" : 1173757,
      "sysdate" : 1648718597000,
      "topparent" : "5043670",
      "author" : "Adrian Shaw",
      "label_version" : "0",
      "systopparentid" : 5043670,
      "content_description" : "This document is one of a set of resources provided by Arm that can help organizations develop products that meet the security requirements of PSA Certified on Arm-based platforms.",
      "wordcount" : 2304,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Architecture security features|Platform security", "Architecture security features|Platform security" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Architecture security features", "Architectures|Architecture security features|Platform security" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718597000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60ddc8bb0320e92fa40b5b96",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718597726358240,
      "uri" : "https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Platform Security Guide for A-Profile",
    "Uri" : "https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60ddc8bb0320e92fa40b5b96",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0123/0000/en/pdf/DEN_0123_PSG-A_ALP-0.pdf",
    "Excerpt" : "2.1.3 ... Authorization ... Power management operations ... Glitch resistance DEN 0123 ... 1.0 Alpha (issue 0) Copyright © 2019 - 2021 Arm Limited or its affiliates. All rights reserved.",
    "FirstSentences" : "Document number: ARM DEN 0123 Release Quality: Issue Number: Confidentiality: Date of Issue: Alpha 0 Non-confidential 26/06/21 Platform Security Guide for A-Profile © Copyright Arm Limited 2019-2021."
  }, {
    "title" : "AHB bus request and grant-related timing",
    "uri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
    "excerpt" : "AHB bus request and grant-related timing Figure B.7 shows the AHB bus request and grant-related timing ... AHB bus request and grant related timing parameters Table B.7 describes the AHB bus ...",
    "firstSentences" : "AHB bus request and grant-related timing Figure B.7 shows the AHB bus request and grant-related timing parameters. Figure B.7. AHB bus request and grant related timing parameters Table B.7 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM966E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
      "excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM966E-S Technical Reference Manual ",
        "document_number" : "ddi0213",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510746",
        "sysurihash" : "4y8FLZYrToVzO2fl",
        "urihash" : "4y8FLZYrToVzO2fl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "systransactionid" : 861280,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158255793000,
        "topparentid" : 3510746,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382108000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718555000,
        "permanentid" : "68bbd4dc7181b78fe3318a3708414082f1b1ed771a2a0a648877c8f702b4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e451c88295d1e18d3ab6f",
        "transactionid" : 861280,
        "title" : "ARM966E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648718555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0213:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718555039179246,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1870,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718542543,
        "syssize" : 1870,
        "sysdate" : 1648718555000,
        "haslayout" : "1",
        "topparent" : "3510746",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510746,
        "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0213/e/?lang=en",
        "modified" : 1645014022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718555039179246,
        "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM966E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
      "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM966E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
      "excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM966E-S Technical Reference Manual ",
        "document_number" : "ddi0213",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510746",
        "sysurihash" : "4y8FLZYrToVzO2fl",
        "urihash" : "4y8FLZYrToVzO2fl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "systransactionid" : 861280,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158255793000,
        "topparentid" : 3510746,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382108000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718555000,
        "permanentid" : "68bbd4dc7181b78fe3318a3708414082f1b1ed771a2a0a648877c8f702b4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e451c88295d1e18d3ab6f",
        "transactionid" : 861280,
        "title" : "ARM966E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648718555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0213:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718555039179246,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1870,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718542543,
        "syssize" : 1870,
        "sysdate" : 1648718555000,
        "haslayout" : "1",
        "topparent" : "3510746",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510746,
        "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0213/e/?lang=en",
        "modified" : 1645014022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718555039179246,
        "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM966E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
      "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Coprocessor interface timing",
      "uri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
      "excerpt" : "Coprocessor interface timing Figure B.3 shows the coprocessor interface timing ... Coprocessor interface timing parameters Table B.3 describes the coprocessor interface timing ... timing Arm9",
      "firstSentences" : "Coprocessor interface timing Figure B.3 shows the coprocessor interface timing parameters. Figure B.3. Coprocessor interface timing parameters Table B.3 describes the coprocessor interface timing ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0213",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510746",
          "sysurihash" : "4y8FLZYrToVzO2fl",
          "urihash" : "4y8FLZYrToVzO2fl",
          "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en",
          "systransactionid" : 861280,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158255793000,
          "topparentid" : 3510746,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382108000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718555000,
          "permanentid" : "68bbd4dc7181b78fe3318a3708414082f1b1ed771a2a0a648877c8f702b4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e451c88295d1e18d3ab6f",
          "transactionid" : 861280,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648718555000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0213:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718555039179246,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718542543,
          "syssize" : 1870,
          "sysdate" : 1648718555000,
          "haslayout" : "1",
          "topparent" : "3510746",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510746,
          "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718555000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0213/e/?lang=en",
          "modified" : 1645014022000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718555039179246,
          "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Coprocessor interface timing ",
        "document_number" : "ddi0213",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510746",
        "sysurihash" : "qnk3XOi3AEYCO2AD",
        "urihash" : "qnk3XOi3AEYCO2AD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
        "systransactionid" : 861280,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158255793000,
        "topparentid" : 3510746,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382108000,
        "sysconcepts" : "interface timing ; rising ; transaction control ; hold ; input setup ; Tiscpb CPBURST",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3510746,
        "parentitem" : "5e8e451c88295d1e18d3ab6f",
        "concepts" : "interface timing ; rising ; transaction control ; hold ; input setup ; Tiscpb CPBURST",
        "documenttype" : "html",
        "isattachment" : "3510746",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718554000,
        "permanentid" : "44582136cb23234085355077d710e6330839bee8f5aeb2260c17a48db1a9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e451d88295d1e18d3ac09",
        "transactionid" : 861280,
        "title" : "Coprocessor interface timing ",
        "products" : [ "Arm9" ],
        "date" : 1648718554000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0213:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718554975593166,
        "sysisattachment" : "3510746",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510746,
        "size" : 1244,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718542530,
        "syssize" : 1244,
        "sysdate" : 1648718554000,
        "haslayout" : "1",
        "topparent" : "3510746",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510746,
        "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718554000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing?lang=en",
        "modified" : 1645014022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718554975593166,
        "uri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor interface timing",
      "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/coprocessor-interface-timing",
      "Excerpt" : "Coprocessor interface timing Figure B.3 shows the coprocessor interface timing ... Coprocessor interface timing parameters Table B.3 describes the coprocessor interface timing ... timing Arm9",
      "FirstSentences" : "Coprocessor interface timing Figure B.3 shows the coprocessor interface timing parameters. Figure B.3. Coprocessor interface timing parameters Table B.3 describes the coprocessor interface timing ..."
    }, {
      "title" : "Enabling the ETM interface",
      "uri" : "https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/embedded-trace-macrocell-interface/enabling-the-etm-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
      "excerpt" : "Enabling the ETM interface The ETM interface on the ARM966E-S processor is enabled by the top-level pin ... When this input is HIGH, the ETM interface is enabled and the outputs are driven so ...",
      "firstSentences" : "Enabling the ETM interface The ETM interface on the ARM966E-S processor is enabled by the top-level pin ETMEN. When this input is HIGH, the ETM interface is enabled and the outputs are driven so ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0213",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510746",
          "sysurihash" : "4y8FLZYrToVzO2fl",
          "urihash" : "4y8FLZYrToVzO2fl",
          "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en",
          "systransactionid" : 861280,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158255793000,
          "topparentid" : 3510746,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382108000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718555000,
          "permanentid" : "68bbd4dc7181b78fe3318a3708414082f1b1ed771a2a0a648877c8f702b4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e451c88295d1e18d3ab6f",
          "transactionid" : 861280,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648718555000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0213:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718555039179246,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1870,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718542543,
          "syssize" : 1870,
          "sysdate" : 1648718555000,
          "haslayout" : "1",
          "topparent" : "3510746",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510746,
          "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718555000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0213/e/?lang=en",
          "modified" : 1645014022000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718555039179246,
          "uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 2000, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Enabling the ETM interface ",
        "document_number" : "ddi0213",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510746",
        "sysurihash" : "TTfUNWCxoS597FMi",
        "urihash" : "TTfUNWCxoS597FMi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
        "systransactionid" : 861280,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158255793000,
        "topparentid" : 3510746,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382108000,
        "sysconcepts" : "ETMEN input ; ETM interface ; ARM966E ; ETM9 macrocell ; ARM Limited ; TAP controller ; code tracing ; power",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3510746,
        "parentitem" : "5e8e451c88295d1e18d3ab6f",
        "concepts" : "ETMEN input ; ETM interface ; ARM966E ; ETM9 macrocell ; ARM Limited ; TAP controller ; code tracing ; power",
        "documenttype" : "html",
        "isattachment" : "3510746",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718554000,
        "permanentid" : "3b4de26c130903ed6ed44d566d4c53e378f5af860209d73d9f90879f6969",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e451d88295d1e18d3abe9",
        "transactionid" : 861280,
        "title" : "Enabling the ETM interface ",
        "products" : [ "Arm9" ],
        "date" : 1648718554000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0213:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718554948280893,
        "sysisattachment" : "3510746",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510746,
        "size" : 764,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/embedded-trace-macrocell-interface/enabling-the-etm-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718542465,
        "syssize" : 764,
        "sysdate" : 1648718554000,
        "haslayout" : "1",
        "topparent" : "3510746",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510746,
        "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
        "wordcount" : 76,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718554000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/embedded-trace-macrocell-interface/enabling-the-etm-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0213/e/embedded-trace-macrocell-interface/enabling-the-etm-interface?lang=en",
        "modified" : 1645014022000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718554948280893,
        "uri" : "https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
        "syscollection" : "default"
      },
      "Title" : "Enabling the ETM interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/embedded-trace-macrocell-interface/enabling-the-etm-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en/embedded-trace-macrocell-interface/enabling-the-etm-interface",
      "Excerpt" : "Enabling the ETM interface The ETM interface on the ARM966E-S processor is enabled by the top-level pin ... When this input is HIGH, the ETM interface is enabled and the outputs are driven so ...",
      "FirstSentences" : "Enabling the ETM interface The ETM interface on the ARM966E-S processor is enabled by the top-level pin ETMEN. When this input is HIGH, the ETM interface is enabled and the outputs are driven so ..."
    } ],
    "totalNumberOfChildResults" : 115,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AHB bus request and grant-related timing ",
      "document_number" : "ddi0213",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3510746",
      "sysurihash" : "E8ññWGñBHXBha6DT",
      "urihash" : "E8ññWGñBHXBha6DT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
      "systransactionid" : 861280,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158255793000,
      "topparentid" : 3510746,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382108000,
      "sysconcepts" : "bus request ; timing parameters ; grant related",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3510746,
      "parentitem" : "5e8e451c88295d1e18d3ab6f",
      "concepts" : "bus request ; timing parameters ; grant related",
      "documenttype" : "html",
      "isattachment" : "3510746",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718556000,
      "permanentid" : "f7b887e43c9e9afc5f005ee3aa9d148b2d640d89183189021d3bd36e51ef",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e451d88295d1e18d3ac0d",
      "transactionid" : 861280,
      "title" : "AHB bus request and grant-related timing ",
      "products" : [ "Arm9" ],
      "date" : 1648718556000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0213:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718556551634697,
      "sysisattachment" : "3510746",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3510746,
      "size" : 620,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718542543,
      "syssize" : 620,
      "sysdate" : 1648718556000,
      "haslayout" : "1",
      "topparent" : "3510746",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3510746,
      "content_description" : "This document is the Technical Reference Manual for the ARM966E-S r2p1 processor.",
      "wordcount" : 43,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718556000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing?lang=en",
      "modified" : 1645014022000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718556551634697,
      "uri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
      "syscollection" : "default"
    },
    "Title" : "AHB bus request and grant-related timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0213/e/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0213/e/en/ac-parameters/timing-diagrams-and-timing-parameters/ahb-bus-request-and-grant-related-timing",
    "Excerpt" : "AHB bus request and grant-related timing Figure B.7 shows the AHB bus request and grant-related timing ... AHB bus request and grant related timing parameters Table B.7 describes the AHB bus ...",
    "FirstSentences" : "AHB bus request and grant-related timing Figure B.7 shows the AHB bus request and grant-related timing parameters. Figure B.7. AHB bus request and grant related timing parameters Table B.7 ..."
  }, {
    "title" : "CHI Protocol Bundle User Guide",
    "uri" : "https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed104c1ca06a95ce53f8869",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
    "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... All rights reserved. ARM Limited. Company 02557590 registered in England. ... 3 ... 1 ... 2",
    "firstSentences" : "SoC Designer Plus Version 9.0.0 AMBA CHI Protocol Bundle User Guide Copyright© 2016 ARM Limited. All Rights Reserved ARM DUI 0954C Non-Confidential SoC Designer Plus AMBA CHI Protocol Bundle User ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CHI Protocol Bundle User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0954/c/en",
      "excerpt" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. CHI Protocol Bundle User Guide CHI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CHI Protocol Bundle User Guide ",
        "document_number" : "dui0954",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "3685029",
        "sysurihash" : "8mLozjuZjWe8KIða",
        "urihash" : "8mLozjuZjWe8KIða",
        "sysuri" : "https://developer.arm.com/documentation/dui0954/c/en",
        "systransactionid" : 861192,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479430861000,
        "topparentid" : 3685029,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590756545000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648714318000,
        "permanentid" : "fc922059529889e54dfc1f4ff1b18e39188e87d23dfccf1b248f1bd0fd1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed104c1ca06a95ce53f8867",
        "transactionid" : 861192,
        "title" : "CHI Protocol Bundle User Guide ",
        "products" : [ "CHI" ],
        "date" : 1648714318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0954:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714318510141769,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 139,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714314028,
        "syssize" : 139,
        "sysdate" : 1648714318000,
        "haslayout" : "1",
        "topparent" : "3685029",
        "label_version" : "9.0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3685029,
        "content_description" : "This is the user guide for the SoC Designer Plus AMBA CHI Protocol Bundle. This protocol bundle contains the SoC Designer Plus transaction port interface for the ARM AMBA CHI protocol.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|CHI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714318000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0954/c/?lang=en",
        "modified" : 1642178712000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714318510141769,
        "uri" : "https://developer.arm.com/documentation/dui0954/c/en",
        "syscollection" : "default"
      },
      "Title" : "CHI Protocol Bundle User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0954/c/en",
      "Excerpt" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. CHI Protocol Bundle User Guide CHI"
    },
    "childResults" : [ {
      "title" : "CHI Protocol Bundle User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0954/c/en",
      "excerpt" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. CHI Protocol Bundle User Guide CHI",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CHI Protocol Bundle User Guide ",
        "document_number" : "dui0954",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "3685029",
        "sysurihash" : "8mLozjuZjWe8KIða",
        "urihash" : "8mLozjuZjWe8KIða",
        "sysuri" : "https://developer.arm.com/documentation/dui0954/c/en",
        "systransactionid" : 861192,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479430861000,
        "topparentid" : 3685029,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590756545000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648714318000,
        "permanentid" : "fc922059529889e54dfc1f4ff1b18e39188e87d23dfccf1b248f1bd0fd1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed104c1ca06a95ce53f8867",
        "transactionid" : 861192,
        "title" : "CHI Protocol Bundle User Guide ",
        "products" : [ "CHI" ],
        "date" : 1648714318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0954:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714318510141769,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 139,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714314028,
        "syssize" : 139,
        "sysdate" : 1648714318000,
        "haslayout" : "1",
        "topparent" : "3685029",
        "label_version" : "9.0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3685029,
        "content_description" : "This is the user guide for the SoC Designer Plus AMBA CHI Protocol Bundle. This protocol bundle contains the SoC Designer Plus transaction port interface for the ARM AMBA CHI protocol.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|CHI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714318000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0954/c/?lang=en",
        "modified" : 1642178712000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714318510141769,
        "uri" : "https://developer.arm.com/documentation/dui0954/c/en",
        "syscollection" : "default"
      },
      "Title" : "CHI Protocol Bundle User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0954/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0954/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0954/c/en",
      "Excerpt" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "CHI Protocol Bundle User Guide This document is only available in a PDF version. Click Download to view. CHI Protocol Bundle User Guide CHI"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CHI Protocol Bundle User Guide ",
      "document_number" : "dui0954",
      "document_version" : "c",
      "content_type" : "guide",
      "systopparent" : "3685029",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "7xvmly82a4AnJYOD",
      "urihash" : "7xvmly82a4AnJYOD",
      "sysuri" : "https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
      "keywords" : "CHI, Protocol Bundle,",
      "systransactionid" : 861192,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1479430861000,
      "topparentid" : 3685029,
      "numberofpages" : 21,
      "sysconcepts" : "breakpoints ; connection ; signals ; SoC Designer ; arm ; ports ; waveform window ; data bus ; written agreement ; interfaces ; transactions ; provisions ; right-clicking ; checkboxes ; visibility ; channels",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec73ece24a5e02d07b2761|5eec73ece24a5e02d07b2763|5fbba0e4cd74e712c4497231", "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec73ece24a5e02d07b2761|5fbba0e4cd74e712c4497231" ],
      "attachmentparentid" : 3685029,
      "parentitem" : "5ed104c1ca06a95ce53f8867",
      "concepts" : "breakpoints ; connection ; signals ; SoC Designer ; arm ; ports ; waveform window ; data bus ; written agreement ; interfaces ; transactions ; provisions ; right-clicking ; checkboxes ; visibility ; channels",
      "documenttype" : "pdf",
      "isattachment" : "3685029",
      "sysindexeddate" : 1648714318000,
      "permanentid" : "5522a0195572380760191e3a9666c4e1a202e355b579f376f67c0f91ebd6",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed104c1ca06a95ce53f8869",
      "transactionid" : 861192,
      "title" : "CHI Protocol Bundle User Guide ",
      "subject" : "AMBA CHI Protocol Bundle User Guide",
      "date" : 1648714318000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0954:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714318857347800,
      "sysisattachment" : "3685029",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3685029,
      "size" : 555422,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed104c1ca06a95ce53f8869",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714315342,
      "syssubject" : "AMBA CHI Protocol Bundle User Guide",
      "syssize" : 555422,
      "sysdate" : 1648714318000,
      "topparent" : "3685029",
      "author" : "ARM Limited",
      "label_version" : "9.0.0",
      "systopparentid" : 3685029,
      "content_description" : "This is the user guide for the SoC Designer Plus AMBA CHI Protocol Bundle. This protocol bundle contains the SoC Designer Plus transaction port interface for the ARM AMBA CHI protocol.",
      "wordcount" : 898,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|AMBA|AMBA 5|CHI", "Architectures|System Architecture|AMBA|CHI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|AMBA", "Architectures|System Architecture|AMBA|AMBA 5", "Architectures|System Architecture|AMBA|CHI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714318000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed104c1ca06a95ce53f8869",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714318857347800,
      "uri" : "https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "CHI Protocol Bundle User Guide",
    "Uri" : "https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed104c1ca06a95ce53f8869",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0954/c/en/pdf/cycle_models_CHI_Protocol_Guide_v9_0_0_DUI0954C_en.pdf",
    "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... All rights reserved. ARM Limited. Company 02557590 registered in England. ... 3 ... 1 ... 2",
    "FirstSentences" : "SoC Designer Plus Version 9.0.0 AMBA CHI Protocol Bundle User Guide Copyright© 2016 ARM Limited. All Rights Reserved ARM DUI 0954C Non-Confidential SoC Designer Plus AMBA CHI Protocol Bundle User ..."
  }, {
    "title" : "Deploy the optimized models",
    "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
    "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
    "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Deploy-the-optimized-models?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
    "excerpt" : "Deploy the optimized models The exact deployment method depends on your platform. Use the links in the table to access resources for deploying on your platform: Platform Deployment method ...",
    "firstSentences" : "Deploy the optimized models The exact deployment method depends on your platform. Use the links in the table to access resources for deploying on your platform: Platform Deployment method Android ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
      "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
      "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
      "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
      "excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
      "firstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
        "document_number" : "ecm0744361",
        "document_version" : "ab",
        "content_type" : "guide",
        "systopparent" : "4706185",
        "sysurihash" : "4QiY2vsv3deJBwJH",
        "urihash" : "4QiY2vsv3deJBwJH",
        "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1591629337000,
        "topparentid" : 4706185,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627996912000,
        "sysconcepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "concepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721069000,
        "permanentid" : "f2ff20cbd19f21ad1358da5119da19ba6e1ffb5ab76739c4bc30ca063e74",
        "syslanguage" : [ "English" ],
        "itemid" : "610942f03d73a34b640e327a",
        "transactionid" : 861330,
        "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
        "products" : [ "Machine Learning" ],
        "date" : 1648721069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ecm0744361:ab:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721069028196395,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1313,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721043950,
        "syssize" : 1313,
        "sysdate" : 1648721069000,
        "haslayout" : "1",
        "topparent" : "4706185",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706185,
        "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
        "wordcount" : 121,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0744361/ab/?lang=en",
        "modified" : 1627996912000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721069028196395,
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "syscollection" : "default"
      },
      "Title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
      "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
      "Excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
      "FirstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ..."
    },
    "childResults" : [ {
      "title" : "Determine the names of input and output nodes",
      "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
      "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
      "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Determine-the-names-of-input-and-output-nodes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
      "excerpt" : "A .pb file is an acceptable target. ... If it is collapsed under a single node, as shown in this image, use the expand control until you get to the ... input and output nodes Machine Learning",
      "firstSentences" : "Determine the names of input and output nodes Skip this step if you can determine the names of the input and output nodes from the provider of your model or the training code. However, this step ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
        "excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
        "firstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
          "document_number" : "ecm0744361",
          "document_version" : "ab",
          "content_type" : "guide",
          "systopparent" : "4706185",
          "sysurihash" : "4QiY2vsv3deJBwJH",
          "urihash" : "4QiY2vsv3deJBwJH",
          "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1591629337000,
          "topparentid" : 4706185,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627996912000,
          "sysconcepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721069000,
          "permanentid" : "f2ff20cbd19f21ad1358da5119da19ba6e1ffb5ab76739c4bc30ca063e74",
          "syslanguage" : [ "English" ],
          "itemid" : "610942f03d73a34b640e327a",
          "transactionid" : 861330,
          "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
          "products" : [ "Machine Learning" ],
          "date" : 1648721069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ecm0744361:ab:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721069028196395,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1313,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721043950,
          "syssize" : 1313,
          "sysdate" : 1648721069000,
          "haslayout" : "1",
          "topparent" : "4706185",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4706185,
          "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
          "wordcount" : 121,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ecm0744361/ab/?lang=en",
          "modified" : 1627996912000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721069028196395,
          "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
          "syscollection" : "default"
        },
        "Title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
        "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
        "Excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
        "FirstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Determine the names of input and output nodes ",
        "document_number" : "ecm0744361",
        "document_version" : "ab",
        "content_type" : "guide",
        "systopparent" : "4706185",
        "sysurihash" : "sIpPYEwGQrck30Ri",
        "urihash" : "sIpPYEwGQrck30Ri",
        "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1591629337000,
        "topparentid" : 4706185,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627996912000,
        "sysconcepts" : "output nodes ; graphs ; tensorboard ; network ; resnet ; predictions ; v2 ; shows ; import namespace ; acceptable target ; training code ; debugging ; localhost ; confusion",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4706185,
        "parentitem" : "610942f03d73a34b640e327a",
        "concepts" : "output nodes ; graphs ; tensorboard ; network ; resnet ; predictions ; v2 ; shows ; import namespace ; acceptable target ; training code ; debugging ; localhost ; confusion",
        "documenttype" : "html",
        "isattachment" : "4706185",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721078000,
        "permanentid" : "20fd258861a32f20ad4f09224e5535ad9cd5a9b54916d1a2e147a1ce92ae",
        "syslanguage" : [ "English" ],
        "itemid" : "610942f03d73a34b640e327d",
        "transactionid" : 861330,
        "title" : "Determine the names of input and output nodes ",
        "products" : [ "Machine Learning" ],
        "date" : 1648721078000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ecm0744361:ab:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721078569369717,
        "sysisattachment" : "4706185",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4706185,
        "size" : 3345,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Determine-the-names-of-input-and-output-nodes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721043950,
        "syssize" : 3345,
        "sysdate" : 1648721078000,
        "haslayout" : "1",
        "topparent" : "4706185",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706185,
        "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
        "wordcount" : 235,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721078000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Determine-the-names-of-input-and-output-nodes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0744361/ab/Determine-the-names-of-input-and-output-nodes?lang=en",
        "modified" : 1627996912000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721078569369717,
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
        "syscollection" : "default"
      },
      "Title" : "Determine the names of input and output nodes",
      "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Determine-the-names-of-input-and-output-nodes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Determine-the-names-of-input-and-output-nodes",
      "Excerpt" : "A .pb file is an acceptable target. ... If it is collapsed under a single node, as shown in this image, use the expand control until you get to the ... input and output nodes Machine Learning",
      "FirstSentences" : "Determine the names of input and output nodes Skip this step if you can determine the names of the input and output nodes from the provider of your model or the training code. However, this step ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
      "excerpt" : "Next steps This guide demonstrates how to use TensorFlow Graph Transform Tool to optimize a frozen TF graph ... There are different types of optimizations. ... Next steps Machine Learning",
      "firstSentences" : "Next steps This guide demonstrates how to use TensorFlow Graph Transform Tool to optimize a frozen TF graph before deploying it in production. There are different types of optimizations. One is to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
        "excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
        "firstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
          "document_number" : "ecm0744361",
          "document_version" : "ab",
          "content_type" : "guide",
          "systopparent" : "4706185",
          "sysurihash" : "4QiY2vsv3deJBwJH",
          "urihash" : "4QiY2vsv3deJBwJH",
          "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1591629337000,
          "topparentid" : 4706185,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627996912000,
          "sysconcepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721069000,
          "permanentid" : "f2ff20cbd19f21ad1358da5119da19ba6e1ffb5ab76739c4bc30ca063e74",
          "syslanguage" : [ "English" ],
          "itemid" : "610942f03d73a34b640e327a",
          "transactionid" : 861330,
          "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
          "products" : [ "Machine Learning" ],
          "date" : 1648721069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ecm0744361:ab:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721069028196395,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1313,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721043950,
          "syssize" : 1313,
          "sysdate" : 1648721069000,
          "haslayout" : "1",
          "topparent" : "4706185",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4706185,
          "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
          "wordcount" : 121,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ecm0744361/ab/?lang=en",
          "modified" : 1627996912000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721069028196395,
          "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
          "syscollection" : "default"
        },
        "Title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
        "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
        "Excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
        "FirstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "ecm0744361",
        "document_version" : "ab",
        "content_type" : "guide",
        "systopparent" : "4706185",
        "sysurihash" : "MhNtxvIXiGwsaRgA",
        "urihash" : "MhNtxvIXiGwsaRgA",
        "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1591629337000,
        "topparentid" : 4706185,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627996912000,
        "sysconcepts" : "TensorFlow Graph ; optimizations ; framework ; precisions ; own modifications ; training-only features ; batch normalization ; embedded device ; accuracy loss",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4706185,
        "parentitem" : "610942f03d73a34b640e327a",
        "concepts" : "TensorFlow Graph ; optimizations ; framework ; precisions ; own modifications ; training-only features ; batch normalization ; embedded device ; accuracy loss",
        "documenttype" : "html",
        "isattachment" : "4706185",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721076000,
        "permanentid" : "9aa45a206e99cd8240e4cce06abe756771a7025fffa78b95ddd0e6b78160",
        "syslanguage" : [ "English" ],
        "itemid" : "610942f03d73a34b640e3283",
        "transactionid" : 861330,
        "title" : "Next steps ",
        "products" : [ "Machine Learning" ],
        "date" : 1648721076000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ecm0744361:ab:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721076385062817,
        "sysisattachment" : "4706185",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4706185,
        "size" : 703,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721043950,
        "syssize" : 703,
        "sysdate" : 1648721076000,
        "haslayout" : "1",
        "topparent" : "4706185",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706185,
        "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
        "wordcount" : 78,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721076000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0744361/ab/Next-steps?lang=en",
        "modified" : 1627996912000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721076385062817,
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Next-steps",
      "Excerpt" : "Next steps This guide demonstrates how to use TensorFlow Graph Transform Tool to optimize a frozen TF graph ... There are different types of optimizations. ... Next steps Machine Learning",
      "FirstSentences" : "Next steps This guide demonstrates how to use TensorFlow Graph Transform Tool to optimize a frozen TF graph before deploying it in production. There are different types of optimizations. One is to ..."
    }, {
      "title" : "Related information",
      "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
      "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
      "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Related-information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
      "excerpt" : "Related information Here are some resources related to material in this guide: Graph Transform Tool Machine Learning on Arm TensorFlow Model Optimization toolkit Related information Machine ...",
      "firstSentences" : "Related information Here are some resources related to material in this guide: Graph Transform Tool Machine Learning on Arm TensorFlow Model Optimization toolkit Related information Machine Learning",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "printableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "clickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
        "excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
        "firstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
          "document_number" : "ecm0744361",
          "document_version" : "ab",
          "content_type" : "guide",
          "systopparent" : "4706185",
          "sysurihash" : "4QiY2vsv3deJBwJH",
          "urihash" : "4QiY2vsv3deJBwJH",
          "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1591629337000,
          "topparentid" : 4706185,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627996912000,
          "sysconcepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
          "concepts" : "neural network ; TensorFlow ; deployment ; output nodes ; chosen platform ; pretrained ResNet ; walkthrough looks ; operating system ; embedded device",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721069000,
          "permanentid" : "f2ff20cbd19f21ad1358da5119da19ba6e1ffb5ab76739c4bc30ca063e74",
          "syslanguage" : [ "English" ],
          "itemid" : "610942f03d73a34b640e327a",
          "transactionid" : 861330,
          "title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow ",
          "products" : [ "Machine Learning" ],
          "date" : 1648721069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ecm0744361:ab:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721069028196395,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1313,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721043950,
          "syssize" : 1313,
          "sysdate" : 1648721069000,
          "haslayout" : "1",
          "topparent" : "4706185",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4706185,
          "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
          "wordcount" : 121,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ecm0744361/ab/?lang=en",
          "modified" : 1627996912000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721069028196395,
          "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
          "syscollection" : "default"
        },
        "Title" : "Optimizing neural networks for mobile and embedded devices with TensorFlow",
        "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en",
        "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en",
        "Excerpt" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and ...",
        "FirstSentences" : "Overview There are many ways to deploy a trained neural network model to a mobile or embedded device. Different frameworks support Arm, including TensorFlow, PyTorch, Caffe2, MxNet, and CNTK on a ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Related information ",
        "document_number" : "ecm0744361",
        "document_version" : "ab",
        "content_type" : "guide",
        "systopparent" : "4706185",
        "sysurihash" : "w3aZD8aFpUoc3RjH",
        "urihash" : "w3aZD8aFpUoc3RjH",
        "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1591629337000,
        "topparentid" : 4706185,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627996912000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
        "attachmentparentid" : 4706185,
        "parentitem" : "610942f03d73a34b640e327a",
        "documenttype" : "html",
        "isattachment" : "4706185",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721075000,
        "permanentid" : "5e0437d7b15c905bc7f769b57d17659da71af85aecbbc7ab4861b8efe656",
        "syslanguage" : [ "English" ],
        "itemid" : "610942f03d73a34b640e3282",
        "transactionid" : 861330,
        "title" : "Related information ",
        "products" : [ "Machine Learning" ],
        "date" : 1648721075000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ecm0744361:ab:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721075286899031,
        "sysisattachment" : "4706185",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4706185,
        "size" : 198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Related-information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721043950,
        "syssize" : 198,
        "sysdate" : 1648721075000,
        "haslayout" : "1",
        "topparent" : "4706185",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706185,
        "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721075000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Related-information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ecm0744361/ab/Related-information?lang=en",
        "modified" : 1627996912000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721075286899031,
        "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
        "syscollection" : "default"
      },
      "Title" : "Related information",
      "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
      "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
      "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Related-information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Related-information",
      "Excerpt" : "Related information Here are some resources related to material in this guide: Graph Transform Tool Machine Learning on Arm TensorFlow Model Optimization toolkit Related information Machine ...",
      "FirstSentences" : "Related information Here are some resources related to material in this guide: Graph Transform Tool Machine Learning on Arm TensorFlow Model Optimization toolkit Related information Machine Learning"
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Deploy the optimized models ",
      "document_number" : "ecm0744361",
      "document_version" : "ab",
      "content_type" : "guide",
      "systopparent" : "4706185",
      "sysurihash" : "zftgvñzoñlz2pIk4",
      "urihash" : "zftgvñzoñlz2pIk4",
      "sysuri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
      "systransactionid" : 861330,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1591629337000,
      "topparentid" : 4706185,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627996912000,
      "sysconcepts" : "deployment method ; interface ; TensorFlow ; platform ; iOS ; Machine Learning ; CoreML converter ; access resources",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e84e24a5e02d07b25b0", "5eec7371e24a5e02d07b2752|5eec73c9e24a5e02d07b275c|5eec6e84e24a5e02d07b25b0", "5eec6e84e24a5e02d07b25b0" ],
      "attachmentparentid" : 4706185,
      "parentitem" : "610942f03d73a34b640e327a",
      "concepts" : "deployment method ; interface ; TensorFlow ; platform ; iOS ; Machine Learning ; CoreML converter ; access resources",
      "documenttype" : "html",
      "isattachment" : "4706185",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648721078000,
      "permanentid" : "9e51a83e10a7d975fd0a99d5b932b6f90c5dbcf704a7b674c7c52cac92a4",
      "syslanguage" : [ "English" ],
      "itemid" : "610942f03d73a34b640e3281",
      "transactionid" : 861330,
      "title" : "Deploy the optimized models ",
      "products" : [ "Machine Learning" ],
      "date" : 1648721078000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ecm0744361:ab:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648721078671859514,
      "sysisattachment" : "4706185",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4706185,
      "size" : 365,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Deploy-the-optimized-models?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648721043950,
      "syssize" : 365,
      "sysdate" : 1648721078000,
      "haslayout" : "1",
      "topparent" : "4706185",
      "label_version" : "1.2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4706185,
      "content_description" : "This tutorial shows you how to optimize a trained neural network model with TensorFlow for deployment on Android, Linux, and iOS, using a pretrained ResNet-50 model.",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Machine Learning", "Architectures|Platform Design|Machine Learning", "Machine Learning" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Machine Learning", "Architectures", "Architectures|Platform Design", "Architectures|Platform Design|Machine Learning" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648721078000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ecm0744361/ab/Deploy-the-optimized-models?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ecm0744361/ab/Deploy-the-optimized-models?lang=en",
      "modified" : 1627996912000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648721078671859514,
      "uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
      "syscollection" : "default"
    },
    "Title" : "Deploy the optimized models",
    "Uri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
    "PrintableUri" : "https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
    "ClickUri" : "https://developer.arm.com/documentation/ecm0744361/ab/Deploy-the-optimized-models?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ecm0744361/ab/en/Deploy-the-optimized-models",
    "Excerpt" : "Deploy the optimized models The exact deployment method depends on your platform. Use the links in the table to access resources for deploying on your platform: Platform Deployment method ...",
    "FirstSentences" : "Deploy the optimized models The exact deployment method depends on your platform. Use the links in the table to access resources for deploying on your platform: Platform Deployment method Android ..."
  }, {
    "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e246ffd977155116a556c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
    "excerpt" : "http://www.arm.com ... iii ... iv ... Copyright © 2003 ARM Limited. All rights reserved. ARM DDI 0278B Contents ... MultiPort Memory Controller (GX176) Technical ... Reference Manual",
    "firstSentences" : "MultiPort Memory Controller (GX176) Revision: r0p1 Technical Reference Manual Copyright © 2003 ARM Limited. All rights reserved. ARM DDI 0278B ii MultiPort Memory Controller (GX176) Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
      "excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
      "firstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
        "document_number" : "ddi0278",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487035",
        "sysurihash" : "u0osr15BiHeaSMyv",
        "urihash" : "u0osr15BiHeaSMyv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256610000,
        "topparentid" : 3487035,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721053000,
        "permanentid" : "2ceec6c2d51548ae7efe7b158784a74baaf80fc8239f1a448e4acadde6ee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c6",
        "transactionid" : 861330,
        "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648721053000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0278:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721053004183984,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2144,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721010395,
        "syssize" : 2144,
        "sysdate" : 1648721053000,
        "haslayout" : "1",
        "topparent" : "3487035",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487035,
        "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721053000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0278/b/?lang=en",
        "modified" : 1638978137000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721053004183984,
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "syscollection" : "default"
      },
      "Title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
      "Excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
      "FirstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ..."
    },
    "childResults" : [ {
      "title" : "Priority",
      "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
      "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
      "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration/priority?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
      "excerpt" : "Priority The following lists the arbitration scheme: The highest priority AHB memory port is ... For example, port 0 is selected over port 1. ... In other words port 0 is selected over port 1.",
      "firstSentences" : "Priority The following lists the arbitration scheme: The highest priority AHB memory port is a port where the TimeOut register has timed out.If more than one ports has timed out, the port with the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
        "excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
        "firstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
          "document_number" : "ddi0278",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487035",
          "sysurihash" : "u0osr15BiHeaSMyv",
          "urihash" : "u0osr15BiHeaSMyv",
          "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256610000,
          "topparentid" : 3487035,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721053000,
          "permanentid" : "2ceec6c2d51548ae7efe7b158784a74baaf80fc8239f1a448e4acadde6ee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c6",
          "transactionid" : 861330,
          "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648721053000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0278:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721053004183984,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2144,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721010395,
          "syssize" : 2144,
          "sysdate" : 1648721053000,
          "haslayout" : "1",
          "topparent" : "3487035",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487035,
          "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721053000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0278/b/?lang=en",
          "modified" : 1638978137000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721053004183984,
          "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
        "Excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
        "FirstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Priority ",
        "document_number" : "ddi0278",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487035",
        "sysurihash" : "U2erVF5U2EAGdWjH",
        "urihash" : "U2erVF5U2EAGdWjH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256610000,
        "topparentid" : 3487035,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "ports ; open SDRAM ; highest priority ; transaction ; accesses ; TimeOut register ; arbitration scheme ; rearbitrate",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487035,
        "parentitem" : "5e8e246bfd977155116a53c6",
        "concepts" : "ports ; open SDRAM ; highest priority ; transaction ; accesses ; TimeOut register ; arbitration scheme ; rearbitrate",
        "documenttype" : "html",
        "isattachment" : "3487035",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "0de7f4f66db92aa657a31b73f68826c0524fc516f7f0e2cf6102f01551ae",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246dfd977155116a544f",
        "transactionid" : 861330,
        "title" : "Priority ",
        "products" : [ "DMA Controller" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0278:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065069220141,
        "sysisattachment" : "3487035",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487035,
        "size" : 994,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration/priority?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721010395,
        "syssize" : 994,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "3487035",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487035,
        "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration/priority?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0278/b/functional-overview/arbitration/priority?lang=en",
        "modified" : 1638978137000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065069220141,
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
        "syscollection" : "default"
      },
      "Title" : "Priority",
      "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration/priority?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration/priority",
      "Excerpt" : "Priority The following lists the arbitration scheme: The highest priority AHB memory port is ... For example, port 0 is selected over port 1. ... In other words port 0 is selected over port 1.",
      "FirstSentences" : "Priority The following lists the arbitration scheme: The highest priority AHB memory port is a port where the TimeOut register has timed out.If more than one ports has timed out, the port with the ..."
    }, {
      "title" : "Arbitration",
      "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
      "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
      "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
      "excerpt" : "Arbitration The MPMC is normally used with multi-level AHB and no arbitration is required. This section describes the MPMC AHB memory port arbitration strategy when it is used.",
      "firstSentences" : "Arbitration The MPMC is normally used with multi-level AHB and no arbitration is required. This section describes the MPMC AHB memory port arbitration strategy when it is used. Note It is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
        "excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
        "firstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
          "document_number" : "ddi0278",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487035",
          "sysurihash" : "u0osr15BiHeaSMyv",
          "urihash" : "u0osr15BiHeaSMyv",
          "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256610000,
          "topparentid" : 3487035,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721053000,
          "permanentid" : "2ceec6c2d51548ae7efe7b158784a74baaf80fc8239f1a448e4acadde6ee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c6",
          "transactionid" : 861330,
          "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648721053000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0278:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721053004183984,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2144,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721010395,
          "syssize" : 2144,
          "sysdate" : 1648721053000,
          "haslayout" : "1",
          "topparent" : "3487035",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487035,
          "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721053000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0278/b/?lang=en",
          "modified" : 1638978137000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721053004183984,
          "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
        "Excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
        "FirstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arbitration ",
        "document_number" : "ddi0278",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487035",
        "sysurihash" : "Cl68PzLzf3Yk7RHT",
        "urihash" : "Cl68PzLzf3Yk7RHT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256610000,
        "topparentid" : 3487035,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "AHB ; burst transfer ; arbitration ; SDRAM column ; bus utilization ; memory port ; INCR ; WRAP16 ; rearbitrates",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487035,
        "parentitem" : "5e8e246bfd977155116a53c6",
        "concepts" : "AHB ; burst transfer ; arbitration ; SDRAM column ; bus utilization ; memory port ; INCR ; WRAP16 ; rearbitrates",
        "documenttype" : "html",
        "isattachment" : "3487035",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721064000,
        "permanentid" : "418dd50df9018b120ffc449e0b9073fb176d0554f297c73410b67b6de594",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246dfd977155116a5449",
        "transactionid" : 861330,
        "title" : "Arbitration ",
        "products" : [ "DMA Controller" ],
        "date" : 1648721064000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0278:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721064370852280,
        "sysisattachment" : "3487035",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487035,
        "size" : 730,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721010395,
        "syssize" : 730,
        "sysdate" : 1648721064000,
        "haslayout" : "1",
        "topparent" : "3487035",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487035,
        "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721064000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0278/b/functional-overview/arbitration?lang=en",
        "modified" : 1638978137000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721064370852280,
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
        "syscollection" : "default"
      },
      "Title" : "Arbitration",
      "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/arbitration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/arbitration",
      "Excerpt" : "Arbitration The MPMC is normally used with multi-level AHB and no arbitration is required. This section describes the MPMC AHB memory port arbitration strategy when it is used.",
      "FirstSentences" : "Arbitration The MPMC is normally used with multi-level AHB and no arbitration is required. This section describes the MPMC AHB memory port arbitration strategy when it is used. Note It is ..."
    }, {
      "title" : "Low-power SDRAM partial array refresh",
      "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
      "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
      "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
      "excerpt" : "Low-power SDRAM partial array refresh The MPMC supports JEDEC low-power SDRAM partial array refresh. Partial array refresh can be programmed by initializing the SDRAM memory device ...",
      "firstSentences" : "Low-power SDRAM partial array refresh The MPMC supports JEDEC low-power SDRAM partial array refresh. Partial array refresh can be programmed by initializing the SDRAM memory device appropriately.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
        "excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
        "firstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
          "document_number" : "ddi0278",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487035",
          "sysurihash" : "u0osr15BiHeaSMyv",
          "urihash" : "u0osr15BiHeaSMyv",
          "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256610000,
          "topparentid" : 3487035,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721053000,
          "permanentid" : "2ceec6c2d51548ae7efe7b158784a74baaf80fc8239f1a448e4acadde6ee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c6",
          "transactionid" : 861330,
          "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648721053000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0278:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721053004183984,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2144,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721010395,
          "syssize" : 2144,
          "sysdate" : 1648721053000,
          "haslayout" : "1",
          "topparent" : "3487035",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487035,
          "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721053000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0278/b/?lang=en",
          "modified" : 1638978137000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721053004183984,
          "uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en",
        "Excerpt" : "All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ... Revision History Revision A 28 August 2003 First release Revision B 17 October 2003 ...",
        "FirstSentences" : "MultiPort Memory Controller (GX176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2003 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Low-power SDRAM partial array refresh ",
        "document_number" : "ddi0278",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487035",
        "sysurihash" : "FZC0ZXrVI4nYPutp",
        "urihash" : "FZC0ZXrVI4nYPutp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256610000,
        "topparentid" : 3487035,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "partial array ; memory banks ; low-power SDRAM ; self-refresh mode ; supports JEDEC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487035,
        "parentitem" : "5e8e246bfd977155116a53c6",
        "concepts" : "partial array ; memory banks ; low-power SDRAM ; self-refresh mode ; supports JEDEC",
        "documenttype" : "html",
        "isattachment" : "3487035",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721064000,
        "permanentid" : "f64ef2a7b9f8e79caa10c977417d69295e34b5eefac71d66a676db32c41a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246cfd977155116a543e",
        "transactionid" : 861330,
        "title" : "Low-power SDRAM partial array refresh ",
        "products" : [ "DMA Controller" ],
        "date" : 1648721064000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0278:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721064250162691,
        "sysisattachment" : "3487035",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487035,
        "size" : 414,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721010395,
        "syssize" : 414,
        "sysdate" : 1648721064000,
        "haslayout" : "1",
        "topparent" : "3487035",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487035,
        "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721064000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0278/b/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh?lang=en",
        "modified" : 1638978137000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721064250162691,
        "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
        "syscollection" : "default"
      },
      "Title" : "Low-power SDRAM partial array refresh",
      "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0278/b/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/functional-overview/low-power-operation/low-power-sdram-partial-array-refresh",
      "Excerpt" : "Low-power SDRAM partial array refresh The MPMC supports JEDEC low-power SDRAM partial array refresh. Partial array refresh can be programmed by initializing the SDRAM memory device ...",
      "FirstSentences" : "Low-power SDRAM partial array refresh The MPMC supports JEDEC low-power SDRAM partial array refresh. Partial array refresh can be programmed by initializing the SDRAM memory device appropriately."
    } ],
    "totalNumberOfChildResults" : 61,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
      "document_number" : "ddi0278",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3487035",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "9jViGxðKYGbnxSñT",
      "urihash" : "9jViGxðKYGbnxSñT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
      "systransactionid" : 861330,
      "copyright" : "Copyright © 2003 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1158256610000,
      "topparentid" : 3487035,
      "numberofpages" : 182,
      "sysconcepts" : "wait states ; assignments ; memory controllers ; signals ; transactions ; accesses ; functionality ; transfers ; registers ; entering low-power ; system initialization ; disabled mode ; ARM Limited ; Graphics Core ; AHB ports ; shows the register",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3487035,
      "parentitem" : "5e8e246bfd977155116a53c6",
      "concepts" : "wait states ; assignments ; memory controllers ; signals ; transactions ; accesses ; functionality ; transfers ; registers ; entering low-power ; system initialization ; disabled mode ; ARM Limited ; Graphics Core ; AHB ports ; shows the register",
      "documenttype" : "pdf",
      "isattachment" : "3487035",
      "sysindexeddate" : 1648721066000,
      "permanentid" : "3242d84c6153bcfb5985182738697169d731d1416b6092720e8f61b3a4c7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e246ffd977155116a556c",
      "transactionid" : 861330,
      "title" : "MultiPort Memory Controller (GX176) Technical Reference Manual ",
      "date" : 1648721065000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0278:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648721065772261858,
      "sysisattachment" : "3487035",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3487035,
      "size" : 1349211,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e246ffd977155116a556c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648721012782,
      "syssize" : 1349211,
      "sysdate" : 1648721065000,
      "topparent" : "3487035",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3487035,
      "content_description" : "This document is the technical reference manual for the ARM MultiPort Memory Controller (MPMC).",
      "wordcount" : 2384,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648721066000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e246ffd977155116a556c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648721065772261858,
      "uri" : "https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
      "syscollection" : "default"
    },
    "Title" : "MultiPort Memory Controller (GX176) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e246ffd977155116a556c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0278/b/en/pdf/DDI0278.pdf",
    "Excerpt" : "http://www.arm.com ... iii ... iv ... Copyright © 2003 ARM Limited. All rights reserved. ARM DDI 0278B Contents ... MultiPort Memory Controller (GX176) Technical ... Reference Manual",
    "FirstSentences" : "MultiPort Memory Controller (GX176) Revision: r0p1 Technical Reference Manual Copyright © 2003 ARM Limited. All rights reserved. ARM DDI 0278B ii MultiPort Memory Controller (GX176) Technical ..."
  }, {
    "title" : "Configuring Trace Capture",
    "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "clickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "excerpt" : "Chapter 5. Configuring Trace Capture This chapter describes the Configure capture dialog box. This allows you to set a wide variety of conditions that control the output of trace ...",
    "firstSentences" : "Chapter 5. Configuring Trace Capture This chapter describes the Configure capture dialog box. This allows you to set a wide variety of conditions that control the output of trace information. Note ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Trace Debug Tools User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
      "excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trace Debug Tools User Guide ",
        "document_number" : "dui0118",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4996846",
        "sysurihash" : "Plx2ty2qud5KQcce",
        "urihash" : "Plx2ty2qud5KQcce",
        "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190734260000,
        "topparentid" : 4996846,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586873691000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "8067cdac059e9a3d2363a256ed6fb844f16730c8e8d064b73749ce512f72",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95c55b52c63314bb861382",
        "transactionid" : 861330,
        "title" : "Trace Debug Tools User Guide ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0118:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065625923148,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1342,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721023263,
        "syssize" : 1342,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "4996846",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4996846,
        "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
        "wordcount" : 113,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0118/c/?lang=en",
        "modified" : 1640099989000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065625923148,
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "syscollection" : "default"
      },
      "Title" : "Trace Debug Tools User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
      "Excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "The Configure ETM dialog box",
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "clickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "excerpt" : "Figure 4.1. ... Alternatively, the analyzer might only support certain set buffer sizes, and therefore ... When the number of bytes in the FIFO buffer is reduced to the number of bytes you set ...",
      "firstSentences" : "The Configure ETM dialog box You can use this dialog box to configure the ETM behavior. To access this dialog box, select Configure ETM from the Trace menu. The options configured in this dialog ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Trace Debug Tools User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
        "excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Trace Debug Tools User Guide ",
          "document_number" : "dui0118",
          "document_version" : "c",
          "content_type" : "guide",
          "systopparent" : "4996846",
          "sysurihash" : "Plx2ty2qud5KQcce",
          "urihash" : "Plx2ty2qud5KQcce",
          "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190734260000,
          "topparentid" : 4996846,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586873691000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721065000,
          "permanentid" : "8067cdac059e9a3d2363a256ed6fb844f16730c8e8d064b73749ce512f72",
          "syslanguage" : [ "English" ],
          "itemid" : "5e95c55b52c63314bb861382",
          "transactionid" : 861330,
          "title" : "Trace Debug Tools User Guide ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1648721065000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0118:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721065625923148,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1342,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721023263,
          "syssize" : 1342,
          "sysdate" : 1648721065000,
          "haslayout" : "1",
          "topparent" : "4996846",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4996846,
          "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
          "wordcount" : 113,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721065000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0118/c/?lang=en",
          "modified" : 1640099989000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721065625923148,
          "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
          "syscollection" : "default"
        },
        "Title" : "Trace Debug Tools User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
        "Excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The Configure ETM dialog box ",
        "document_number" : "dui0118",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4996846",
        "sysurihash" : "dnUaNcKbeDNBNñHf",
        "urihash" : "dnUaNcKbeDNBNñHf",
        "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190734260000,
        "topparentid" : 4996846,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586873691000,
        "sysconcepts" : "trace capture ; ETM ; features ; configuration ; facilities ; dependent ; manufacturer ; FIFO buffer ; half-rate clocking ; cycle-accurate mode ; session file ; FIFOFULL logic ; instructions ; Index column ; discontinuities ; Load Multiple",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 4996846,
        "parentitem" : "5e95c55b52c63314bb861382",
        "concepts" : "trace capture ; ETM ; features ; configuration ; facilities ; dependent ; manufacturer ; FIFO buffer ; half-rate clocking ; cycle-accurate mode ; session file ; FIFOFULL logic ; instructions ; Index column ; discontinuities ; Load Multiple",
        "documenttype" : "html",
        "isattachment" : "4996846",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "add0594de02dbeb3499fcd37ad061930aba5778c4e7936dcffa24d5fa9e4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95c55c52c63314bb8613b7",
        "transactionid" : 861330,
        "title" : "The Configure ETM dialog box ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0118:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065645456565,
        "sysisattachment" : "4996846",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4996846,
        "size" : 9868,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721023263,
        "syssize" : 9868,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "4996846",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4996846,
        "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
        "wordcount" : 417,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
        "modified" : 1640099989000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065645456565,
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
        "syscollection" : "default"
      },
      "Title" : "The Configure ETM dialog box",
      "Uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-the-etm/the-configure-etm-dialog-box?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-the-etm/the-configure-etm-dialog-box",
      "Excerpt" : "Figure 4.1. ... Alternatively, the analyzer might only support certain set buffer sizes, and therefore ... When the number of bytes in the FIFO buffer is reduced to the number of bytes you set ...",
      "FirstSentences" : "The Configure ETM dialog box You can use this dialog box to configure the ETM behavior. To access this dialog box, select Configure ETM from the Trace menu. The options configured in this dialog ..."
    }, {
      "title" : "Trace Debug Tools User Guide",
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
      "excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trace Debug Tools User Guide ",
        "document_number" : "dui0118",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4996846",
        "sysurihash" : "Plx2ty2qud5KQcce",
        "urihash" : "Plx2ty2qud5KQcce",
        "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190734260000,
        "topparentid" : 4996846,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586873691000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "8067cdac059e9a3d2363a256ed6fb844f16730c8e8d064b73749ce512f72",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95c55b52c63314bb861382",
        "transactionid" : 861330,
        "title" : "Trace Debug Tools User Guide ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0118:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065625923148,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1342,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721023263,
        "syssize" : 1342,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "4996846",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4996846,
        "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
        "wordcount" : 113,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0118/c/?lang=en",
        "modified" : 1640099989000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065625923148,
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "syscollection" : "default"
      },
      "Title" : "Trace Debug Tools User Guide",
      "Uri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
      "Excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    }, {
      "title" : "Start and stop points",
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "clickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "excerpt" : "The Trace Start Data Point dialog box is shown in Figure 5.17. ... Click Next. ... Click Finish in the Rule definition complete dialog box. ... Start and stop points Debug Visibility and Trace",
      "firstSentences" : "Start and stop points Start and stop points are used to switch on or switch off the Enable Tracing action. You do not have to match a stop point with every start point. For example, you can have ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Trace Debug Tools User Guide",
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
        "excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Trace Debug Tools User Guide ",
          "document_number" : "dui0118",
          "document_version" : "c",
          "content_type" : "guide",
          "systopparent" : "4996846",
          "sysurihash" : "Plx2ty2qud5KQcce",
          "urihash" : "Plx2ty2qud5KQcce",
          "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en",
          "systransactionid" : 861330,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190734260000,
          "topparentid" : 4996846,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586873691000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721065000,
          "permanentid" : "8067cdac059e9a3d2363a256ed6fb844f16730c8e8d064b73749ce512f72",
          "syslanguage" : [ "English" ],
          "itemid" : "5e95c55b52c63314bb861382",
          "transactionid" : 861330,
          "title" : "Trace Debug Tools User Guide ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1648721065000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0118:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721065625923148,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1342,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721023263,
          "syssize" : 1342,
          "sysdate" : 1648721065000,
          "haslayout" : "1",
          "topparent" : "4996846",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4996846,
          "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
          "wordcount" : 113,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721065000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0118/c/?lang=en",
          "modified" : 1640099989000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721065625923148,
          "uri" : "https://developer.arm.com/documentation/dui0118/c/en",
          "syscollection" : "default"
        },
        "Title" : "Trace Debug Tools User Guide",
        "Uri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en",
        "Excerpt" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Trace Debug Tools User Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Start and stop points ",
        "document_number" : "dui0118",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4996846",
        "sysurihash" : "dtBmñZhz276BnnJk",
        "urihash" : "dtBmñZhz276BnnJk",
        "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
        "systransactionid" : 861330,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190734260000,
        "topparentid" : 4996846,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586873691000,
        "sysconcepts" : "stop points ; start ; instructions ; trace ; handler ; ETM ; second resource ; state machine ; memory location ; target processor",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 4996846,
        "parentitem" : "5e95c55b52c63314bb861382",
        "concepts" : "stop points ; start ; instructions ; trace ; handler ; ETM ; second resource ; state machine ; memory location ; target processor",
        "documenttype" : "html",
        "isattachment" : "4996846",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721065000,
        "permanentid" : "0c6f2364714b807b8269201381ceacfccb6ef5f2123faf82027f6e950d67",
        "syslanguage" : [ "English" ],
        "itemid" : "5e95c55c52c63314bb8613cc",
        "transactionid" : 861330,
        "title" : "Start and stop points ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1648721065000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0118:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721065552747862,
        "sysisattachment" : "4996846",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4996846,
        "size" : 3207,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721023231,
        "syssize" : 3207,
        "sysdate" : 1648721065000,
        "haslayout" : "1",
        "topparent" : "4996846",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4996846,
        "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721065000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
        "modified" : 1640099989000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721065552747862,
        "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
        "syscollection" : "default"
      },
      "Title" : "Start and stop points",
      "Uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture/defining-resources/start-and-stop-points?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture/defining-resources/start-and-stop-points",
      "Excerpt" : "The Trace Start Data Point dialog box is shown in Figure 5.17. ... Click Next. ... Click Finish in the Rule definition complete dialog box. ... Start and stop points Debug Visibility and Trace",
      "FirstSentences" : "Start and stop points Start and stop points are used to switch on or switch off the Enable Tracing action. You do not have to match a stop point with every start point. For example, you can have ..."
    } ],
    "totalNumberOfChildResults" : 136,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Configuring Trace Capture ",
      "document_number" : "dui0118",
      "document_version" : "c",
      "content_type" : "guide",
      "systopparent" : "4996846",
      "sysurihash" : "4Y2gEa3JlaufVBIp",
      "urihash" : "4Y2gEa3JlaufVBIp",
      "sysuri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
      "systransactionid" : 861330,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1190734260000,
      "topparentid" : 4996846,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586873691000,
      "sysconcepts" : "capture ; trace ; Defining ; Using operators ; address ranges ; disabling",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "attachmentparentid" : 4996846,
      "parentitem" : "5e95c55b52c63314bb861382",
      "concepts" : "capture ; trace ; Defining ; Using operators ; address ranges ; disabling",
      "documenttype" : "html",
      "isattachment" : "4996846",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648721065000,
      "permanentid" : "5bba5616c450ae31532056b04952a3feb050639e6dff9e1311e14edcef3d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e95c55c52c63314bb8613b8",
      "transactionid" : 861330,
      "title" : "Configuring Trace Capture ",
      "products" : [ "Debug Visibility and Trace" ],
      "date" : 1648721065000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0118:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648721065849738470,
      "sysisattachment" : "4996846",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4996846,
      "size" : 675,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648721023263,
      "syssize" : 675,
      "sysdate" : 1648721065000,
      "haslayout" : "1",
      "topparent" : "4996846",
      "label_version" : "1.2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4996846,
      "content_description" : "This book describes how to use the version 1.2 Trace Debug Tools (TDT) extension to the ARM Debugger Suite (ADS) version 1.2, especially the ARM eXtended Debugger (AXD). This book documents only TDT version 1.2. It does not describe the core AXD functionality or any other installed extensions.",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648721065000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0118/c/configuring-trace-capture?lang=en",
      "modified" : 1640099989000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648721065849738470,
      "uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
      "syscollection" : "default"
    },
    "Title" : "Configuring Trace Capture",
    "Uri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "ClickUri" : "https://developer.arm.com/documentation/dui0118/c/configuring-trace-capture?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0118/c/en/configuring-trace-capture",
    "Excerpt" : "Chapter 5. Configuring Trace Capture This chapter describes the Configure capture dialog box. This allows you to set a wide variety of conditions that control the output of trace ...",
    "FirstSentences" : "Chapter 5. Configuring Trace Capture This chapter describes the Configure capture dialog box. This allows you to set a wide variety of conditions that control the output of trace information. Note ..."
  }, {
    "title" : "Clock signals",
    "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/clock-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
    "excerpt" : "Clock signals The ETM-A7 macrocell uses a single clock, CLK. This must be the same clock as that wired to the CLKIN input of the Cortex-A7 MPCore processor.",
    "firstSentences" : "Clock signals The ETM-A7 macrocell uses a single clock, CLK. This must be the same clock as that wired to the CLKIN input of the Cortex-A7 MPCore processor. Clock signals Cortex-A7",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-A7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
      "excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-A7 Technical Reference Manual ",
        "document_number" : "ddi0468",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3512448",
        "sysurihash" : "xhnbX6QygHKTzmGm",
        "urihash" : "xhnbX6QygHKTzmGm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "systransactionid" : 861327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1350489604000,
        "topparentid" : 3512448,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720937000,
        "permanentid" : "a02bc7510eb2d878417a59352bf2769bccde347cf879a41bfe920090729c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f24",
        "transactionid" : 861327,
        "title" : "CoreSight ETM-A7 Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1648720937000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0468:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720937224175480,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1787,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720921647,
        "syssize" : 1787,
        "sysdate" : 1648720937000,
        "haslayout" : "1",
        "topparent" : "3512448",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3512448,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720937000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0468/a/?lang=en",
        "modified" : 1639132994000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720937224175480,
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-A7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
      "Excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Resets",
      "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
      "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
      "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
      "excerpt" : "Resets The ETM-A7 macrocell has the following reset: nSYSPORESET This signal is the main power-on reset. It is active-LOW. Resets Cortex-A7",
      "firstSentences" : "Resets The ETM-A7 macrocell has the following reset: nSYSPORESET This signal is the main power-on reset. It is active-LOW. Resets Cortex-A7",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
        "excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-A7 Technical Reference Manual ",
          "document_number" : "ddi0468",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3512448",
          "sysurihash" : "xhnbX6QygHKTzmGm",
          "urihash" : "xhnbX6QygHKTzmGm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en",
          "systransactionid" : 861327,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1350489604000,
          "topparentid" : 3512448,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720937000,
          "permanentid" : "a02bc7510eb2d878417a59352bf2769bccde347cf879a41bfe920090729c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f24",
          "transactionid" : 861327,
          "title" : "CoreSight ETM-A7 Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1648720937000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0468:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720937224175480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1787,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720921647,
          "syssize" : 1787,
          "sysdate" : 1648720937000,
          "haslayout" : "1",
          "topparent" : "3512448",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3512448,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720937000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0468/a/?lang=en",
          "modified" : 1639132994000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720937224175480,
          "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
        "Excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Resets ",
        "document_number" : "ddi0468",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3512448",
        "sysurihash" : "qe2E92m0yML5x4ZG",
        "urihash" : "qe2E92m0yML5x4ZG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
        "systransactionid" : 861327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1350489604000,
        "topparentid" : 3512448,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "reset ; A7 macrocell ; nSYSPORESET ; ETM",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 3512448,
        "parentitem" : "5e8f10bf7100066a414f6f24",
        "concepts" : "reset ; A7 macrocell ; nSYSPORESET ; ETM",
        "documenttype" : "html",
        "isattachment" : "3512448",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720939000,
        "permanentid" : "a190fdf3a678a508308808d6420ed6a5fea7587803a5122bcd2819e42dd0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f47",
        "transactionid" : 861327,
        "title" : "Resets ",
        "products" : [ "Cortex-A7" ],
        "date" : 1648720939000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0468:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720939893645641,
        "sysisattachment" : "3512448",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3512448,
        "size" : 139,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720921647,
        "syssize" : 139,
        "sysdate" : 1648720939000,
        "haslayout" : "1",
        "topparent" : "3512448",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3512448,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720939000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0468/a/functional-description/clocking-and-resets/resets?lang=en",
        "modified" : 1639132994000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720939893645641,
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
        "syscollection" : "default"
      },
      "Title" : "Resets",
      "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/resets",
      "Excerpt" : "Resets The ETM-A7 macrocell has the following reset: nSYSPORESET This signal is the main power-on reset. It is active-LOW. Resets Cortex-A7",
      "FirstSentences" : "Resets The ETM-A7 macrocell has the following reset: nSYSPORESET This signal is the main power-on reset. It is active-LOW. Resets Cortex-A7"
    }, {
      "title" : "Compliance",
      "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
      "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
      "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/introduction/compliance?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
      "excerpt" : "Compliance The ETM-A7 complies with, or implements, the specifications described in: Embedded Trace ... This TRM complements architecture reference manuals, architecture specifications, ...",
      "firstSentences" : "Compliance The ETM-A7 complies with, or implements, the specifications described in: Embedded Trace Macrocell architecture CoreSight Architecture Advanced Microcontroller Bus Architecture. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
        "excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-A7 Technical Reference Manual ",
          "document_number" : "ddi0468",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3512448",
          "sysurihash" : "xhnbX6QygHKTzmGm",
          "urihash" : "xhnbX6QygHKTzmGm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en",
          "systransactionid" : 861327,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1350489604000,
          "topparentid" : 3512448,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720937000,
          "permanentid" : "a02bc7510eb2d878417a59352bf2769bccde347cf879a41bfe920090729c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f24",
          "transactionid" : 861327,
          "title" : "CoreSight ETM-A7 Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1648720937000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0468:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720937224175480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1787,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720921647,
          "syssize" : 1787,
          "sysdate" : 1648720937000,
          "haslayout" : "1",
          "topparent" : "3512448",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3512448,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720937000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0468/a/?lang=en",
          "modified" : 1639132994000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720937224175480,
          "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
        "Excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Compliance ",
        "document_number" : "ddi0468",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3512448",
        "sysurihash" : "foUqcEgZðB0BYYhk",
        "urihash" : "foUqcEgZðB0BYYhk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
        "systransactionid" : 861327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1350489604000,
        "topparentid" : 3512448,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "specifications ; architecture ; external standards ; reference manuals",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 3512448,
        "parentitem" : "5e8f10bf7100066a414f6f24",
        "concepts" : "specifications ; architecture ; external standards ; reference manuals",
        "documenttype" : "html",
        "isattachment" : "3512448",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720938000,
        "permanentid" : "051d225d2705f7a9e57fa8a18a371d2bf47c26a9878a97ca25cd1575def8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f33",
        "transactionid" : 861327,
        "title" : "Compliance ",
        "products" : [ "Cortex-A7" ],
        "date" : 1648720938000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0468:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720938079718615,
        "sysisattachment" : "3512448",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3512448,
        "size" : 403,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/introduction/compliance?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720921647,
        "syssize" : 403,
        "sysdate" : 1648720938000,
        "haslayout" : "1",
        "topparent" : "3512448",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3512448,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720938000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/introduction/compliance?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0468/a/introduction/compliance?lang=en",
        "modified" : 1639132994000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720938079718615,
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
        "syscollection" : "default"
      },
      "Title" : "Compliance",
      "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/introduction/compliance?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/introduction/compliance",
      "Excerpt" : "Compliance The ETM-A7 complies with, or implements, the specifications described in: Embedded Trace ... This TRM complements architecture reference manuals, architecture specifications, ...",
      "FirstSentences" : "Compliance The ETM-A7 complies with, or implements, the specifications described in: Embedded Trace Macrocell architecture CoreSight Architecture Advanced Microcontroller Bus Architecture. This ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and ... It contains the following sections: About the ETM-A7 macrocell functions Interfaces ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and resets of the ETM-A7 macrocell. It contains the following sections: About the ETM-A7 macrocell ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
        "excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-A7 Technical Reference Manual ",
          "document_number" : "ddi0468",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3512448",
          "sysurihash" : "xhnbX6QygHKTzmGm",
          "urihash" : "xhnbX6QygHKTzmGm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en",
          "systransactionid" : 861327,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1350489604000,
          "topparentid" : 3512448,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720937000,
          "permanentid" : "a02bc7510eb2d878417a59352bf2769bccde347cf879a41bfe920090729c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f24",
          "transactionid" : 861327,
          "title" : "CoreSight ETM-A7 Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1648720937000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0468:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720937224175480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1787,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720921647,
          "syssize" : 1787,
          "sysdate" : 1648720937000,
          "haslayout" : "1",
          "topparent" : "3512448",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3512448,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720937000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0468/a/?lang=en",
          "modified" : 1639132994000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720937224175480,
          "uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en",
        "Excerpt" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight ETM-A7 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0468",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3512448",
        "sysurihash" : "NUCVKl1csHN4RcXy",
        "urihash" : "NUCVKl1csHN4RcXy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
        "systransactionid" : 861327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1350489604000,
        "topparentid" : 3512448,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "A7 macrocell ; ETM ; clocking ; interfaces ; limitations of use",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 3512448,
        "parentitem" : "5e8f10bf7100066a414f6f24",
        "concepts" : "A7 macrocell ; ETM ; clocking ; interfaces ; limitations of use",
        "documenttype" : "html",
        "isattachment" : "3512448",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720938000,
        "permanentid" : "bffb01055c7db09bfb198d4be63b312399dfe8030eb101f06a8dcecdef6f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f3f",
        "transactionid" : 861327,
        "title" : "Functional Description ",
        "products" : [ "Cortex-A7" ],
        "date" : 1648720938000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0468:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720938071748157,
        "sysisattachment" : "3512448",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3512448,
        "size" : 315,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720921647,
        "syssize" : 315,
        "sysdate" : 1648720938000,
        "haslayout" : "1",
        "topparent" : "3512448",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3512448,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720938000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0468/a/functional-description?lang=en",
        "modified" : 1639132994000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720938071748157,
        "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and ... It contains the following sections: About the ETM-A7 macrocell functions Interfaces ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and resets of the ETM-A7 macrocell. It contains the following sections: About the ETM-A7 macrocell ..."
    } ],
    "totalNumberOfChildResults" : 70,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Clock signals ",
      "document_number" : "ddi0468",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3512448",
      "sysurihash" : "Iv72Ie4R0yslðiW6",
      "urihash" : "Iv72Ie4R0yslðiW6",
      "sysuri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
      "systransactionid" : 861327,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1350489604000,
      "topparentid" : 3512448,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586434239000,
      "sysconcepts" : "MPCore processor ; CLKIN input ; clock",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
      "attachmentparentid" : 3512448,
      "parentitem" : "5e8f10bf7100066a414f6f24",
      "concepts" : "MPCore processor ; CLKIN input ; clock",
      "documenttype" : "html",
      "isattachment" : "3512448",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720940000,
      "permanentid" : "20699c7d8bbd4f57300d996bf625436ba5715dbc48a48bd81a1ec52e8180",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f10bf7100066a414f6f45",
      "transactionid" : 861327,
      "title" : "Clock signals ",
      "products" : [ "Cortex-A7" ],
      "date" : 1648720940000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0468:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720940240304925,
      "sysisattachment" : "3512448",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3512448,
      "size" : 180,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/clock-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720921647,
      "syssize" : 180,
      "sysdate" : 1648720940000,
      "haslayout" : "1",
      "topparent" : "3512448",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3512448,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A7 MPCore processor, the ETM-A7 macrocell. Implementation-specific behavior is described in this document. You can find complementary information in the Embedded Trace Macrocell Architecture Specification.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720940000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/clock-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0468/a/functional-description/clocking-and-resets/clock-signals?lang=en",
      "modified" : 1639132994000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720940240304925,
      "uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
      "syscollection" : "default"
    },
    "Title" : "Clock signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0468/a/functional-description/clocking-and-resets/clock-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0468/a/en/functional-description/clocking-and-resets/clock-signals",
    "Excerpt" : "Clock signals The ETM-A7 macrocell uses a single clock, CLK. This must be the same clock as that wired to the CLKIN input of the Cortex-A7 MPCore processor.",
    "FirstSentences" : "Clock signals The ETM-A7 macrocell uses a single clock, CLK. This must be the same clock as that wired to the CLKIN input of the Cortex-A7 MPCore processor. Clock signals Cortex-A7"
  }, {
    "title" : "Principles of ARM Memory Maps White Paper",
    "uri" : "https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11654ca06a95ce53f8f0f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
    "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Web Address http://www.arm.com ... 2 Copyright ... 2012 ARM. All rights reserved. ARM DEN 0001C ... Table of Contents",
    "firstSentences" : "Principles of ARM® Memory Maps White Paper Document number: ARM DEN 0001C Copyright ARM Limited 2012 Principles of ARM Memory Maps System Software on ARM Copyright © 2012 ARM Limited. All rights ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Principles of ARM Memory Maps White Paper",
      "uri" : "https://developer.arm.com/documentation/den0001/c/en",
      "printableUri" : "https://developer.arm.com/documentation/den0001/c/en",
      "clickUri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0001/c/en",
      "excerpt" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A",
      "firstSentences" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Principles of ARM Memory Maps White Paper ",
        "document_number" : "den0001",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4881607",
        "sysurihash" : "HCVdvz9VqPSNYKQQ",
        "urihash" : "HCVdvz9VqPSNYKQQ",
        "sysuri" : "https://developer.arm.com/documentation/den0001/c/en",
        "systransactionid" : 864195,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1351645261000,
        "topparentid" : 4881607,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590761044000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649145554000,
        "permanentid" : "baf3c023e2e4484bfc61911ac18d067a6fe66f9097c4b8409e0cb54dfe3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11654ca06a95ce53f8f0d",
        "transactionid" : 864195,
        "title" : "Principles of ARM Memory Maps White Paper ",
        "products" : [ "Armv7-A", "Armv8-A" ],
        "date" : 1649145552000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0001:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145552687266578,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145398515,
        "syssize" : 172,
        "sysdate" : 1649145552000,
        "haslayout" : "1",
        "topparent" : "4881607",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4881607,
        "content_description" : "This document describes the address maps used by ARM for A-class systems, from models and emulators to development boards and complex SoCs.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145554000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0001/c/?lang=en",
        "modified" : 1639147641000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145552687266578,
        "uri" : "https://developer.arm.com/documentation/den0001/c/en",
        "syscollection" : "default"
      },
      "Title" : "Principles of ARM Memory Maps White Paper",
      "Uri" : "https://developer.arm.com/documentation/den0001/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0001/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0001/c/en",
      "Excerpt" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A",
      "FirstSentences" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A"
    },
    "childResults" : [ {
      "title" : "Principles of ARM Memory Maps White Paper",
      "uri" : "https://developer.arm.com/documentation/den0001/c/en",
      "printableUri" : "https://developer.arm.com/documentation/den0001/c/en",
      "clickUri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0001/c/en",
      "excerpt" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A",
      "firstSentences" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Principles of ARM Memory Maps White Paper ",
        "document_number" : "den0001",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4881607",
        "sysurihash" : "HCVdvz9VqPSNYKQQ",
        "urihash" : "HCVdvz9VqPSNYKQQ",
        "sysuri" : "https://developer.arm.com/documentation/den0001/c/en",
        "systransactionid" : 864195,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1351645261000,
        "topparentid" : 4881607,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590761044000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649145554000,
        "permanentid" : "baf3c023e2e4484bfc61911ac18d067a6fe66f9097c4b8409e0cb54dfe3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11654ca06a95ce53f8f0d",
        "transactionid" : 864195,
        "title" : "Principles of ARM Memory Maps White Paper ",
        "products" : [ "Armv7-A", "Armv8-A" ],
        "date" : 1649145552000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0001:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145552687266578,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145398515,
        "syssize" : 172,
        "sysdate" : 1649145552000,
        "haslayout" : "1",
        "topparent" : "4881607",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4881607,
        "content_description" : "This document describes the address maps used by ARM for A-class systems, from models and emulators to development boards and complex SoCs.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145554000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0001/c/?lang=en",
        "modified" : 1639147641000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145552687266578,
        "uri" : "https://developer.arm.com/documentation/den0001/c/en",
        "syscollection" : "default"
      },
      "Title" : "Principles of ARM Memory Maps White Paper",
      "Uri" : "https://developer.arm.com/documentation/den0001/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0001/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0001/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0001/c/en",
      "Excerpt" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A",
      "FirstSentences" : "Principles of ARM Memory Maps White Paper This document is only available in a PDF version. Click Download to view. Principles of ARM Memory Maps White Paper Armv7-AArmv8-A"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Principles of ARM Memory Maps White Paper ",
      "document_number" : "den0001",
      "document_version" : "c",
      "content_type" : "guide",
      "systopparent" : "4881607",
      "sysauthor" : "ARM",
      "sysurihash" : "PBJqz242slliDfJn",
      "urihash" : "PBJqz242slliDfJn",
      "sysuri" : "https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
      "keywords" : "Hypervisor, 32-bit, 36-bit, 40-bit, LPAE, address map",
      "systransactionid" : 864195,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1351645261000,
      "topparentid" : 4881607,
      "numberofpages" : 25,
      "sysconcepts" : "addressable space ; aliasing ; interworking ; extensions ; operating systems ; DRAM holes ; bus mastering ; ARM ; MMU ; 4Kbyte granule ; portability ; constraints ; compatibility ; hypervisors ; translations ; principles",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5fad437ccd74e712c44971f4", "5fbba155cd74e712c4497258|5fad437ccd74e712c44971f4", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "syscompany" : "ARM",
      "attachmentparentid" : 4881607,
      "parentitem" : "5ed11654ca06a95ce53f8f0d",
      "concepts" : "addressable space ; aliasing ; interworking ; extensions ; operating systems ; DRAM holes ; bus mastering ; ARM ; MMU ; 4Kbyte granule ; portability ; constraints ; compatibility ; hypervisors ; translations ; principles",
      "documenttype" : "pdf",
      "isattachment" : "4881607",
      "sysindexeddate" : 1649145554000,
      "permanentid" : "3b25ec77871fb620811a598ab820915c2dee35b8f19aa9f14c7c4fe506ff",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11654ca06a95ce53f8f0f",
      "transactionid" : 864195,
      "title" : "Principles of ARM Memory Maps White Paper ",
      "date" : 1649145553000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0001:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145553708780548,
      "sysisattachment" : "4881607",
      "navigationhierarchiescontenttype" : "Guide",
      "company" : "ARM",
      "sysattachmentparentid" : 4881607,
      "size" : 284419,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11654ca06a95ce53f8f0f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145399651,
      "syssize" : 284419,
      "sysdate" : 1649145553000,
      "topparent" : "4881607",
      "author" : "ARM",
      "label_version" : "1.0",
      "systopparentid" : 4881607,
      "content_description" : "This document describes the address maps used by ARM for A-class systems, from models and emulators to development boards and complex SoCs.",
      "wordcount" : 1161,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv7-A", "Processor Architectures|Armv7-A", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A", "Architectures|CPU Architecture|A-Profile|Armv7-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145554000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11654ca06a95ce53f8f0f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145553708780548,
      "uri" : "https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
      "syscollection" : "default"
    },
    "Title" : "Principles of ARM Memory Maps White Paper",
    "Uri" : "https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11654ca06a95ce53f8f0f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0001/c/en/pdf/DEN0001C_principles_of_arm_memory_maps.pdf",
    "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Web Address http://www.arm.com ... 2 Copyright ... 2012 ARM. All rights reserved. ARM DEN 0001C ... Table of Contents",
    "FirstSentences" : "Principles of ARM® Memory Maps White Paper Document number: ARM DEN 0001C Copyright ARM Limited 2012 Principles of ARM Memory Maps System Software on ARM Copyright © 2012 ARM Limited. All rights ..."
  }, {
    "title" : "Lockable SPIs (LSPIs)",
    "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
    "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
    "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
    "excerpt" : "Lockable SPIs (LSPIs) The GIC-400 supports 31 LSPIs, as it is indicated by the LSPI field in the Interrupt ... For more information, see the ARM Generic Interrupt Controller Architecture ...",
    "firstSentences" : "Lockable SPIs (LSPIs) The GIC-400 supports 31 LSPIs, as it is indicated by the LSPI field in the Interrupt Controller Type Register, GICD_TYPER. For more information, see the ARM Generic Interrupt ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
      "excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "ddi0471",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515231",
        "sysurihash" : "xVpGw9l5lWG4RN52",
        "urihash" : "xVpGw9l5lWG4RN52",
        "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1345325308000,
        "topparentid" : 3515231,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435554000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714238000,
        "permanentid" : "2ac7fa3db3835c46b6542ba0f64c5719ffbc012b55e71d08c3973d0a4bd5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15e27100066a414f73da",
        "transactionid" : 861191,
        "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-400" ],
        "date" : 1648714238000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0471:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714238211375689,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1909,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714226454,
        "syssize" : 1909,
        "sysdate" : 1648714238000,
        "haslayout" : "1",
        "topparent" : "3515231",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515231,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714238000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0471/b/?lang=en",
        "modified" : 1639133628000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714238211375689,
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
      "Excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "PPIs",
      "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
      "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
      "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/ppis?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
      "excerpt" : "PPIs A PPI is an interrupt that is specific to a single processor. All PPI signals are active-LOW level-sensitive. Table 2.3 shows the PPIs that are available for each processor.",
      "firstSentences" : "PPIs A PPI is an interrupt that is specific to a single processor. All PPI signals are active-LOW level-sensitive. Table 2.3 shows the PPIs that are available for each processor. Table 2.3. PPI ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
        "excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0471",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3515231",
          "sysurihash" : "xVpGw9l5lWG4RN52",
          "urihash" : "xVpGw9l5lWG4RN52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en",
          "systransactionid" : 861191,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1345325308000,
          "topparentid" : 3515231,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586435554000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714238000,
          "permanentid" : "2ac7fa3db3835c46b6542ba0f64c5719ffbc012b55e71d08c3973d0a4bd5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f15e27100066a414f73da",
          "transactionid" : 861191,
          "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-400" ],
          "date" : 1648714238000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0471:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714238211375689,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1909,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714226454,
          "syssize" : 1909,
          "sysdate" : 1648714238000,
          "haslayout" : "1",
          "topparent" : "3515231",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3515231,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714238000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0471/b/?lang=en",
          "modified" : 1639133628000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714238211375689,
          "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
        "Excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PPIs ",
        "document_number" : "ddi0471",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515231",
        "sysurihash" : "LeUE8YH34i9DjpB5",
        "urihash" : "LeUE8YH34i9DjpB5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1345325308000,
        "topparentid" : 3515231,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435554000,
        "sysconcepts" : "power management ; CPU interface ; Non-secure physical ; PPI input ; bypass functionality ; IRQ signal ; PPIs ; hypervisor action",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
        "attachmentparentid" : 3515231,
        "parentitem" : "5e8f15e27100066a414f73da",
        "concepts" : "power management ; CPU interface ; Non-secure physical ; PPI input ; bypass functionality ; IRQ signal ; PPIs ; hypervisor action",
        "documenttype" : "html",
        "isattachment" : "3515231",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714241000,
        "permanentid" : "5f55e818e3eaebafbaa028b21acd1ce41c70303e1d4b1953798f87b90f0f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15e27100066a414f73f8",
        "transactionid" : 861191,
        "title" : "PPIs ",
        "products" : [ "CoreLink GIC-400" ],
        "date" : 1648714241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0471:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714241609951553,
        "sysisattachment" : "3515231",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3515231,
        "size" : 1250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/ppis?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714226454,
        "syssize" : 1250,
        "sysdate" : 1648714241000,
        "haslayout" : "1",
        "topparent" : "3515231",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515231,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
        "wordcount" : 87,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/ppis?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/ppis?lang=en",
        "modified" : 1639133628000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714241609951553,
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
        "syscollection" : "default"
      },
      "Title" : "PPIs",
      "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/ppis?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/ppis",
      "Excerpt" : "PPIs A PPI is an interrupt that is specific to a single processor. All PPI signals are active-LOW level-sensitive. Table 2.3 shows the PPIs that are available for each processor.",
      "FirstSentences" : "PPIs A PPI is an interrupt that is specific to a single processor. All PPI signals are active-LOW level-sensitive. Table 2.3 shows the PPIs that are available for each processor. Table 2.3. PPI ..."
    }, {
      "title" : "Interrupt handling and prioritization in the GIC-400",
      "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
      "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
      "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-handling-and-prioritization-in-the-gic-400?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
      "excerpt" : "Interrupt handling and prioritization in the GIC-400 In the GIC-400, the Distributor arbitrates physical ... The GIC-400 implements the interrupt handling and prioritization of the ARM Generic ...",
      "firstSentences" : "Interrupt handling and prioritization in the GIC-400 In the GIC-400, the Distributor arbitrates physical interrupts and the virtual distributor arbitrates virtual interrupts according to the same ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
        "excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0471",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3515231",
          "sysurihash" : "xVpGw9l5lWG4RN52",
          "urihash" : "xVpGw9l5lWG4RN52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en",
          "systransactionid" : 861191,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1345325308000,
          "topparentid" : 3515231,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586435554000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714238000,
          "permanentid" : "2ac7fa3db3835c46b6542ba0f64c5719ffbc012b55e71d08c3973d0a4bd5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f15e27100066a414f73da",
          "transactionid" : 861191,
          "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-400" ],
          "date" : 1648714238000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0471:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714238211375689,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1909,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714226454,
          "syssize" : 1909,
          "sysdate" : 1648714238000,
          "haslayout" : "1",
          "topparent" : "3515231",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3515231,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714238000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0471/b/?lang=en",
          "modified" : 1639133628000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714238211375689,
          "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
        "Excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupt handling and prioritization in the GIC-400 ",
        "document_number" : "ddi0471",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515231",
        "sysurihash" : "K1Y3qnsW15mstNh0",
        "urihash" : "K1Y3qnsW15mstNh0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1345325308000,
        "topparentid" : 3515231,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435554000,
        "sysconcepts" : "priority level ; GIC ; distributor ; lowest ID ; SGI ; FIQ inputs ; CPU interfaces ; multiprocessor systems ; preference ; arbitration ; principles ; prioritization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
        "attachmentparentid" : 3515231,
        "parentitem" : "5e8f15e27100066a414f73da",
        "concepts" : "priority level ; GIC ; distributor ; lowest ID ; SGI ; FIQ inputs ; CPU interfaces ; multiprocessor systems ; preference ; arbitration ; principles ; prioritization",
        "documenttype" : "html",
        "isattachment" : "3515231",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714241000,
        "permanentid" : "b3689d21c26abc44730ebdab1a35d70aecd5d90045e06a8b0ac57821bf6f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15e27100066a414f73fd",
        "transactionid" : 861191,
        "title" : "Interrupt handling and prioritization in the GIC-400 ",
        "products" : [ "CoreLink GIC-400" ],
        "date" : 1648714241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0471:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714241569027924,
        "sysisattachment" : "3515231",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3515231,
        "size" : 1513,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-handling-and-prioritization-in-the-gic-400?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714226454,
        "syssize" : 1513,
        "sysdate" : 1648714241000,
        "haslayout" : "1",
        "topparent" : "3515231",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515231,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
        "wordcount" : 112,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-handling-and-prioritization-in-the-gic-400?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0471/b/functional-description/interrupt-handling-and-prioritization-in-the-gic-400?lang=en",
        "modified" : 1639133628000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714241569027924,
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
        "syscollection" : "default"
      },
      "Title" : "Interrupt handling and prioritization in the GIC-400",
      "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-handling-and-prioritization-in-the-gic-400?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-handling-and-prioritization-in-the-gic-400",
      "Excerpt" : "Interrupt handling and prioritization in the GIC-400 In the GIC-400, the Distributor arbitrates physical ... The GIC-400 implements the interrupt handling and prioritization of the ARM Generic ...",
      "FirstSentences" : "Interrupt handling and prioritization in the GIC-400 In the GIC-400, the Distributor arbitrates physical interrupts and the virtual distributor arbitrates virtual interrupts according to the same ..."
    }, {
      "title" : "AXI4 interface",
      "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/functional-overview-of-the-gic-400/axi4-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
      "excerpt" : "Identifying the requestor is necessary to determine to which CPU interface or virtual ... Therefore, an AXI 3 master must be set not to interleave writes. AXI4 interface CoreLink GIC-400",
      "firstSentences" : "AXI4 interface The GIC-400 uses an AMBA AXI4 slave interface. There are no separate AXI clock and reset signals in the GIC-400. All interfaces are synchronous to the master clock input. Note In ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
        "excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0471",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3515231",
          "sysurihash" : "xVpGw9l5lWG4RN52",
          "urihash" : "xVpGw9l5lWG4RN52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en",
          "systransactionid" : 861191,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1345325308000,
          "topparentid" : 3515231,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586435554000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714238000,
          "permanentid" : "2ac7fa3db3835c46b6542ba0f64c5719ffbc012b55e71d08c3973d0a4bd5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f15e27100066a414f73da",
          "transactionid" : 861191,
          "title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-400" ],
          "date" : 1648714238000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0471:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714238211375689,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1909,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714226454,
          "syssize" : 1909,
          "sysdate" : 1648714238000,
          "haslayout" : "1",
          "topparent" : "3515231",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3515231,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714238000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0471/b/?lang=en",
          "modified" : 1639133628000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714238211375689,
          "uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en",
        "Excerpt" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink GIC-400 Generic Interrupt Controller Technical Reference Manual Copyright 2011-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI4 interface ",
        "document_number" : "ddi0471",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515231",
        "sysurihash" : "qaXuzkbHsfb8TSað",
        "urihash" : "qaXuzkbHsfb8TSað",
        "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1345325308000,
        "topparentid" : 3515231,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435554000,
        "sysconcepts" : "GIC ; AXI ; locked transactions ; AXI3 masters ; signals ; AXI4 ; interfaces ; protocol ; interleaving ; legal encodings ; numbering scheme ; strict requirement ; legacy considerations ; Device Bufferable ; operating correctly ; write-interleaving",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
        "attachmentparentid" : 3515231,
        "parentitem" : "5e8f15e27100066a414f73da",
        "concepts" : "GIC ; AXI ; locked transactions ; AXI3 masters ; signals ; AXI4 ; interfaces ; protocol ; interleaving ; legal encodings ; numbering scheme ; strict requirement ; legacy considerations ; Device Bufferable ; operating correctly ; write-interleaving",
        "documenttype" : "html",
        "isattachment" : "3515231",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714240000,
        "permanentid" : "3ea14f86e9a23ad4fe161be9e3f482e73c38ca9b487056a62503c273ec3e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15e27100066a414f73f1",
        "transactionid" : 861191,
        "title" : "AXI4 interface ",
        "products" : [ "CoreLink GIC-400" ],
        "date" : 1648714240000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0471:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714240751650921,
        "sysisattachment" : "3515231",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3515231,
        "size" : 2095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/functional-overview-of-the-gic-400/axi4-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714226454,
        "syssize" : 2095,
        "sysdate" : 1648714240000,
        "haslayout" : "1",
        "topparent" : "3515231",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515231,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
        "wordcount" : 167,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714240000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/functional-overview-of-the-gic-400/axi4-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0471/b/functional-description/functional-overview-of-the-gic-400/axi4-interface?lang=en",
        "modified" : 1639133628000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714240751650921,
        "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
        "syscollection" : "default"
      },
      "Title" : "AXI4 interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/functional-overview-of-the-gic-400/axi4-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/functional-overview-of-the-gic-400/axi4-interface",
      "Excerpt" : "Identifying the requestor is necessary to determine to which CPU interface or virtual ... Therefore, an AXI 3 master must be set not to interleave writes. AXI4 interface CoreLink GIC-400",
      "FirstSentences" : "AXI4 interface The GIC-400 uses an AMBA AXI4 slave interface. There are no separate AXI clock and reset signals in the GIC-400. All interfaces are synchronous to the master clock input. Note In ..."
    } ],
    "totalNumberOfChildResults" : 40,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Lockable SPIs (LSPIs) ",
      "document_number" : "ddi0471",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3515231",
      "sysurihash" : "wi7HmR0XTf5oPUgv",
      "urihash" : "wi7HmR0XTf5oPUgv",
      "sysuri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
      "systransactionid" : 861191,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1345325308000,
      "topparentid" : 3515231,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586435554000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263d" ],
      "attachmentparentid" : 3515231,
      "parentitem" : "5e8f15e27100066a414f73da",
      "documenttype" : "html",
      "isattachment" : "3515231",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714241000,
      "permanentid" : "e20d8d674d32e94bb2e33081c0926536169de2f385fae9c2ffc8cab87737",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f15e27100066a414f73fa",
      "transactionid" : 861191,
      "title" : "Lockable SPIs (LSPIs) ",
      "products" : [ "CoreLink GIC-400" ],
      "date" : 1648714241000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0471:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714241648409220,
      "sysisattachment" : "3515231",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3515231,
      "size" : 274,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714226454,
      "syssize" : 274,
      "sysdate" : 1648714241000,
      "haslayout" : "1",
      "topparent" : "3515231",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3515231,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink GIC-400 Generic Interrupt Controller (GIC-400). The GIC-400 is a configurable interrupt controller that supports virtualization and that you can implement in single-processor or multiprocessor systems.",
      "wordcount" : 31,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-400" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714241000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-?lang=en",
      "modified" : 1639133628000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714241648409220,
      "uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
      "syscollection" : "default"
    },
    "Title" : "Lockable SPIs (LSPIs)",
    "Uri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0471/b/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0471/b/en/functional-description/interrupt-inputs-to-the-gic-400/lockable-spis--lspis-",
    "Excerpt" : "Lockable SPIs (LSPIs) The GIC-400 supports 31 LSPIs, as it is indicated by the LSPI field in the Interrupt ... For more information, see the ARM Generic Interrupt Controller Architecture ...",
    "FirstSentences" : "Lockable SPIs (LSPIs) The GIC-400 supports 31 LSPIs, as it is indicated by the LSPI field in the Interrupt Controller Type Register, GICD_TYPER. For more information, see the ARM Generic Interrupt ..."
  }, {
    "title" : "ARM Synchronization Primitives",
    "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "excerpt" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization ... It contains the following sections: Software synchronization Exclusive accesses Practical ...",
    "firstSentences" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Synchronization Primitives Development Article",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
      "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Synchronization Primitives Development Article ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "W8QNñB7Yiy9KJ54K",
        "urihash" : "W8QNñB7Yiy9KJ54K",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "systransactionid" : 861190,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714203000,
        "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b1608762840",
        "transactionid" : 861190,
        "title" : "ARM Synchronization Primitives Development Article ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714203000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714203056406057,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1836,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 1836,
        "sysdate" : 1648714203000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714203000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714203056406057,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Synchronization Primitives Development Article",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
      "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Use in multi-core systems",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "excerpt" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is ... Systems with coherency management ARM MPCore multi-core processors contain a Snoop ...",
      "firstSentences" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is the same for single-core and multi-core systems, but in a multi-core system there are some ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Synchronization Primitives Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Synchronization Primitives Development Article ",
          "document_number" : "dht0008",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "4993548",
          "sysurihash" : "W8QNñB7Yiy9KJ54K",
          "urihash" : "W8QNñB7Yiy9KJ54K",
          "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1250511231000,
          "topparentid" : 4993548,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586763172000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714203000,
          "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9415a4c8052b1608762840",
          "transactionid" : 861190,
          "title" : "ARM Synchronization Primitives Development Article ",
          "products" : [ "Armv6-M" ],
          "date" : 1648714203000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0008:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714203056406057,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714186436,
          "syssize" : 1836,
          "sysdate" : 1648714203000,
          "haslayout" : "1",
          "topparent" : "4993548",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993548,
          "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714203000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0008/a/?lang=en",
          "modified" : 1640083599000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714203056406057,
          "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Synchronization Primitives Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Use in multi-core systems ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "RHffFr9gqyThuUes",
        "urihash" : "RHffFr9gqyThuUes",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "coherency management ; multi-core systems ; synchronization ; memory regions ; cores ; monitor ; caches ; SCU ; performance reasons ; Control Unit ; system-wide implications ; using Load-Exclusives ; Store-Exclusives",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "attachmentparentid" : 4993548,
        "parentitem" : "5e9415a4c8052b1608762840",
        "concepts" : "coherency management ; multi-core systems ; synchronization ; memory regions ; cores ; monitor ; caches ; SCU ; performance reasons ; Control Unit ; system-wide implications ; using Load-Exclusives ; Store-Exclusives",
        "documenttype" : "html",
        "isattachment" : "4993548",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714236000,
        "permanentid" : "c6358fcc5fd5880859e698058d68da952e23beacb39148e74747bd61a687",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b160876284d",
        "transactionid" : 861191,
        "title" : "Use in multi-core systems ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714236825633957,
        "sysisattachment" : "4993548",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4993548,
        "size" : 1386,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 1386,
        "sysdate" : 1648714236000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714236825633957,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
        "syscollection" : "default"
      },
      "Title" : "Use in multi-core systems",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/use-in-multi-core-systems",
      "Excerpt" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is ... Systems with coherency management ARM MPCore multi-core processors contain a Snoop ...",
      "FirstSentences" : "Use in multi-core systems The model for using Load-Exclusives and Store-Exclusives for synchronization is the same for single-core and multi-core systems, but in a multi-core system there are some ..."
    }, {
      "title" : "Exclusive accesses",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "excerpt" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in ... From ARMv6T2, these instructions are available in the ARM and Thumb instruction sets.",
      "firstSentences" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in the form of the Load-Exclusive and Store-Exclusive synchronization primitives, LDREX and STREX.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Synchronization Primitives Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Synchronization Primitives Development Article ",
          "document_number" : "dht0008",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "4993548",
          "sysurihash" : "W8QNñB7Yiy9KJ54K",
          "urihash" : "W8QNñB7Yiy9KJ54K",
          "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1250511231000,
          "topparentid" : 4993548,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586763172000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714203000,
          "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9415a4c8052b1608762840",
          "transactionid" : 861190,
          "title" : "ARM Synchronization Primitives Development Article ",
          "products" : [ "Armv6-M" ],
          "date" : 1648714203000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0008:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714203056406057,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714186436,
          "syssize" : 1836,
          "sysdate" : 1648714203000,
          "haslayout" : "1",
          "topparent" : "4993548",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993548,
          "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714203000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0008/a/?lang=en",
          "modified" : 1640083599000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714203056406057,
          "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Synchronization Primitives Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Exclusive accesses ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "BX7iBñthgbdBAvvð",
        "urihash" : "BX7iBñthgbdBAvvð",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "instructions ; scalable synchronization ; Store-Exclusive ; Load-Exclusive ; ARM ; ARMv6T2",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "attachmentparentid" : 4993548,
        "parentitem" : "5e9415a4c8052b1608762840",
        "concepts" : "instructions ; scalable synchronization ; Store-Exclusive ; Load-Exclusive ; ARM ; ARMv6T2",
        "documenttype" : "html",
        "isattachment" : "4993548",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714236000,
        "permanentid" : "f187ccbac71b690fc75303a80c32e69a066145cb7f789cdc9227989ea60b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b1608762849",
        "transactionid" : 861191,
        "title" : "Exclusive accesses ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714236761798291,
        "sysisattachment" : "4993548",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4993548,
        "size" : 445,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 445,
        "sysdate" : 1648714236000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714236761798291,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
        "syscollection" : "default"
      },
      "Title" : "Exclusive accesses",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses",
      "Excerpt" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in ... From ARMv6T2, these instructions are available in the ARM and Thumb instruction sets.",
      "FirstSentences" : "Exclusive accesses The ARMv6 architecture introduced Load Link and Store Conditional instructions in the form of the Load-Exclusive and Store-Exclusive synchronization primitives, LDREX and STREX."
    }, {
      "title" : "Memory barriers",
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "clickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "excerpt" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must ... Note The Data Memory Barrier existed before ARMv7 as a cp15 operation, but ARMv7 ...",
      "firstSentences" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must perform a Data Memory Barrier (DMB) operation: between acquiring a resource, for example ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Synchronization Primitives Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Synchronization Primitives Development Article ",
          "document_number" : "dht0008",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "4993548",
          "sysurihash" : "W8QNñB7Yiy9KJ54K",
          "urihash" : "W8QNñB7Yiy9KJ54K",
          "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1250511231000,
          "topparentid" : 4993548,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586763172000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714203000,
          "permanentid" : "8b14f6c117d05f2458f7873ec4691f00494719b1aeeb38fcd90f2a18e38d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9415a4c8052b1608762840",
          "transactionid" : 861190,
          "title" : "ARM Synchronization Primitives Development Article ",
          "products" : [ "Armv6-M" ],
          "date" : 1648714203000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0008:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714203056406057,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1836,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714186436,
          "syssize" : 1836,
          "sysdate" : 1648714203000,
          "haslayout" : "1",
          "topparent" : "4993548",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993548,
          "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714203000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0008/a/?lang=en",
          "modified" : 1640083599000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714203056406057,
          "uri" : "https://developer.arm.com/documentation/dht0008/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Synchronization Primitives Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en",
        "Excerpt" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM Synchronization Primitives Development Article Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory barriers ",
        "document_number" : "dht0008",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "4993548",
        "sysurihash" : "a97GebZfXVPg3WPn",
        "urihash" : "a97GebZfXVPg3WPn",
        "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
        "systransactionid" : 861191,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1250511231000,
        "topparentid" : 4993548,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586763172000,
        "sysconcepts" : "Memory barriers ; resource ; semaphore ; mutex ; incrementing ; decrementing",
        "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
        "attachmentparentid" : 4993548,
        "parentitem" : "5e9415a4c8052b1608762840",
        "concepts" : "Memory barriers ; resource ; semaphore ; mutex ; incrementing ; decrementing",
        "documenttype" : "html",
        "isattachment" : "4993548",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714236000,
        "permanentid" : "d7b260d1cfe62a0ce4318d374773a9e72874941daa14305c5881dbe3cfdc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9415a4c8052b160876284c",
        "transactionid" : 861191,
        "title" : "Memory barriers ",
        "products" : [ "Armv6-M" ],
        "date" : 1648714236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0008:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714236728561391,
        "sysisattachment" : "4993548",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4993548,
        "size" : 530,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714186436,
        "syssize" : 530,
        "sysdate" : 1648714236000,
        "haslayout" : "1",
        "topparent" : "4993548",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993548,
        "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
        "modified" : 1640083599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714236728561391,
        "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
        "syscollection" : "default"
      },
      "Title" : "Memory barriers",
      "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/exclusive-accesses/memory-barriers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives/exclusive-accesses/memory-barriers",
      "Excerpt" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must ... Note The Data Memory Barrier existed before ARMv7 as a cp15 operation, but ARMv7 ...",
      "FirstSentences" : "Memory barriers To ensure a consistent memory view, it is architecturally defined that software must perform a Data Memory Barrier (DMB) operation: between acquiring a resource, for example ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Synchronization Primitives ",
      "document_number" : "dht0008",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "4993548",
      "sysurihash" : "5YLLDnBQsVPFñ6ðx",
      "urihash" : "5YLLDnBQsVPFñ6ðx",
      "sysuri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
      "systransactionid" : 861191,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1250511231000,
      "topparentid" : 4993548,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586763172000,
      "sysconcepts" : "synchronization primitives ; ARM ; system-level programmer",
      "navigationhierarchies" : [ "5fbba155cd74e712c4497258|5fbba15e8e527a03a85ed264", "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5fbba15e8e527a03a85ed264" ],
      "attachmentparentid" : 4993548,
      "parentitem" : "5e9415a4c8052b1608762840",
      "concepts" : "synchronization primitives ; ARM ; system-level programmer",
      "documenttype" : "html",
      "isattachment" : "4993548",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714236000,
      "permanentid" : "9811aa62c3d8d5978eaa2f69adde1ee3aa32bc0e77bac58d015553c0dc0f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9415a4c8052b1608762842",
      "transactionid" : 861191,
      "title" : "ARM Synchronization Primitives ",
      "products" : [ "Armv6-M" ],
      "date" : 1648714236000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dht0008:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714236921786384,
      "sysisattachment" : "4993548",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4993548,
      "size" : 343,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714186436,
      "syssize" : 343,
      "sysdate" : 1648714236000,
      "haslayout" : "1",
      "topparent" : "4993548",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993548,
      "content_description" : "This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer can use them.",
      "wordcount" : 36,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Processor Architectures|Armv6-M", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv6-M" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714236000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dht0008/a/arm-synchronization-primitives?lang=en",
      "modified" : 1640083599000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714236921786384,
      "uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
      "syscollection" : "default"
    },
    "Title" : "ARM Synchronization Primitives",
    "Uri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "PrintableUri" : "https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "ClickUri" : "https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0008/a/en/arm-synchronization-primitives",
    "Excerpt" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization ... It contains the following sections: Software synchronization Exclusive accesses Practical ...",
    "FirstSentences" : "Chapter 1. ARM Synchronization Primitives This article introduces the hardware synchronization primitives available in the ARM architecture, and provides examples of how a system-level programmer ..."
  }, {
    "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2e9cfd977155116a7608",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
    "excerpt" : "Contents ... DMC-342 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... ARM DDI 0436A ... ID103109 ... Preface ... About this book ... xiv Feedback ... xviii ... Introduction ... 1-11",
    "firstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Revision: r0p0 Technical Reference Manual Copyright © 2009 ARM. All rights reserved. ARM DDI 0436A (ID103109) ii AMBA LPDDR2 Dynamic Memory Controller ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
      "excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
        "document_number" : "ddi0436",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497999",
        "sysurihash" : "JyHN9efVbnntshwl",
        "urihash" : "JyHN9efVbnntshwl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1257017745000,
        "topparentid" : 3497999,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720758000,
        "permanentid" : "9565a3b1ede6189af32fb9c933b529cc6c69a72ba03002680bd7e9b51816",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9afd977155116a74d5",
        "transactionid" : 861323,
        "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0436:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720758100362103,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1907,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720754222,
        "syssize" : 1907,
        "sysdate" : 1648720758000,
        "haslayout" : "1",
        "topparent" : "3497999",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497999,
        "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0436/a/?lang=en",
        "modified" : 1639130680000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720758100362103,
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
      "Excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Tie-off signals",
      "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/tie-off-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
      "excerpt" : "Tie-off signals The tie-off signals initialize various operating parameters of the ... Figure 2.6 shows the tie-off signals. ... Tie-off signals For more information, see Tie-off signals.",
      "firstSentences" : "Tie-off signals The tie-off signals initialize various operating parameters of the LPDDR2 DMC when it exits the reset state. Figure 2.6 shows the tie-off signals. Figure 2.6. Tie-off signals For ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
        "excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
          "document_number" : "ddi0436",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497999",
          "sysurihash" : "JyHN9efVbnntshwl",
          "urihash" : "JyHN9efVbnntshwl",
          "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1257017745000,
          "topparentid" : 3497999,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720758000,
          "permanentid" : "9565a3b1ede6189af32fb9c933b529cc6c69a72ba03002680bd7e9b51816",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d5",
          "transactionid" : 861323,
          "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720758000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0436:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720758100362103,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1907,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720754222,
          "syssize" : 1907,
          "sysdate" : 1648720758000,
          "haslayout" : "1",
          "topparent" : "3497999",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497999,
          "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720758000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0436/a/?lang=en",
          "modified" : 1639130680000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720758100362103,
          "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
        "Excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Tie-off signals ",
        "document_number" : "ddi0436",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497999",
        "sysurihash" : "gIu0l3SnSGRrðIUg",
        "urihash" : "gIu0l3SnSGRrðIUg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1257017745000,
        "topparentid" : 3497999,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "tie-off signals ; reset state ; operating parameters",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3497999,
        "parentitem" : "5e8e2e9afd977155116a74d5",
        "concepts" : "tie-off signals ; reset state ; operating parameters",
        "documenttype" : "html",
        "isattachment" : "3497999",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720759000,
        "permanentid" : "2718f8e8fdd76a486f96781622aebd3d2cc0bd026894cc8ee0d9701c8132",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9afd977155116a74f3",
        "transactionid" : 861323,
        "title" : "Tie-off signals ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720759000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0436:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720759226235301,
        "sysisattachment" : "3497999",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497999,
        "size" : 264,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/tie-off-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720754222,
        "syssize" : 264,
        "sysdate" : 1648720759000,
        "haslayout" : "1",
        "topparent" : "3497999",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497999,
        "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720759000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/tie-off-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0436/a/functional-description/interfaces/tie-off-signals?lang=en",
        "modified" : 1639130680000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720759226235301,
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
        "syscollection" : "default"
      },
      "Title" : "Tie-off signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/tie-off-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/tie-off-signals",
      "Excerpt" : "Tie-off signals The tie-off signals initialize various operating parameters of the ... Figure 2.6 shows the tie-off signals. ... Tie-off signals For more information, see Tie-off signals.",
      "FirstSentences" : "Tie-off signals The tie-off signals initialize various operating parameters of the LPDDR2 DMC when it exits the reset state. Figure 2.6 shows the tie-off signals. Figure 2.6. Tie-off signals For ..."
    }, {
      "title" : "APB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/apb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
      "excerpt" : "APB slave interface The APB slave interface provides access to the internal registers of the LPDDR2 DMC. Figure ... Figure 2.5. APB interface For more information, see APB slave interface.",
      "firstSentences" : "APB slave interface The APB slave interface provides access to the internal registers of the LPDDR2 DMC. Figure 2.5 shows the APB interface signals. Figure 2.5. APB interface For more information, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
        "excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
          "document_number" : "ddi0436",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497999",
          "sysurihash" : "JyHN9efVbnntshwl",
          "urihash" : "JyHN9efVbnntshwl",
          "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1257017745000,
          "topparentid" : 3497999,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720758000,
          "permanentid" : "9565a3b1ede6189af32fb9c933b529cc6c69a72ba03002680bd7e9b51816",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d5",
          "transactionid" : 861323,
          "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720758000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0436:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720758100362103,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1907,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720754222,
          "syssize" : 1907,
          "sysdate" : 1648720758000,
          "haslayout" : "1",
          "topparent" : "3497999",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497999,
          "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720758000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0436/a/?lang=en",
          "modified" : 1639130680000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720758100362103,
          "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
        "Excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB slave interface ",
        "document_number" : "ddi0436",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497999",
        "sysurihash" : "7hqnOsiU1H2Obsxñ",
        "urihash" : "7hqnOsiU1H2Obsxñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1257017745000,
        "topparentid" : 3497999,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "slave interface ; internal registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3497999,
        "parentitem" : "5e8e2e9afd977155116a74d5",
        "concepts" : "slave interface ; internal registers",
        "documenttype" : "html",
        "isattachment" : "3497999",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720758000,
        "permanentid" : "33d8f6c3e6a8215c88fe3e47a457e4ed4ae8c4d153fc850741aa6d03774f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9afd977155116a74f2",
        "transactionid" : 861323,
        "title" : "APB slave interface ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0436:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720758350182921,
        "sysisattachment" : "3497999",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497999,
        "size" : 256,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/apb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720754222,
        "syssize" : 256,
        "sysdate" : 1648720758000,
        "haslayout" : "1",
        "topparent" : "3497999",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497999,
        "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/apb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0436/a/functional-description/interfaces/apb-slave-interface?lang=en",
        "modified" : 1639130680000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720758350182921,
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/apb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/apb-slave-interface",
      "Excerpt" : "APB slave interface The APB slave interface provides access to the internal registers of the LPDDR2 DMC. Figure ... Figure 2.5. APB interface For more information, see APB slave interface.",
      "FirstSentences" : "APB slave interface The APB slave interface provides access to the internal registers of the LPDDR2 DMC. Figure 2.5 shows the APB interface signals. Figure 2.5. APB interface For more information, ..."
    }, {
      "title" : "AXI low-power interface",
      "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/axi-low-power-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
      "excerpt" : "AXI low-power interface Figure 2.4 shows the AXI low-power interface channel signals. ... AXI low-power interface channel signals For more information, see AXI low-power interface.",
      "firstSentences" : "AXI low-power interface Figure 2.4 shows the AXI low-power interface channel signals. Figure 2.4. AXI low-power interface channel signals For more information, see AXI low-power interface. AXI low ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
        "excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
          "document_number" : "ddi0436",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497999",
          "sysurihash" : "JyHN9efVbnntshwl",
          "urihash" : "JyHN9efVbnntshwl",
          "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1257017745000,
          "topparentid" : 3497999,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720758000,
          "permanentid" : "9565a3b1ede6189af32fb9c933b529cc6c69a72ba03002680bd7e9b51816",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d5",
          "transactionid" : 861323,
          "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720758000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0436:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720758100362103,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1907,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720754222,
          "syssize" : 1907,
          "sysdate" : 1648720758000,
          "haslayout" : "1",
          "topparent" : "3497999",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497999,
          "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720758000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0436/a/?lang=en",
          "modified" : 1639130680000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720758100362103,
          "uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en",
        "Excerpt" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual Copyright 2009 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AXI low-power interface ",
        "document_number" : "ddi0436",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497999",
        "sysurihash" : "UgiKñY5JGNnELf2H",
        "urihash" : "UgiKñY5JGNnELf2H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1257017745000,
        "topparentid" : 3497999,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "low-power interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3497999,
        "parentitem" : "5e8e2e9afd977155116a74d5",
        "concepts" : "low-power interface",
        "documenttype" : "html",
        "isattachment" : "3497999",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720758000,
        "permanentid" : "60f5c69b29171421de9b83d72a9e5faa67bbcd574a2c96d5ab53937e9668",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9afd977155116a74f1",
        "transactionid" : 861323,
        "title" : "AXI low-power interface ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0436:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720758214213857,
        "sysisattachment" : "3497999",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497999,
        "size" : 227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/axi-low-power-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720754222,
        "syssize" : 227,
        "sysdate" : 1648720758000,
        "haslayout" : "1",
        "topparent" : "3497999",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497999,
        "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/axi-low-power-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0436/a/functional-description/interfaces/axi-low-power-interface?lang=en",
        "modified" : 1639130680000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720758214213857,
        "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
        "syscollection" : "default"
      },
      "Title" : "AXI low-power interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0436/a/functional-description/interfaces/axi-low-power-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/functional-description/interfaces/axi-low-power-interface",
      "Excerpt" : "AXI low-power interface Figure 2.4 shows the AXI low-power interface channel signals. ... AXI low-power interface channel signals For more information, see AXI low-power interface.",
      "FirstSentences" : "AXI low-power interface Figure 2.4 shows the AXI low-power interface channel signals. Figure 2.4. AXI low-power interface channel signals For more information, see AXI low-power interface. AXI low ..."
    } ],
    "totalNumberOfChildResults" : 121,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
      "document_number" : "ddi0436",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497999",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "fKVYyVRku1vtD0gS",
      "urihash" : "fKVYyVRku1vtD0gS",
      "sysuri" : "https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
      "keywords" : "ARM, LPDDR2, SDRAM, DMC-342, Dynamic Memory Controller, DMC, LPDDR2 DMC, AXI, AMBA, DFI, IP, 65nm, 400MHz",
      "systransactionid" : 861323,
      "copyright" : "Copyright ©€2009 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1257017745000,
      "topparentid" : 3497999,
      "numberofpages" : 152,
      "sysconcepts" : "controllers ; LPDDR2 ; assignments ; signals ; register summary ; configurations of the LPDDR2 ; functionality ; AXI ; self-refresh mode ; commands ; registers ; banks ; shows ; memory devices ; power state ; memory",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3497999,
      "parentitem" : "5e8e2e9afd977155116a74d5",
      "concepts" : "controllers ; LPDDR2 ; assignments ; signals ; register summary ; configurations of the LPDDR2 ; functionality ; AXI ; self-refresh mode ; commands ; registers ; banks ; shows ; memory devices ; power state ; memory",
      "documenttype" : "pdf",
      "isattachment" : "3497999",
      "sysindexeddate" : 1648720759000,
      "permanentid" : "6846e30c218124495fc8cff47a698a14bc0f913daa3bfce24c87268baea8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e9cfd977155116a7608",
      "transactionid" : 861323,
      "title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual ",
      "subject" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual documentation. This datasheet describes the operation of the LPDDR2 DMC and provides the register information in the programmers guide section. Includes the AXI, LPDDR2, DFI signals. PDF format.",
      "date" : 1648720758000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0436:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720758970054041,
      "sysisattachment" : "3497999",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497999,
      "size" : 1249140,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2e9cfd977155116a7608",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720756281,
      "syssubject" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual documentation. This datasheet describes the operation of the LPDDR2 DMC and provides the register information in the programmers guide section. Includes the AXI, LPDDR2, DFI signals. PDF format.",
      "syssize" : 1249140,
      "sysdate" : 1648720758000,
      "topparent" : "3497999",
      "author" : "ARM Limited",
      "label_version" : "r0p0",
      "systopparentid" : 3497999,
      "content_description" : "This is the Technical Reference Manual (TRM) for the AMBA LPDDR2 Dynamic Memory Controller (LPDDR2 DMC). The LPDDR2 DMC comprises various systems that you can render to support a single type and size of LPDDR2 SDRAM, or LPDDR SDRAM, on the memory interface.",
      "wordcount" : 1829,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720759000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2e9cfd977155116a7608",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720758970054041,
      "uri" : "https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2e9cfd977155116a7608",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0436/a/en/pdf/DDI0436A_lpddr2_dmc_pl342_trm.pdf",
    "Excerpt" : "Contents ... DMC-342 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... ARM DDI 0436A ... ID103109 ... Preface ... About this book ... xiv Feedback ... xviii ... Introduction ... 1-11",
    "FirstSentences" : "AMBA LPDDR2 Dynamic Memory Controller DMC-342 Revision: r0p0 Technical Reference Manual Copyright © 2009 ARM. All rights reserved. ARM DDI 0436A (ID103109) ii AMBA LPDDR2 Dynamic Memory Controller ..."
  }, {
    "title" : "ARMv8-M Power management",
    "uri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "excerpt" : "0100 ... 1.1 ... Contents ... ARMv8-M Power management ... 4 Sleep mode ... 5 Wait for interrupt ... 5 Wait for event ... 5 Sleep-on-exit ... 5 Wakeup from sleep mode ... 6 ... Page 3 of 7",
    "firstSentences" : "Power management we CARMvc8t -UM sPero Guirde onne Version 0.1 management Version 2.0 Page 1 of 7 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100737_0200_en Revision ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARMv8-M Power management",
      "uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-M Power management ",
        "document_number" : "100737",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "3706380",
        "sysurihash" : "zmNDq56dðL6J7eqD",
        "urihash" : "zmNDq56dðL6J7eqD",
        "sysuri" : "https://developer.arm.com/documentation/100737/0200/en",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593441987000,
        "topparentid" : 3706380,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593442087000,
        "sysconcepts" : "Power management ; ARMv8",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "concepts" : "Power management ; ARMv8",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718470000,
        "permanentid" : "49b36dfc1760b65bfddfbfd904d8fdcf24e243da10a752208471924b1583",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef9ff27cafe527e86f55b45",
        "transactionid" : 861278,
        "title" : "ARMv8-M Power management ",
        "products" : [ "Armv8-M" ],
        "date" : 1648718470000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100737:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718470888210426,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 131,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718463208,
        "syssize" : 131,
        "sysdate" : 1648718470000,
        "haslayout" : "1",
        "topparent" : "3706380",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706380,
        "content_description" : "This guide describes the security recommendations and events controlled by the SLEEPDEEP bit of the System Control Register (SCR).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718470000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100737/0200/?lang=en",
        "modified" : 1636389520000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718470888210426,
        "uri" : "https://developer.arm.com/documentation/100737/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Power management",
      "Uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "Excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M"
    },
    "childResults" : [ {
      "title" : "ARMv8-M Power management",
      "uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARMv8-M Power management ",
        "document_number" : "100737",
        "document_version" : "0200",
        "content_type" : "guide",
        "systopparent" : "3706380",
        "sysurihash" : "zmNDq56dðL6J7eqD",
        "urihash" : "zmNDq56dðL6J7eqD",
        "sysuri" : "https://developer.arm.com/documentation/100737/0200/en",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593441987000,
        "topparentid" : 3706380,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593442087000,
        "sysconcepts" : "Power management ; ARMv8",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
        "concepts" : "Power management ; ARMv8",
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648718470000,
        "permanentid" : "49b36dfc1760b65bfddfbfd904d8fdcf24e243da10a752208471924b1583",
        "syslanguage" : [ "English" ],
        "itemid" : "5ef9ff27cafe527e86f55b45",
        "transactionid" : 861278,
        "title" : "ARMv8-M Power management ",
        "products" : [ "Armv8-M" ],
        "date" : 1648718470000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100737:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718470888210426,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 131,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718463208,
        "syssize" : 131,
        "sysdate" : 1648718470000,
        "haslayout" : "1",
        "topparent" : "3706380",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706380,
        "content_description" : "This guide describes the security recommendations and events controlled by the SLEEPDEEP bit of the System Control Register (SCR).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718470000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100737/0200/?lang=en",
        "modified" : 1636389520000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718470888210426,
        "uri" : "https://developer.arm.com/documentation/100737/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARMv8-M Power management",
      "Uri" : "https://developer.arm.com/documentation/100737/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100737/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100737/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en",
      "Excerpt" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARMv8-M Power management This document is only available in a PDF version. Click Download to view. ARMv8-M Power management Armv8-M"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARMv8-M Power management ",
      "document_number" : "100737",
      "document_version" : "0200",
      "content_type" : "guide",
      "systopparent" : "3706380",
      "sysauthor" : "Ian Fowler",
      "sysurihash" : "9t1sCnWOyB8Q6Yel",
      "urihash" : "9t1sCnWOyB8Q6Yel",
      "sysuri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
      "systransactionid" : 861279,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1593441987000,
      "topparentid" : 3706380,
      "numberofpages" : 7,
      "sysconcepts" : "ARM ; sleep mode ; power management ; external event ; clocks ; exception entry ; WFE instruction ; data corruption ; Secure state ; sufficient priority ; Phase Locked Loop ; peripherals ; protection",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2758|5f8fef858e527a03a85ed09b", "5fbba155cd74e712c4497258|5f8fef858e527a03a85ed09b", "5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f7ce24a5e02d07b2667|5fbba1198e527a03a85ed250" ],
      "syscompany" : "Arm",
      "attachmentparentid" : 3706380,
      "parentitem" : "5ef9ff27cafe527e86f55b45",
      "concepts" : "ARM ; sleep mode ; power management ; external event ; clocks ; exception entry ; WFE instruction ; data corruption ; Secure state ; sufficient priority ; Phase Locked Loop ; peripherals ; protection",
      "documenttype" : "pdf",
      "isattachment" : "3706380",
      "sysindexeddate" : 1648718473000,
      "permanentid" : "d8d6f5680aa98a79a0459831be5543167b4a96354e395713fb3ac97d850c",
      "syslanguage" : [ "English" ],
      "itemid" : "5ef9ff27cafe527e86f55b47",
      "transactionid" : 861279,
      "title" : "ARMv8-M Power management ",
      "date" : 1648718471000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100737:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718471361706460,
      "sysisattachment" : "3706380",
      "navigationhierarchiescontenttype" : "Guide",
      "company" : "Arm",
      "sysattachmentparentid" : 3706380,
      "size" : 617210,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718464974,
      "syssize" : 617210,
      "sysdate" : 1648718471000,
      "topparent" : "3706380",
      "author" : "Ian Fowler",
      "label_version" : "2.0",
      "systopparentid" : 3706380,
      "content_description" : "This guide describes the security recommendations and events controlled by the SLEEPDEEP bit of the System Control Register (SCR).",
      "wordcount" : 519,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|M-Profile|Armv8-M", "Processor Architectures|Armv8-M", "CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Architecture|Arm Debug Interface (ADI) architecture v5", "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|M-Profile", "Architectures|CPU Architecture|M-Profile|Armv8-M", "Architectures|CPU Architecture|Debug Visibility and Trace", "Architectures|CPU Architecture|Debug Visibility and Trace|CoreSight Architecture" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718473000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718471361706460,
      "uri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARMv8-M Power management",
    "Uri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ef9ff27cafe527e86f55b47",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100737/0200/en/pdf/armv8m_power_management_100737_0200_en.pdf",
    "Excerpt" : "0100 ... 1.1 ... Contents ... ARMv8-M Power management ... 4 Sleep mode ... 5 Wait for interrupt ... 5 Wait for event ... 5 Sleep-on-exit ... 5 Wakeup from sleep mode ... 6 ... Page 3 of 7",
    "FirstSentences" : "Power management we CARMvc8t -UM sPero Guirde onne Version 0.1 management Version 2.0 Page 1 of 7 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100737_0200_en Revision ..."
  }, {
    "title" : "Functional Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0143/c/functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
    "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) and ... Functional Overview ARM PrimeCell",
    "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) and contains the following sections: ARM PrimeCell PS2 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
      "excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
        "document_number" : "ddi0143",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490482",
        "sysurihash" : "r3FtñORxw3MOyrKO",
        "urihash" : "r3FtñORxw3MOyrKO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "systransactionid" : 861190,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1203937295000,
        "topparentid" : 3490482,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374445000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714191000,
        "permanentid" : "4014746e06a045c8e3851070e5a43a1001b6abec6a5187bc56fb08943d75",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e272dfd977155116a5b98",
        "transactionid" : 861190,
        "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648714190000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0143:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714190999753764,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1941,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714147797,
        "syssize" : 1941,
        "sysdate" : 1648714190000,
        "haslayout" : "1",
        "topparent" : "3490482",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490482,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714191000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0143/c/?lang=en",
        "modified" : 1638973875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714190999753764,
        "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
      "Excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
      "excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
        "document_number" : "ddi0143",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490482",
        "sysurihash" : "r3FtñORxw3MOyrKO",
        "urihash" : "r3FtñORxw3MOyrKO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "systransactionid" : 861190,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1203937295000,
        "topparentid" : 3490482,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374445000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714191000,
        "permanentid" : "4014746e06a045c8e3851070e5a43a1001b6abec6a5187bc56fb08943d75",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e272dfd977155116a5b98",
        "transactionid" : 861190,
        "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648714190000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0143:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714190999753764,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1941,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714147797,
        "syssize" : 1941,
        "sysdate" : 1648714190000,
        "haslayout" : "1",
        "topparent" : "3490482",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490482,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714191000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0143/c/?lang=en",
        "modified" : 1638973875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714190999753764,
        "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
      "Excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    }, {
      "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e2730fd977155116a5bda",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
      "excerpt" : "Copyright © 1999 ARM Limited. ... ARM PrimeCell PS2 Keyboard/Mouse Interface ... (PL050) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0143C ... Preface",
      "firstSentences" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI 0143C ii ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050)",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
        "excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
          "document_number" : "ddi0143",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490482",
          "sysurihash" : "r3FtñORxw3MOyrKO",
          "urihash" : "r3FtñORxw3MOyrKO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1203937295000,
          "topparentid" : 3490482,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374445000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714191000,
          "permanentid" : "4014746e06a045c8e3851070e5a43a1001b6abec6a5187bc56fb08943d75",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e272dfd977155116a5b98",
          "transactionid" : 861190,
          "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648714190000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0143:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714190999753764,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1941,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714147797,
          "syssize" : 1941,
          "sysdate" : 1648714190000,
          "haslayout" : "1",
          "topparent" : "3490482",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490482,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714191000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0143/c/?lang=en",
          "modified" : 1638973875000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714190999753764,
          "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
        "Excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
        "document_number" : "ddi0143",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490482",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "84fñDI7Q3lD4l9ta",
        "urihash" : "84fñDI7Q3lD4l9ta",
        "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
        "systransactionid" : 861190,
        "copyright" : "Copyright © 1999 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1203937295000,
        "topparentid" : 3490482,
        "numberofpages" : 52,
        "sysconcepts" : "interface ; keyboards ; PrimeCell KMI ; controller ; clock ; ARM ; assignments ; production ; IBM PS2 ; functional verification ; third parties ; conventions ; conversion ; AT-compatible ; publications ; active-LOW",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490482,
        "parentitem" : "5e8e272dfd977155116a5b98",
        "concepts" : "interface ; keyboards ; PrimeCell KMI ; controller ; clock ; ARM ; assignments ; production ; IBM PS2 ; functional verification ; third parties ; conventions ; conversion ; AT-compatible ; publications ; active-LOW",
        "documenttype" : "pdf",
        "isattachment" : "3490482",
        "sysindexeddate" : 1648714190000,
        "permanentid" : "a984d3eadc5c895a9693c0453ea0b0c49d4638584826601db8bfa6d3ae55",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2730fd977155116a5bda",
        "transactionid" : 861190,
        "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
        "date" : 1648714190000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0143:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714190876362696,
        "sysisattachment" : "3490482",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490482,
        "size" : 329560,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e2730fd977155116a5bda",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714149301,
        "syssize" : 329560,
        "sysdate" : 1648714190000,
        "topparent" : "3490482",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3490482,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
        "wordcount" : 1153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714190000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2730fd977155116a5bda",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714190876362696,
        "uri" : "https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e2730fd977155116a5bda",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en/pdf/DDI0143.pdf",
      "Excerpt" : "Copyright © 1999 ARM Limited. ... ARM PrimeCell PS2 Keyboard/Mouse Interface ... (PL050) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0143C ... Preface",
      "FirstSentences" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI 0143C ii ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050)"
    }, {
      "title" : "KMISTG3 [8] (+0x98)",
      "uri" : "https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0143/c/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
      "excerpt" : "KMISTG3 [8] (+0x98) KMISTG3 is the PrimeCell KMI stage 3 timer register. It is a read-only register that provides observability of the stage 3 counter of the 17-bit timer.",
      "firstSentences" : "KMISTG3 [8] (+0x98) KMISTG3 is the PrimeCell KMI stage 3 timer register. It is a read-only register that provides observability of the stage 3 counter of the 17-bit timer. This counter stage is an ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
        "excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
          "document_number" : "ddi0143",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490482",
          "sysurihash" : "r3FtñORxw3MOyrKO",
          "urihash" : "r3FtñORxw3MOyrKO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en",
          "systransactionid" : 861190,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1203937295000,
          "topparentid" : 3490482,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374445000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714191000,
          "permanentid" : "4014746e06a045c8e3851070e5a43a1001b6abec6a5187bc56fb08943d75",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e272dfd977155116a5b98",
          "transactionid" : 861190,
          "title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648714190000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0143:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714190999753764,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1941,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714147797,
          "syssize" : 1941,
          "sysdate" : 1648714190000,
          "haslayout" : "1",
          "topparent" : "3490482",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490482,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714191000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0143/c/?lang=en",
          "modified" : 1638973875000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714190999753764,
          "uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0143/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en",
        "Excerpt" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "KMISTG3 [8] (+0x98) ",
        "document_number" : "ddi0143",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490482",
        "sysurihash" : "Prw3ghBGxSON2v1M",
        "urihash" : "Prw3ghBGxSON2v1M",
        "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
        "systransactionid" : 861190,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1203937295000,
        "topparentid" : 3490482,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374445000,
        "sysconcepts" : "timer ; register ; KMISTG3 ; assignments ; shows ; free-running",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490482,
        "parentitem" : "5e8e272dfd977155116a5b98",
        "concepts" : "timer ; register ; KMISTG3 ; assignments ; shows ; free-running",
        "documenttype" : "html",
        "isattachment" : "3490482",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714190000,
        "permanentid" : "248725aa52c179fa79f763a00c5b2b876a96a87f310ce8687bdfb5bc482d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2730fd977155116a5bce",
        "transactionid" : 861190,
        "title" : "KMISTG3 [8] (+0x98) ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648714190000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0143:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714190228540841,
        "sysisattachment" : "3490482",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490482,
        "size" : 526,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0143/c/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714147755,
        "syssize" : 526,
        "sysdate" : 1648714190000,
        "haslayout" : "1",
        "topparent" : "3490482",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490482,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
        "wordcount" : 52,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714190000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0143/c/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0143/c/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-?lang=en",
        "modified" : 1638973875000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714190228540841,
        "uri" : "https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
        "syscollection" : "default"
      },
      "Title" : "KMISTG3 [8] (+0x98)",
      "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0143/c/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en/programmer-s-model-for-test/test-registers/kmistg3--8----0x98-",
      "Excerpt" : "KMISTG3 [8] (+0x98) KMISTG3 is the PrimeCell KMI stage 3 timer register. It is a read-only register that provides observability of the stage 3 counter of the 17-bit timer.",
      "FirstSentences" : "KMISTG3 [8] (+0x98) KMISTG3 is the PrimeCell KMI stage 3 timer register. It is a read-only register that provides observability of the stage 3 counter of the 17-bit timer. This counter stage is an ..."
    } ],
    "totalNumberOfChildResults" : 49,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Overview ",
      "document_number" : "ddi0143",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490482",
      "sysurihash" : "ZNInXZLpinIrnFix",
      "urihash" : "ZNInXZLpinIrnFix",
      "sysuri" : "https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
      "systransactionid" : 861190,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1203937295000,
      "topparentid" : 3490482,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374445000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3490482,
      "parentitem" : "5e8e272dfd977155116a5b98",
      "documenttype" : "html",
      "isattachment" : "3490482",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648714191000,
      "permanentid" : "53745e477f66da0790b04f89b92d0d86a04df524431b988bdc5381457207",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e272efd977155116a5ba7",
      "transactionid" : 861190,
      "title" : "Functional Overview ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1648714191000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0143:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714191227617468,
      "sysisattachment" : "3490482",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490482,
      "size" : 334,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0143/c/functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714147797,
      "syssize" : 334,
      "sysdate" : 1648714191000,
      "haslayout" : "1",
      "topparent" : "3490482",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490482,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell PS2 Keyboard/Mouse Interface (PL050) (KMI).",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714191000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0143/c/functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0143/c/functional-overview?lang=en",
      "modified" : 1638973875000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714191227617468,
      "uri" : "https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0143/c/functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0143/c/en/functional-overview",
    "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) and ... Functional Overview ARM PrimeCell",
    "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell PS2 Keyboard\\/Mouse Interface (PL050) and contains the following sections: ARM PrimeCell PS2 ..."
  }, {
    "title" : "IP modifications",
    "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "excerpt" : "IP modifications The IP listed in Table B.3 has been modified for use with the ... IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 to 16 bits.",
    "firstSentences" : "IP modifications The IP listed in Table B.3 has been modified for use with the ARM1176JZF Development Chip. IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysurihash" : "ELhOauvmgðzw9ug2",
        "urihash" : "ELhOauvmgðzw9ug2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373406000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649150184000,
        "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231e88295d1e18d37967",
        "transactionid" : 864287,
        "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649150184000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150184019661556,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1747,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149837518,
        "syssize" : 1747,
        "sysdate" : 1649150184000,
        "haslayout" : "1",
        "topparent" : "3488328",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150184000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0375/a/?lang=en",
        "modified" : 1639048860000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150184019661556,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "excerpt" : "ARM DDI 0375A ... Preface ... About this manual ... xiv Feedback ... xix ... Introduction ... About the ARM1176JZF Development Chip ... 1-2 Component summary ... 1-3 Technology summary ... 1-5",
      "firstSentences" : "ARM1176JZF Development Chip Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0375A ii ARM1176JZF Development Chip Technical Reference Manual",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "document_number" : "ddi0375",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488328",
          "sysurihash" : "ELhOauvmgðzw9ug2",
          "urihash" : "ELhOauvmgðzw9ug2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "systransactionid" : 864287,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1188388485000,
          "topparentid" : 3488328,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373406000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649150184000,
          "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e231e88295d1e18d37967",
          "transactionid" : 864287,
          "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649150184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0375:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150184019661556,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149837518,
          "syssize" : 1747,
          "sysdate" : 1649150184000,
          "haslayout" : "1",
          "topparent" : "3488328",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488328,
          "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0375/a/?lang=en",
          "modified" : 1639048860000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150184019661556,
          "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "TYOfktWTq1HZr65B",
        "urihash" : "TYOfktWTq1HZr65B",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
        "systransactionid" : 864287,
        "copyright" : "Copyright © 2007 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 0.75,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "numberofpages" : 292,
        "sysconcepts" : "development chip ; instructions ; controllers ; assignments ; registers ; system controller ; lists ; configuration ; shows ; voltage ; clocks ; memory ; caches ; subsystem ; arm ; dormant modes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488328,
        "parentitem" : "5e8e231e88295d1e18d37967",
        "concepts" : "development chip ; instructions ; controllers ; assignments ; registers ; system controller ; lists ; configuration ; shows ; voltage ; clocks ; memory ; caches ; subsystem ; arm ; dormant modes",
        "documenttype" : "pdf",
        "isattachment" : "3488328",
        "sysindexeddate" : 1649150190000,
        "permanentid" : "e81f7ef6f307f63df5c997cf63812651c1baac0be791390c8a0f38875784",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231f88295d1e18d379ff",
        "transactionid" : 864287,
        "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "date" : 1649150189000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150189711098595,
        "sysisattachment" : "3488328",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488328,
        "size" : 1619566,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149840111,
        "syssize" : 1619566,
        "sysdate" : 1649150189000,
        "topparent" : "3488328",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 6157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150190000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150189711098595,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "Excerpt" : "ARM DDI 0375A ... Preface ... About this manual ... xiv Feedback ... xix ... Introduction ... About the ARM1176JZF Development Chip ... 1-2 Component summary ... 1-3 Technology summary ... 1-5",
      "FirstSentences" : "ARM1176JZF Development Chip Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0375A ii ARM1176JZF Development Chip Technical Reference Manual"
    }, {
      "title" : "Third party components",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "excerpt" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node.",
      "firstSentences" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node. IP Product Vendor Version Advanced ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "document_number" : "ddi0375",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488328",
          "sysurihash" : "ELhOauvmgðzw9ug2",
          "urihash" : "ELhOauvmgðzw9ug2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "systransactionid" : 864287,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1188388485000,
          "topparentid" : 3488328,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373406000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649150184000,
          "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e231e88295d1e18d37967",
          "transactionid" : 864287,
          "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649150184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0375:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150184019661556,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149837518,
          "syssize" : 1747,
          "sysdate" : 1649150184000,
          "haslayout" : "1",
          "topparent" : "3488328",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488328,
          "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0375/a/?lang=en",
          "modified" : 1639048860000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150184019661556,
          "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Third party components ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysurihash" : "1VL7VjqrMDbgHbko",
        "urihash" : "1VL7VjqrMDbgHbko",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373406000,
        "sysconcepts" : "third party ; IP ; technology node ; Development Chip ; lists",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488328,
        "parentitem" : "5e8e231e88295d1e18d37967",
        "concepts" : "third party ; IP ; technology node ; Development Chip ; lists",
        "documenttype" : "html",
        "isattachment" : "3488328",
        "sysindexeddate" : 1649150185000,
        "permanentid" : "faf735d92d77962510075a64e560d988c35688c7062288230fd4199f67c4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231f88295d1e18d379ca",
        "transactionid" : 864287,
        "title" : "Third party components ",
        "products" : [ "Arm11" ],
        "date" : 1649150185000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150185960608320,
        "sysisattachment" : "3488328",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488328,
        "size" : 925,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149837518,
        "syssize" : 925,
        "sysdate" : 1649150185000,
        "haslayout" : "1",
        "topparent" : "3488328",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150185000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0375/a/component-revision-status/third-party-components?lang=en",
        "modified" : 1639048860000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150185960608320,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
        "syscollection" : "default"
      },
      "Title" : "Third party components",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "Excerpt" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node.",
      "FirstSentences" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node. IP Product Vendor Version Advanced ..."
    }, {
      "title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysurihash" : "ELhOauvmgðzw9ug2",
        "urihash" : "ELhOauvmgðzw9ug2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373406000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649150184000,
        "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231e88295d1e18d37967",
        "transactionid" : 864287,
        "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649150184000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150184019661556,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1747,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149837518,
        "syssize" : 1747,
        "sysdate" : 1649150184000,
        "haslayout" : "1",
        "topparent" : "3488328",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150184000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0375/a/?lang=en",
        "modified" : 1639048860000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150184019661556,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 93,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "IP modifications ",
      "document_number" : "ddi0375",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488328",
      "sysurihash" : "DyTSo8eduQ88Nñez",
      "urihash" : "DyTSo8eduQ88Nñez",
      "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
      "systransactionid" : 864287,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1188388485000,
      "topparentid" : 3488328,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373406000,
      "sysconcepts" : "system controller ; soft configurable ; access monitors ; timing ; AXI ; registers ; fan-out ; IP ; arbitration ; peripheral bus ; code recorded ; Master IDs ; Extended DECPROT0 ; Development Chip ; Documented ; AxiRegSlice",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3488328,
      "parentitem" : "5e8e231e88295d1e18d37967",
      "concepts" : "system controller ; soft configurable ; access monitors ; timing ; AXI ; registers ; fan-out ; IP ; arbitration ; peripheral bus ; code recorded ; Master IDs ; Extended DECPROT0 ; Development Chip ; Documented ; AxiRegSlice",
      "documenttype" : "html",
      "isattachment" : "3488328",
      "sysindexeddate" : 1649150195000,
      "permanentid" : "336b5b18daff5f5645bf0d0b0b52d39470d1f2aeadfc9c1a4077ca823f6c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e231f88295d1e18d379cb",
      "transactionid" : 864287,
      "title" : "IP modifications ",
      "products" : [ "Arm11" ],
      "date" : 1649150195000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0375:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150195331768960,
      "sysisattachment" : "3488328",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488328,
      "size" : 1175,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149837518,
      "syssize" : 1175,
      "sysdate" : 1649150195000,
      "haslayout" : "1",
      "topparent" : "3488328",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488328,
      "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
      "wordcount" : 119,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150195000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0375/a/component-revision-status/ip-modifications?lang=en",
      "modified" : 1639048860000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150195331768960,
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
      "syscollection" : "default"
    },
    "Title" : "IP modifications",
    "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "Excerpt" : "IP modifications The IP listed in Table B.3 has been modified for use with the ... IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 to 16 bits.",
    "FirstSentences" : "IP modifications The IP listed in Table B.3 has been modified for use with the ARM1176JZF Development Chip. IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 ..."
  }, {
    "title" : "About the Cryptographic Extension",
    "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "printableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "clickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "excerpt" : "About the Cryptographic Extension The Cortex -A78C core Cryptographic Extension supports the Arm v8-A Cryptographic ... Some parts of the Armv8-A Cryptographic Extension are optional.",
    "firstSentences" : "About the Cryptographic Extension The Cortex -A78C core Cryptographic Extension supports the Arm v8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102228/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/102228/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "102228",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599993",
        "sysurihash" : "Pog0obOnOCfJOaMg",
        "urihash" : "Pog0obOnOCfJOaMg",
        "sysuri" : "https://developer.arm.com/documentation/102228/0002/en",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075632000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718448000,
        "permanentid" : "6739525023c90eee5cb6d5f0b4bd693958e213000a5711b1e36c8d398ccf",
        "syslanguage" : [ "English" ],
        "itemid" : "6193cab0f45f0b1fbf3a8651",
        "transactionid" : 861278,
        "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1648718448000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102228:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718448511245154,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4782,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718416826,
        "syssize" : 4782,
        "sysdate" : 1648718448000,
        "haslayout" : "1",
        "topparent" : "4599993",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599993,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718448000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102228/0002/?lang=en",
        "modified" : 1637663558000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718448511245154,
        "uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102228/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p1 First release r0p2 No functional changes Revisions Cortex-A78C",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p1 First release r0p2 No functional changes Revisions Cortex-A78C",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "102228",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599993",
          "sysurihash" : "Pog0obOnOCfJOaMg",
          "urihash" : "Pog0obOnOCfJOaMg",
          "sysuri" : "https://developer.arm.com/documentation/102228/0002/en",
          "systransactionid" : 861278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599993,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075632000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718448000,
          "permanentid" : "6739525023c90eee5cb6d5f0b4bd693958e213000a5711b1e36c8d398ccf",
          "syslanguage" : [ "English" ],
          "itemid" : "6193cab0f45f0b1fbf3a8651",
          "transactionid" : 861278,
          "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1648718448000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102228:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718448511245154,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718416826,
          "syssize" : 4782,
          "sysdate" : 1648718448000,
          "haslayout" : "1",
          "topparent" : "4599993",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599993,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718448000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102228/0002/?lang=en",
          "modified" : 1637663558000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718448511245154,
          "uri" : "https://developer.arm.com/documentation/102228/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "102228",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599993",
        "sysurihash" : "XMJPjGo3Cf5h6VXl",
        "urihash" : "XMJPjGo3Cf5h6VXl",
        "sysuri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1637053200000,
        "topparentid" : 4599993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075632000,
        "sysconcepts" : "functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599993,
        "parentitem" : "6193cab0f45f0b1fbf3a8651",
        "concepts" : "functionality",
        "documenttype" : "html",
        "isattachment" : "4599993",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718448000,
        "permanentid" : "3059a01b37a4908104e6aca30a433037915dfeea14b843eee07abbe1d016",
        "syslanguage" : [ "English" ],
        "itemid" : "6193cab0f45f0b1fbf3a8658",
        "transactionid" : 861278,
        "title" : "Revisions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1648718448000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102228:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718448891706040,
        "sysisattachment" : "4599993",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599993,
        "size" : 160,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718416826,
        "syssize" : 160,
        "sysdate" : 1648718448000,
        "haslayout" : "1",
        "topparent" : "4599993",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599993,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718448000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102228/0002/Functional-description/Revisions?lang=en",
        "modified" : 1637663558000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718448891706040,
        "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description/Revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product revisions. r0p1 First release r0p2 No functional changes Revisions Cortex-A78C",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p1 First release r0p2 No functional changes Revisions Cortex-A78C"
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "printableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "clickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "excerpt" : "Functional description This chapter describes the Cortex -A78C core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
      "firstSentences" : "Functional description This chapter describes the Cortex -A78C core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "102228",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599993",
          "sysurihash" : "Pog0obOnOCfJOaMg",
          "urihash" : "Pog0obOnOCfJOaMg",
          "sysuri" : "https://developer.arm.com/documentation/102228/0002/en",
          "systransactionid" : 861278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599993,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075632000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718448000,
          "permanentid" : "6739525023c90eee5cb6d5f0b4bd693958e213000a5711b1e36c8d398ccf",
          "syslanguage" : [ "English" ],
          "itemid" : "6193cab0f45f0b1fbf3a8651",
          "transactionid" : 861278,
          "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1648718448000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102228:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718448511245154,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718416826,
          "syssize" : 4782,
          "sysdate" : 1648718448000,
          "haslayout" : "1",
          "topparent" : "4599993",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599993,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718448000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102228/0002/?lang=en",
          "modified" : 1637663558000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718448511245154,
          "uri" : "https://developer.arm.com/documentation/102228/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "102228",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599993",
        "sysurihash" : "QfqcaMoKXV6MFdA3",
        "urihash" : "QfqcaMoKXV6MFdA3",
        "sysuri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1637053200000,
        "topparentid" : 4599993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075632000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599993,
        "parentitem" : "6193cab0f45f0b1fbf3a8651",
        "documenttype" : "html",
        "isattachment" : "4599993",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718448000,
        "permanentid" : "a28b368a422f5bda33c4d9bcbf703292f25b5fc83c6d4fe586adfa44bfc8",
        "syslanguage" : [ "English" ],
        "itemid" : "6193cab0f45f0b1fbf3a8656",
        "transactionid" : 861278,
        "title" : "Functional description ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1648718448000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102228:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718448764015276,
        "sysisattachment" : "4599993",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599993,
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718416826,
        "syssize" : 209,
        "sysdate" : 1648718448000,
        "haslayout" : "1",
        "topparent" : "4599993",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599993,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718448000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102228/0002/Functional-description?lang=en",
        "modified" : 1637663558000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718448764015276,
        "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description",
      "Excerpt" : "Functional description This chapter describes the Cortex -A78C core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
      "FirstSentences" : "Functional description This chapter describes the Cortex -A78C core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional ..."
    }, {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/102228/0002/Register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions ... Register summary.",
      "firstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions implemented. Disabling the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "102228",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599993",
          "sysurihash" : "Pog0obOnOCfJOaMg",
          "urihash" : "Pog0obOnOCfJOaMg",
          "sysuri" : "https://developer.arm.com/documentation/102228/0002/en",
          "systransactionid" : 861278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599993,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075632000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718448000,
          "permanentid" : "6739525023c90eee5cb6d5f0b4bd693958e213000a5711b1e36c8d398ccf",
          "syslanguage" : [ "English" ],
          "itemid" : "6193cab0f45f0b1fbf3a8651",
          "transactionid" : 861278,
          "title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1648718448000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102228:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718448511245154,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718416826,
          "syssize" : 4782,
          "sysdate" : 1648718448000,
          "haslayout" : "1",
          "topparent" : "4599993",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599993,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718448000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102228/0002/?lang=en",
          "modified" : 1637663558000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718448511245154,
          "uri" : "https://developer.arm.com/documentation/102228/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102228/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102228/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Cryptographic Extension Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "102228",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599993",
        "sysurihash" : "UCprKETJ7k8vKgqM",
        "urihash" : "UCprKETJ7k8vKgqM",
        "sysuri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
        "systransactionid" : 861278,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599993,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075632000,
        "sysconcepts" : "Cryptographic Extension ; Register summary ; instructions implemented",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599993,
        "parentitem" : "6193cab0f45f0b1fbf3a8651",
        "concepts" : "Cryptographic Extension ; Register summary ; instructions implemented",
        "documenttype" : "html",
        "isattachment" : "4599993",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718448000,
        "permanentid" : "5b37fcbcf99b5f31789536f8bd310958cf65df2528305c438fb3e285e2cd",
        "syslanguage" : [ "English" ],
        "itemid" : "6193cab0f45f0b1fbf3a8659",
        "transactionid" : 861278,
        "title" : "Register descriptions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1648718448000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102228:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718448547189968,
        "sysisattachment" : "4599993",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599993,
        "size" : 400,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102228/0002/Register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718416826,
        "syssize" : 400,
        "sysdate" : 1648718448000,
        "haslayout" : "1",
        "topparent" : "4599993",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599993,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718448000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/Register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102228/0002/Register-descriptions?lang=en",
        "modified" : 1637663558000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718448547189968,
        "uri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/102228/0002/Register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Register-descriptions",
      "Excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions ... Register summary.",
      "FirstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the Cryptographic instructions implemented. Disabling the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the Cryptographic Extension ",
      "document_number" : "102228",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4599993",
      "sysurihash" : "NQ6MwkRYB0ML02PC",
      "urihash" : "NQ6MwkRYB0ML02PC",
      "sysuri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
      "systransactionid" : 861278,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4599993,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1637075632000,
      "sysconcepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A78C core ; base product ; Hash Algorithm ; new A64 ; decryption",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
      "attachmentparentid" : 4599993,
      "parentitem" : "6193cab0f45f0b1fbf3a8651",
      "concepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A78C core ; base product ; Hash Algorithm ; new A64 ; decryption",
      "documenttype" : "html",
      "isattachment" : "4599993",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718449000,
      "permanentid" : "b35e4ca05bc9e668c7d9e4faf8d6492925205f724919e3f55da8093bbdd5",
      "syslanguage" : [ "English" ],
      "itemid" : "6193cab0f45f0b1fbf3a8657",
      "transactionid" : 861278,
      "title" : "About the Cryptographic Extension ",
      "products" : [ "Cortex-A78C" ],
      "date" : 1648718449000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102228:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718449062424783,
      "sysisattachment" : "4599993",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4599993,
      "size" : 914,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718416826,
      "syssize" : 914,
      "sysdate" : 1648718449000,
      "haslayout" : "1",
      "topparent" : "4599993",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4599993,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A78C core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 74,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
      "document_revision" : "04",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718449000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "modified" : 1637663558000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718449062424783,
      "uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
      "syscollection" : "default"
    },
    "Title" : "About the Cryptographic Extension",
    "Uri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "PrintableUri" : "https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "ClickUri" : "https://developer.arm.com/documentation/102228/0002/Functional-description/About-the-Cryptographic-Extension?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102228/0002/en/Functional-description/About-the-Cryptographic-Extension",
    "Excerpt" : "About the Cryptographic Extension The Cortex -A78C core Cryptographic Extension supports the Arm v8-A Cryptographic ... Some parts of the Armv8-A Cryptographic Extension are optional.",
    "FirstSentences" : "About the Cryptographic Extension The Cortex -A78C core Cryptographic Extension supports the Arm v8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For ..."
  }, {
    "title" : "ARM7TDMI Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1323fd977155116a3129",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
    "excerpt" : "IEEE Standard Test Access Port and Boundary Scan Architecture Copyright 1994-2001, by ... Product Status ... The information in this document is final, that is for a developed product. ... iv",
    "firstSentences" : "ARM7TDMI (Rev 3) Technical Reference Manual Copyright © 1994-2001. All rights reserved. ARM DDI 0029G ii ARM7TDMI Technical Reference Manual Copyright © 1994-2001. All rights reserved. Release ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
      "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0029",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472459",
        "sysurihash" : "PW2NYyBMhLwmHQ1O",
        "urihash" : "PW2NYyBMhLwmHQ1O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172588589000,
        "topparentid" : 3472459,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369313000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720735000,
        "permanentid" : "c715e0d667abd21ab104bec8dc8235cafa3efb1ca350b4910574fb574a49",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1321fd977155116a302e",
        "transactionid" : 861323,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648720735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0029:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720735650486687,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720732271,
        "syssize" : 2228,
        "sysdate" : 1648720735000,
        "haslayout" : "1",
        "topparent" : "3472459",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472459,
        "content_description" : "This document is a reference manual for the ARM7TDMI core.",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0029/g/?lang=en",
        "modified" : 1638962859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720735650486687,
        "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
      "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
      "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0029",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472459",
        "sysurihash" : "PW2NYyBMhLwmHQ1O",
        "urihash" : "PW2NYyBMhLwmHQ1O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172588589000,
        "topparentid" : 3472459,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369313000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720735000,
        "permanentid" : "c715e0d667abd21ab104bec8dc8235cafa3efb1ca350b4910574fb574a49",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1321fd977155116a302e",
        "transactionid" : 861323,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648720735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0029:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720735650486687,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720732271,
        "syssize" : 2228,
        "sysdate" : 1648720735000,
        "haslayout" : "1",
        "topparent" : "3472459",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472459,
        "content_description" : "This document is a reference manual for the ARM7TDMI core.",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0029/g/?lang=en",
        "modified" : 1638962859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720735650486687,
        "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
      "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    }, {
      "title" : "Software interrupt and exception entry",
      "uri" : "https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
      "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
      "clickUri" : "https://developer.arm.com/documentation/ddi0029/g/instruction-cycle-timings/software-interrupt-and-exception-entry?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
      "excerpt" : "Software interrupt and exception entry Exceptions (including software interrupts) force the PC to a ... During the first cycle the forced address is constructed, and a mode change can take ...",
      "firstSentences" : "Software interrupt and exception entry Exceptions (including software interrupts) force the PC to a particular value and cause the instruction pipeline to be refilled. During the first cycle the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0029",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472459",
          "sysurihash" : "PW2NYyBMhLwmHQ1O",
          "urihash" : "PW2NYyBMhLwmHQ1O",
          "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172588589000,
          "topparentid" : 3472459,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369313000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720735000,
          "permanentid" : "c715e0d667abd21ab104bec8dc8235cafa3efb1ca350b4910574fb574a49",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1321fd977155116a302e",
          "transactionid" : 861323,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648720735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0029:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720735650486687,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2228,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720732271,
          "syssize" : 2228,
          "sysdate" : 1648720735000,
          "haslayout" : "1",
          "topparent" : "3472459",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472459,
          "content_description" : "This document is a reference manual for the ARM7TDMI core.",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0029/g/?lang=en",
          "modified" : 1638962859000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720735650486687,
          "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Software interrupt and exception entry ",
        "document_number" : "ddi0029",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472459",
        "sysurihash" : "XIlWq04agd0WH9Xp",
        "urihash" : "XIlWq04agd0WH9Xp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172588589000,
        "topparentid" : 3472459,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369313000,
        "sysconcepts" : "instruction ; exceptions ; cycle ; mode change ; state-dependent ; mode-dependent ; R14",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3472459,
        "parentitem" : "5e8e1321fd977155116a302e",
        "concepts" : "instruction ; exceptions ; cycle ; mode change ; state-dependent ; mode-dependent ; R14",
        "documenttype" : "html",
        "isattachment" : "3472459",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720735000,
        "permanentid" : "7f1ccb658882ecd14bafaf8e9987b2fb6ae52d54b633461fc855de81f81c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1322fd977155116a30bc",
        "transactionid" : 861323,
        "title" : "Software interrupt and exception entry ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648720735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0029:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720735640277966,
        "sysisattachment" : "3472459",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472459,
        "size" : 1332,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0029/g/instruction-cycle-timings/software-interrupt-and-exception-entry?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720732146,
        "syssize" : 1332,
        "sysdate" : 1648720735000,
        "haslayout" : "1",
        "topparent" : "3472459",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472459,
        "content_description" : "This document is a reference manual for the ARM7TDMI core.",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0029/g/instruction-cycle-timings/software-interrupt-and-exception-entry?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0029/g/instruction-cycle-timings/software-interrupt-and-exception-entry?lang=en",
        "modified" : 1638962859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720735640277966,
        "uri" : "https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
        "syscollection" : "default"
      },
      "Title" : "Software interrupt and exception entry",
      "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0029/g/instruction-cycle-timings/software-interrupt-and-exception-entry?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en/instruction-cycle-timings/software-interrupt-and-exception-entry",
      "Excerpt" : "Software interrupt and exception entry Exceptions (including software interrupts) force the PC to a ... During the first cycle the forced address is constructed, and a mode change can take ...",
      "FirstSentences" : "Software interrupt and exception entry Exceptions (including software interrupts) force the PC to a particular value and cause the instruction pipeline to be refilled. During the first cycle the ..."
    }, {
      "title" : "Bidirectional data read cycle",
      "uri" : "https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
      "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
      "clickUri" : "https://developer.arm.com/documentation/ddi0029/g/ac-and-dc-parameters/bidirectional-data-read-cycle?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
      "excerpt" : "Bidirectional data read cycle Figure 7.4 shows the ARM7TDMI processor bidirectional data read cycle timing. The timing parameters used in Figure 7.4 are listed in Table 7.4.",
      "firstSentences" : "Bidirectional data read cycle Figure 7.4 shows the ARM7TDMI processor bidirectional data read cycle timing. The timing parameters used in Figure 7.4 are listed in Table 7.4. Figure 7.4.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0029",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472459",
          "sysurihash" : "PW2NYyBMhLwmHQ1O",
          "urihash" : "PW2NYyBMhLwmHQ1O",
          "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en",
          "systransactionid" : 861323,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172588589000,
          "topparentid" : 3472459,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369313000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720735000,
          "permanentid" : "c715e0d667abd21ab104bec8dc8235cafa3efb1ca350b4910574fb574a49",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1321fd977155116a302e",
          "transactionid" : 861323,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648720735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0029:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720735650486687,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2228,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720732271,
          "syssize" : 2228,
          "sysdate" : 1648720735000,
          "haslayout" : "1",
          "topparent" : "3472459",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472459,
          "content_description" : "This document is a reference manual for the ARM7TDMI core.",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0029/g/?lang=en",
          "modified" : 1638962859000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720735650486687,
          "uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0029/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and use in ... Revision E August 1995 Review comments added. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual (Rev 3) Copyright 1994-2001. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Bidirectional data read cycle ",
        "document_number" : "ddi0029",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472459",
        "sysurihash" : "1Em74fXExF1Kd5le",
        "urihash" : "1Em74fXExF1Kd5le",
        "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
        "systransactionid" : 861323,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1172588589000,
        "topparentid" : 3472459,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369313000,
        "sysconcepts" : "read cycle ; nENIN ; DBE ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3472459,
        "parentitem" : "5e8e1321fd977155116a302e",
        "concepts" : "read cycle ; nENIN ; DBE ; shows",
        "documenttype" : "html",
        "isattachment" : "3472459",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720735000,
        "permanentid" : "63ed0305c0e60ce4dca42be68e267830bd785de33e35ad18af0508df82b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1322fd977155116a30ca",
        "transactionid" : 861323,
        "title" : "Bidirectional data read cycle ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648720735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0029:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720735643419162,
        "sysisattachment" : "3472459",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472459,
        "size" : 574,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0029/g/ac-and-dc-parameters/bidirectional-data-read-cycle?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720732255,
        "syssize" : 574,
        "sysdate" : 1648720735000,
        "haslayout" : "1",
        "topparent" : "3472459",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472459,
        "content_description" : "This document is a reference manual for the ARM7TDMI core.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0029/g/ac-and-dc-parameters/bidirectional-data-read-cycle?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0029/g/ac-and-dc-parameters/bidirectional-data-read-cycle?lang=en",
        "modified" : 1638962859000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720735643419162,
        "uri" : "https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
        "syscollection" : "default"
      },
      "Title" : "Bidirectional data read cycle",
      "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0029/g/ac-and-dc-parameters/bidirectional-data-read-cycle?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en/ac-and-dc-parameters/bidirectional-data-read-cycle",
      "Excerpt" : "Bidirectional data read cycle Figure 7.4 shows the ARM7TDMI processor bidirectional data read cycle timing. The timing parameters used in Figure 7.4 are listed in Table 7.4.",
      "FirstSentences" : "Bidirectional data read cycle Figure 7.4 shows the ARM7TDMI processor bidirectional data read cycle timing. The timing parameters used in Figure 7.4 are listed in Table 7.4. Figure 7.4."
    } ],
    "totalNumberOfChildResults" : 232,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM7TDMI Technical Reference Manual ",
      "document_number" : "ddi0029",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3472459",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "Lq0ggo6HIpdUONnb",
      "urihash" : "Lq0ggo6HIpdUONnb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
      "systransactionid" : 861323,
      "copyright" : "Copyright © 1994-2001. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172588589000,
      "topparentid" : 3472459,
      "numberofpages" : 282,
      "sysconcepts" : "instructions ; exceptions ; ARM7TDMI core ; coprocessors ; ARM7TDMI processor ; clocks ; registers ; execution ; signals ; memory ; privileged modes ; falling edge ; EmbeddedICE Logic ; core ; entry ; load",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3472459,
      "parentitem" : "5e8e1321fd977155116a302e",
      "concepts" : "instructions ; exceptions ; ARM7TDMI core ; coprocessors ; ARM7TDMI processor ; clocks ; registers ; execution ; signals ; memory ; privileged modes ; falling edge ; EmbeddedICE Logic ; core ; entry ; load",
      "documenttype" : "pdf",
      "isattachment" : "3472459",
      "sysindexeddate" : 1648720738000,
      "permanentid" : "bf48b566ef80d28abd5aac9ee16e4143a156392c2bf57acb409c2048509d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1323fd977155116a3129",
      "transactionid" : 861323,
      "title" : "ARM7TDMI Technical Reference Manual ",
      "date" : 1648720738000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0029:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720738106635599,
      "sysisattachment" : "3472459",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3472459,
      "size" : 1626856,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1323fd977155116a3129",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720735277,
      "syssize" : 1626856,
      "sysdate" : 1648720738000,
      "topparent" : "3472459",
      "author" : "ARM Limited",
      "label_version" : "3.0",
      "systopparentid" : 3472459,
      "content_description" : "This document is a reference manual for the ARM7TDMI core.",
      "wordcount" : 2767,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720738000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1323fd977155116a3129",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720738106635599,
      "uri" : "https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM7TDMI Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1323fd977155116a3129",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0029/g/en/pdf/DDI0029.pdf",
    "Excerpt" : "IEEE Standard Test Access Port and Boundary Scan Architecture Copyright 1994-2001, by ... Product Status ... The information in this document is final, that is for a developed product. ... iv",
    "FirstSentences" : "ARM7TDMI (Rev 3) Technical Reference Manual Copyright © 1994-2001. All rights reserved. ARM DDI 0029G ii ARM7TDMI Technical Reference Manual Copyright © 1994-2001. All rights reserved. Release ..."
  } ]
}