==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 227.152 MB.
INFO: [HLS 200-10] Analyzing design file 'tweetacl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sha1/sha256_impl1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sha1/sha2561.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sha256.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.43 seconds. CPU system time: 2.58 seconds. Elapsed time: 29.12 seconds; current allocated memory: 228.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_3' (sha1/sha2561.cpp:110:20) in function 'sha2561' completely with a factor of 32 (sha1/sha2561.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:1027:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'sha2561(hls::stream<axisIntf, 0>&, axisIntf&, hls::stream<axisIntf, 0>&)' (sha1/sha2561.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'sha256_init(SHA256_CTX*)' into 'sha2561(hls::stream<axisIntf, 0>&, axisIntf&, hls::stream<axisIntf, 0>&)' (sha1/sha2561.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'sha256_update(SHA256_CTX*, unsigned char*, unsigned int)' into 'sha2561(hls::stream<axisIntf, 0>&, axisIntf&, hls::stream<axisIntf, 0>&)' (sha1/sha2561.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'R(unsigned long long, int)' into 'Sigma1(unsigned long long)' (tweetacl.cpp:489:0)
INFO: [HLS 214-178] Inlining function 'R(unsigned long long, int)' into 'Sigma0(unsigned long long)' (tweetacl.cpp:488:0)
INFO: [HLS 214-178] Inlining function 'R(unsigned long long, int)' into 'sigma0(unsigned long long)' (tweetacl.cpp:490:0)
INFO: [HLS 214-178] Inlining function 'R(unsigned long long, int)' into 'sigma1(unsigned long long)' (tweetacl.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'dl64(unsigned char const*)' into 'crypto_hashblocks_sha512_tweet(unsigned char*, unsigned char const*, unsigned long long)' (tweetacl.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Sigma1(unsigned long long)' into 'crypto_hashblocks_sha512_tweet(unsigned char*, unsigned char const*, unsigned long long)' (tweetacl.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Ch(unsigned long long, unsigned long long, unsigned long long)' into 'crypto_hashblocks_sha512_tweet(unsigned char*, unsigned char const*, unsigned long long)' (tweetacl.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Sigma0(unsigned long long)' into 'crypto_hashblocks_sha512_tweet(unsigned char*, unsigned char const*, unsigned long long)' (tweetacl.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'Maj(unsigned long long, unsigned long long, unsigned long long)' into 'crypto_hashblocks_sha512_tweet(unsigned char*, unsigned char const*, unsigned long long)' (tweetacl.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'sigma0(unsigned long long)' into 'crypto_hashblocks_sha512_tweet(unsigned char*, unsigned char const*, unsigned long long)' (tweetacl.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'sigma1(unsigned long long)' into 'crypto_hashblocks_sha512_tweet(unsigned char*, unsigned char const*, unsigned long long)' (tweetacl.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'ts64(unsigned char*, unsigned long long)' into 'crypto_hashblocks_sha512_tweet(unsigned char*, unsigned char const*, unsigned long long)' (tweetacl.cpp:518:0)
INFO: [HLS 214-178] Inlining function 'ts64(unsigned char*, unsigned long long)' into 'crypto_hash_sha512_tweet(unsigned char*, unsigned char const*, unsigned long long)' (tweetacl.cpp:561:0)
INFO: [HLS 214-178] Inlining function 'modL(unsigned char*, long long*)' into 'reduce(unsigned char*)' (tweetacl.cpp:702:0)
INFO: [HLS 214-178] Inlining function 'car25519(long long*)' into 'M(long long*, long long const*, long long const*)' (tweetacl.cpp:353:0)
INFO: [HLS 214-178] Inlining function 'sel25519(long long*, long long*, int)' into 'cswap(long long (*) [16], long long (*) [16], unsigned char)' (tweetacl.cpp:612:0)
INFO: [HLS 214-178] Inlining function 'Z(long long*, long long const*, long long const*)' into 'add(long long (*) [16], long long (*) [16])' (tweetacl.cpp:587:0)
INFO: [HLS 214-178] Inlining function 'A(long long*, long long const*, long long const*)' into 'add(long long (*) [16], long long (*) [16])' (tweetacl.cpp:587:0)
INFO: [HLS 214-178] Inlining function 'set25519(long long*, long long const*)' into 'scalarmult(long long (*) [16], long long (*) [16], unsigned char const*)' (tweetacl.cpp:629:0)
INFO: [HLS 214-178] Inlining function 'cswap(long long (*) [16], long long (*) [16], unsigned char)' into 'scalarmult(long long (*) [16], long long (*) [16], unsigned char const*)' (tweetacl.cpp:629:0)
INFO: [HLS 214-178] Inlining function 'set25519(long long*, long long const*)' into 'scalarbase(long long (*) [16], unsigned char const*)' (tweetacl.cpp:645:0)
INFO: [HLS 214-178] Inlining function 'S(long long*, long long const*)' into 'inv25519(long long*, long long const*)' (tweetacl.cpp:369:0)
INFO: [HLS 214-178] Inlining function 'car25519(long long*)' into 'pack25519(unsigned char*, long long const*)' (tweetacl.cpp:294:0)
INFO: [HLS 214-178] Inlining function 'sel25519(long long*, long long*, int)' into 'pack25519(unsigned char*, long long const*)' (tweetacl.cpp:294:0)
INFO: [HLS 214-178] Inlining function 'inv25519(long long*, long long const*)' into 'pack(unsigned char*, long long (*) [16])' (tweetacl.cpp:619:0)
INFO: [HLS 214-178] Inlining function 'par25519(long long const*)' into 'pack(unsigned char*, long long (*) [16])' (tweetacl.cpp:619:0)
INFO: [HLS 214-178] Inlining function 'scalarbase(long long (*) [16], unsigned char const*)' into 'crypto_sign_ed25519_tweet(unsigned char*, unsigned long long*, unsigned char const*, unsigned long long, unsigned char const*)' (tweetacl.cpp:710:0)
INFO: [HLS 214-178] Inlining function 'pack(unsigned char*, long long (*) [16])' into 'crypto_sign_ed25519_tweet(unsigned char*, unsigned long long*, unsigned char const*, unsigned long long, unsigned char const*)' (tweetacl.cpp:710:0)
INFO: [HLS 214-178] Inlining function 'modL(unsigned char*, long long*)' into 'crypto_sign_ed25519_tweet(unsigned char*, unsigned long long*, unsigned char const*, unsigned long long, unsigned char const*)' (tweetacl.cpp:710:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'sha256(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (sha256.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'sign_tweetacl(unsigned char const*, unsigned char (&) [64])' into 'sha256(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (sha256.cpp:42:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tweetacl.cpp:36:51)
WARNING: [HLS 214-167] The program may have out of bound array access (sha256.cpp:36:26)
INFO: [HLS 214-248] Applying array_partition to 'seg_buf': Complete partitioning on dimension 1. (sha1/sha2561.cpp:77:16)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'input' with compact=bit mode in 584-bits (sha256.cpp:42:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'output' with compact=bit mode in 584-bits (sha256.cpp:42:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i528.sl_s_struct.ap_uint<512>ss_struct.ap_uint<6>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1' into 'sha2561(hls::stream<axisIntf, 0>&, axisIntf&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.s_struct.axisIntfs' into 'sha256(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i583.s_struct.axisIntfs.1' into 'sha256(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.36 seconds. CPU system time: 1.61 seconds. Elapsed time: 14.02 seconds; current allocated memory: 229.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.730 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.94 seconds; current allocated memory: 253.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:714: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.24 seconds; current allocated memory: 271.211 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_2' (tweetacl.cpp:354) in function 'M.219' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_4' (tweetacl.cpp:354) in function 'M.219' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_5' (tweetacl.cpp:354) in function 'M.219' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'M.219' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'M.219' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_2' (tweetacl.cpp:354) in function 'M.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_4' (tweetacl.cpp:354) in function 'M.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_5' (tweetacl.cpp:354) in function 'M.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'M.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'M.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_2' (tweetacl.cpp:354) in function 'M' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_4' (tweetacl.cpp:354) in function 'M' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_5' (tweetacl.cpp:354) in function 'M' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'M' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'M' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_522_1' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_525_3' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_4' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_538_8' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_544_9' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_522_1' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_525_3' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_4' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_538_8' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_544_9' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_522_1' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_525_3' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_4' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_538_8' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_544_9' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_1' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_115_2' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_3' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_4' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (tweetacl.cpp:267) in function 'scalarmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (tweetacl.cpp:267) in function 'scalarmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (tweetacl.cpp:267) in function 'scalarmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (tweetacl.cpp:267) in function 'scalarmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_704_1' (tweetacl.cpp:703) in function 'reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_705_2' (tweetacl.cpp:703) in function 'reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_678_1' (tweetacl.cpp:677) in function 'reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_689_3' (tweetacl.cpp:677) in function 'reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_694_4' (tweetacl.cpp:677) in function 'reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_695_5' (tweetacl.cpp:677) in function 'reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_297_1' (tweetacl.cpp:295) in function 'pack25519' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'pack25519' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'pack25519' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'pack25519' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_301_2' (tweetacl.cpp:295) in function 'pack25519' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_312_4' (tweetacl.cpp:295) in function 'pack25519' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_565_1' (tweetacl.cpp:563) in function 'crypto_hash_sha512_tweet.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_572_2' (tweetacl.cpp:563) in function 'crypto_hash_sha512_tweet.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_573_3' (tweetacl.cpp:563) in function 'crypto_hash_sha512_tweet.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (tweetacl.cpp:46) in function 'crypto_hash_sha512_tweet.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_581_4' (tweetacl.cpp:563) in function 'crypto_hash_sha512_tweet.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_565_1' (tweetacl.cpp:563) in function 'crypto_hash_sha512_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_572_2' (tweetacl.cpp:563) in function 'crypto_hash_sha512_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_573_3' (tweetacl.cpp:563) in function 'crypto_hash_sha512_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (tweetacl.cpp:46) in function 'crypto_hash_sha512_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_581_4' (tweetacl.cpp:563) in function 'crypto_hash_sha512_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_2' (tweetacl.cpp:354) in function 'M.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_4' (tweetacl.cpp:354) in function 'M.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_5' (tweetacl.cpp:354) in function 'M.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'M.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'M.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_355_1' (tweetacl.cpp:354) in function 'M.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_2' (tweetacl.cpp:354) in function 'M.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_4' (tweetacl.cpp:354) in function 'M.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_5' (tweetacl.cpp:354) in function 'M.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'M.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'M.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_2' (tweetacl.cpp:354) in function 'M.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_4' (tweetacl.cpp:354) in function 'M.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_358_5' (tweetacl.cpp:354) in function 'M.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'M.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_1' (tweetacl.cpp:273) in function 'M.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_1' (sha1/sha256_impl1.cpp:88) in function 'sha2561' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' (sha1/sha2561.cpp:77) in function 'sha2561' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_721_1' (tweetacl.cpp:712) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_722_2' (tweetacl.cpp:712) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (tweetacl.cpp:267) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (tweetacl.cpp:267) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_1' (tweetacl.cpp:267) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_372_1' (tweetacl.cpp:371) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_377_3' (tweetacl.cpp:371) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_729_3' (tweetacl.cpp:712) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_733_4' (tweetacl.cpp:712) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_734_5' (tweetacl.cpp:712) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_735_6' (tweetacl.cpp:712) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_678_1' (tweetacl.cpp:677) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_689_3' (tweetacl.cpp:677) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_694_4' (tweetacl.cpp:677) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_695_5' (tweetacl.cpp:677) in function 'crypto_sign_ed25519_tweet' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sha256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (sha256.cpp:64) in function 'sha256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (sha256.cpp:70) in function 'sha256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'sha256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_1' (sha256.cpp:35) in function 'sha256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_78_3' (sha256.cpp:78) in function 'sha256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_4' (sha256.cpp:87) in function 'sha256' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_735_6' (tweetacl.cpp:712) in function 'crypto_sign_ed25519_tweet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_678_1' (tweetacl.cpp:677) in function 'crypto_sign_ed25519_tweet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_301_2' (tweetacl.cpp:295) in function 'pack25519' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_678_1' (tweetacl.cpp:677) in function 'reduce' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_522_1' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_525_3' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_527_4' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_544_9' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_522_1' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_525_3' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_527_4' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_544_9' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sha256_transform' (sha1/sha256_impl1.cpp:32:21).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_356_2' (tweetacl.cpp:354) in function 'M.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_356_2' (tweetacl.cpp:354) in function 'M.219' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_356_2' (tweetacl.cpp:354) in function 'M.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_356_2' (tweetacl.cpp:354) in function 'M.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_356_2' (tweetacl.cpp:354) in function 'M.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_356_2' (tweetacl.cpp:354) in function 'M' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_522_1' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_525_3' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_527_4' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_544_9' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_735_7' (tweetacl.cpp:712) in function 'crypto_sign_ed25519_tweet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_680_2' (tweetacl.cpp:677) in function 'crypto_sign_ed25519_tweet' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_303_3' (tweetacl.cpp:295) in function 'pack25519' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_286_1' (tweetacl.cpp:285) in function 'pack25519' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_680_2' (tweetacl.cpp:677) in function 'reduce' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_1' (tweetacl.cpp:35) in function 'crypto_hashblocks_sha512_tweet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_528_5' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_532_6' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_534_7' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (tweetacl.cpp:46) in function 'crypto_hashblocks_sha512_tweet' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_1' (tweetacl.cpp:35) in function 'crypto_hashblocks_sha512_tweet.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_528_5' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_532_6' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_534_7' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (tweetacl.cpp:46) in function 'crypto_hashblocks_sha512_tweet.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (sha1/sha256_impl1.cpp:32) in function 'sha256_transform' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_2' (sha1/sha256_impl1.cpp:32) in function 'sha256_transform' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_3' (sha1/sha256_impl1.cpp:32) in function 'sha256_transform' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_356_3' (tweetacl.cpp:354) in function 'M.2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_356_3' (tweetacl.cpp:354) in function 'M.219' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_356_3' (tweetacl.cpp:354) in function 'M.3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_356_3' (tweetacl.cpp:354) in function 'M.4' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_356_3' (tweetacl.cpp:354) in function 'M.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_356_3' (tweetacl.cpp:354) in function 'M' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_1' (tweetacl.cpp:35) in function 'crypto_hashblocks_sha512_tweet.2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_528_5' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_532_6' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_534_7' (tweetacl.cpp:520) in function 'crypto_hashblocks_sha512_tweet.2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_1' (tweetacl.cpp:46) in function 'crypto_hashblocks_sha512_tweet.2' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'm' (sha1/sha256_impl1.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256ctx.bitlen' (sha1/sha2561.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256ctx.state' (sha1/sha2561.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (tweetacl.cpp:519) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (tweetacl.cpp:519) automatically.
INFO: [XFORM 203-102] Partitioning array 'b' (tweetacl.cpp:519) automatically.
INFO: [XFORM 203-102] Partitioning array 'm' (tweetacl.cpp:296) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'signed_message' in function 'sha256' (sha256.cpp:36:26).
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 32 for loop 'VITIS_LOOP_573_3' in function 'crypto_hash_sha512_tweet.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'VITIS_LOOP_573_3' in function 'crypto_hash_sha512_tweet.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256_transform' (sha1/sha256_impl1.cpp:35:26)...601 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sha2561' (sha1/sha256_impl1.cpp:77:21)...30 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'crypto_hashblocks_sha512_tweet.2' (tweetacl.cpp:36:23)...55 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'crypto_hashblocks_sha512_tweet' (tweetacl.cpp:517)...55 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.03 seconds; current allocated memory: 330.586 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 127 to 96 for loop 'VITIS_LOOP_573_3' in function 'crypto_hash_sha512_tweet'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_573_3' in function 'crypto_hash_sha512_tweet'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9) in function 'sha2561' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_524_2' (tweetacl.cpp:517:58) in function 'crypto_hashblocks_sha512_tweet.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_524_2' (tweetacl.cpp:517:58) in function 'crypto_hashblocks_sha512_tweet' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:111:19)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:116:19)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:128:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:129:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:130:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:131:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:132:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:133:18)
INFO: [HLS 200-472] Inferring partial write operation for 'sha256ctx.data' (sha1/sha256_impl1.cpp:91:31)
INFO: [HLS 200-472] Inferring partial write operation for 'signature' 
INFO: [HLS 200-472] Inferring partial write operation for 'signature' (sha256.cpp:65:20)
INFO: [HLS 200-472] Inferring partial write operation for 'signed_message' 
INFO: [HLS 200-472] Inferring partial write operation for 'out_attestation' (sha256.cpp:36:24)
INFO: [HLS 200-472] Inferring partial write operation for 'signature' (sha256.cpp:79:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (tweetacl.cpp:268:48)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (tweetacl.cpp:288:9)
INFO: [HLS 200-472] Inferring partial write operation for 'q' (tweetacl.cpp:289:9)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:704:49)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (tweetacl.cpp:705:49)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:683:12)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:685:10)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:686:10)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:692:10)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:694:49)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:696:12)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (tweetacl.cpp:697:10)
INFO: [HLS 200-472] Inferring partial write operation for 't' (tweetacl.cpp:297:48)
INFO: [HLS 200-472] Inferring partial write operation for 't' (tweetacl.cpp:276:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (tweetacl.cpp:278:20)
INFO: [HLS 200-472] Inferring partial write operation for 't' (tweetacl.cpp:279:9)
INFO: [HLS 200-472] Inferring partial write operation for 'o' (tweetacl.cpp:313:11)
INFO: [HLS 200-472] Inferring partial write operation for 'o' (tweetacl.cpp:314:13)
INFO: [HLS 200-472] Inferring partial write operation for 'd' (tweetacl.cpp:716:8)
INFO: [HLS 200-472] Inferring partial write operation for 'd' (tweetacl.cpp:718:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sm' (tweetacl.cpp:721:54)
INFO: [HLS 200-472] Inferring partial write operation for 'sm' (tweetacl.cpp:722:55)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (tweetacl.cpp:372:48)
INFO: [HLS 200-472] Inferring partial write operation for 'zi' (tweetacl.cpp:377:48)
INFO: [HLS 200-472] Inferring partial write operation for 'sm' (tweetacl.cpp:625:9)
INFO: [HLS 200-472] Inferring partial write operation for 'sm' (tweetacl.cpp:729:53)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:733:49)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:734:49)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:735:92)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (tweetacl.cpp:522:55)
INFO: [HLS 200-472] Inferring partial write operation for 'z' (tweetacl.cpp:522:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w' (tweetacl.cpp:525:51)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (tweetacl.cpp:532:58)
INFO: [HLS 200-472] Inferring partial write operation for 'w' (tweetacl.cpp:535:9)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (tweetacl.cpp:538:52)
INFO: [HLS 200-472] Inferring partial write operation for 'z' (tweetacl.cpp:538:66)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:49:50)
INFO: [HLS 200-472] Inferring partial write operation for 'h' (tweetacl.cpp:565:49)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (tweetacl.cpp:581:51)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:572:50)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:573:48)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:574:8)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (tweetacl.cpp:577:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (tweetacl.cpp:349:48)
INFO: [HLS 200-472] Inferring partial write operation for 'b' (tweetacl.cpp:343:48)
INFO: [HLS 200-472] Inferring partial write operation for 't' (tweetacl.cpp:355:48)
INFO: [HLS 200-472] Inferring partial write operation for 't' (tweetacl.cpp:356:91)
INFO: [HLS 200-472] Inferring partial write operation for 't' (tweetacl.cpp:357:48)
INFO: [HLS 200-472] Inferring partial write operation for 'o' (tweetacl.cpp:358:48)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7.9 seconds. CPU system time: 0.5 seconds. Elapsed time: 8.42 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name 'crypto_hash_sha512_tweet.1_Pipeline_VITIS_LOOP_565_1' to 'crypto_hash_sha512_tweet_1_Pipeline_VITIS_LOOP_565_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_hashblocks_sha512_tweet.1_Pipeline_VITIS_LOOP_522_1' to 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_522_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_hashblocks_sha512_tweet.1_Pipeline_VITIS_LOOP_544_9' to 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_544_9'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_hashblocks_sha512_tweet.1' to 'crypto_hashblocks_sha512_tweet_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_hash_sha512_tweet.1_Pipeline_VITIS_LOOP_581_4' to 'crypto_hash_sha512_tweet_1_Pipeline_VITIS_LOOP_581_4'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_hash_sha512_tweet.1' to 'crypto_hash_sha512_tweet_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_hashblocks_sha512_tweet.2_Pipeline_VITIS_LOOP_522_1' to 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_522_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_hashblocks_sha512_tweet.2_Pipeline_VITIS_LOOP_525_3' to 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_525_3'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_hashblocks_sha512_tweet.2_Pipeline_VITIS_LOOP_527_4' to 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_527_4'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_hashblocks_sha512_tweet.2_Pipeline_VITIS_LOOP_538_8' to 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_538_8'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_hashblocks_sha512_tweet.2_Pipeline_VITIS_LOOP_544_9' to 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_544_9'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_hashblocks_sha512_tweet.2' to 'crypto_hashblocks_sha512_tweet_2'.
WARNING: [SYN 201-103] Legalizing function name 'M.219_Pipeline_VITIS_LOOP_356_2' to 'M_219_Pipeline_VITIS_LOOP_356_2'.
WARNING: [SYN 201-103] Legalizing function name 'M.219_Pipeline_VITIS_LOOP_357_4' to 'M_219_Pipeline_VITIS_LOOP_357_4'.
WARNING: [SYN 201-103] Legalizing function name 'M.219_Pipeline_VITIS_LOOP_358_5' to 'M_219_Pipeline_VITIS_LOOP_358_5'.
WARNING: [SYN 201-103] Legalizing function name 'M.219_Pipeline_VITIS_LOOP_275_1' to 'M_219_Pipeline_VITIS_LOOP_275_1'.
WARNING: [SYN 201-103] Legalizing function name 'M.219_Pipeline_VITIS_LOOP_275_124' to 'M_219_Pipeline_VITIS_LOOP_275_124'.
WARNING: [SYN 201-103] Legalizing function name 'M.219' to 'M_219'.
WARNING: [SYN 201-103] Legalizing function name 'M.1_Pipeline_VITIS_LOOP_356_2' to 'M_1_Pipeline_VITIS_LOOP_356_2'.
WARNING: [SYN 201-103] Legalizing function name 'M.1_Pipeline_VITIS_LOOP_357_4' to 'M_1_Pipeline_VITIS_LOOP_357_4'.
WARNING: [SYN 201-103] Legalizing function name 'M.1_Pipeline_VITIS_LOOP_358_5' to 'M_1_Pipeline_VITIS_LOOP_358_5'.
WARNING: [SYN 201-103] Legalizing function name 'M.1_Pipeline_VITIS_LOOP_275_1' to 'M_1_Pipeline_VITIS_LOOP_275_1'.
WARNING: [SYN 201-103] Legalizing function name 'M.1_Pipeline_VITIS_LOOP_275_127' to 'M_1_Pipeline_VITIS_LOOP_275_127'.
WARNING: [SYN 201-103] Legalizing function name 'M.1' to 'M_1'.
WARNING: [SYN 201-103] Legalizing function name 'M.1.1_Pipeline_VITIS_LOOP_356_2' to 'M_1_1_Pipeline_VITIS_LOOP_356_2'.
WARNING: [SYN 201-103] Legalizing function name 'M.1.1_Pipeline_VITIS_LOOP_357_4' to 'M_1_1_Pipeline_VITIS_LOOP_357_4'.
WARNING: [SYN 201-103] Legalizing function name 'M.1.1_Pipeline_VITIS_LOOP_358_5' to 'M_1_1_Pipeline_VITIS_LOOP_358_5'.
WARNING: [SYN 201-103] Legalizing function name 'M.1.1_Pipeline_VITIS_LOOP_275_1' to 'M_1_1_Pipeline_VITIS_LOOP_275_1'.
WARNING: [SYN 201-103] Legalizing function name 'M.1.1_Pipeline_VITIS_LOOP_275_126' to 'M_1_1_Pipeline_VITIS_LOOP_275_126'.
WARNING: [SYN 201-103] Legalizing function name 'M.1.1' to 'M_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'add.1' to 'add_1'.
WARNING: [SYN 201-103] Legalizing function name 'M.2_Pipeline_VITIS_LOOP_356_2' to 'M_2_Pipeline_VITIS_LOOP_356_2'.
WARNING: [SYN 201-103] Legalizing function name 'M.2_Pipeline_VITIS_LOOP_357_4' to 'M_2_Pipeline_VITIS_LOOP_357_4'.
WARNING: [SYN 201-103] Legalizing function name 'M.2_Pipeline_VITIS_LOOP_358_5' to 'M_2_Pipeline_VITIS_LOOP_358_5'.
WARNING: [SYN 201-103] Legalizing function name 'M.2_Pipeline_VITIS_LOOP_275_1' to 'M_2_Pipeline_VITIS_LOOP_275_1'.
WARNING: [SYN 201-103] Legalizing function name 'M.2_Pipeline_VITIS_LOOP_275_125' to 'M_2_Pipeline_VITIS_LOOP_275_125'.
WARNING: [SYN 201-103] Legalizing function name 'M.2' to 'M_2'.
WARNING: [SYN 201-103] Legalizing function name 'M.4_Pipeline_VITIS_LOOP_356_2' to 'M_4_Pipeline_VITIS_LOOP_356_2'.
WARNING: [SYN 201-103] Legalizing function name 'M.4_Pipeline_VITIS_LOOP_357_4' to 'M_4_Pipeline_VITIS_LOOP_357_4'.
WARNING: [SYN 201-103] Legalizing function name 'M.4_Pipeline_VITIS_LOOP_358_5' to 'M_4_Pipeline_VITIS_LOOP_358_5'.
WARNING: [SYN 201-103] Legalizing function name 'M.4_Pipeline_VITIS_LOOP_275_1' to 'M_4_Pipeline_VITIS_LOOP_275_1'.
WARNING: [SYN 201-103] Legalizing function name 'M.4_Pipeline_VITIS_LOOP_275_122' to 'M_4_Pipeline_VITIS_LOOP_275_122'.
WARNING: [SYN 201-103] Legalizing function name 'M.4' to 'M_4'.
WARNING: [SYN 201-103] Legalizing function name 'M.3_Pipeline_VITIS_LOOP_355_1' to 'M_3_Pipeline_VITIS_LOOP_355_1'.
WARNING: [SYN 201-103] Legalizing function name 'M.3_Pipeline_VITIS_LOOP_356_2' to 'M_3_Pipeline_VITIS_LOOP_356_2'.
WARNING: [SYN 201-103] Legalizing function name 'M.3_Pipeline_VITIS_LOOP_357_4' to 'M_3_Pipeline_VITIS_LOOP_357_4'.
WARNING: [SYN 201-103] Legalizing function name 'M.3_Pipeline_VITIS_LOOP_358_5' to 'M_3_Pipeline_VITIS_LOOP_358_5'.
WARNING: [SYN 201-103] Legalizing function name 'M.3_Pipeline_VITIS_LOOP_275_1' to 'M_3_Pipeline_VITIS_LOOP_275_1'.
WARNING: [SYN 201-103] Legalizing function name 'M.3_Pipeline_VITIS_LOOP_275_123' to 'M_3_Pipeline_VITIS_LOOP_275_123'.
WARNING: [SYN 201-103] Legalizing function name 'M.3' to 'M_3'.
WARNING: [SYN 201-107] Renaming port name 'sha256/X' to 'sha256/X_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha2561_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.495 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sha256_transform'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_1', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_3', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_17', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_19', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_43', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_55', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_61', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 51, function 'sha256_transform'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.38 seconds. CPU system time: 0.12 seconds. Elapsed time: 21.5 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.26 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha2561_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_1'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform' and 'store' operation ('sha256ctx_data_addr_write_ln91', sha1/sha256_impl1.cpp:91) of variable 'tmp_2', sha1/sha256_impl1.cpp:91 on array 'sha256ctx_data'.
WARNING: [HLS 200-875] II = 33 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 34 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 35 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 36 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 37 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 38 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 39 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 40 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 41 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 42 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 43 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 44 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 45 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 46 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 47 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 48 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 49 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 50 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform' and 'store' operation ('sha256ctx_data_addr_write_ln91', sha1/sha256_impl1.cpp:91) of variable 'tmp_2', sha1/sha256_impl1.cpp:91 on array 'sha256ctx_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 52, Depth = 52, loop 'VITIS_LOOP_90_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.14 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.38 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_115_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_115_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.96 seconds. CPU system time: 0 seconds. Elapsed time: 5.96 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_118_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_118_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_138_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_138_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.26 seconds. CPU system time: 0 seconds. Elapsed time: 3.27 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha2561' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.58 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.15 seconds. CPU system time: 0 seconds. Elapsed time: 4.17 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.05 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_64_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hash_sha512_tweet_1_Pipeline_VITIS_LOOP_565_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_565_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_522_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_522_1'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_522_1' (loop 'VITIS_LOOP_522_1'): Unable to schedule 'load' operation ('x_load_1', tweetacl.cpp:36) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_522_1' (loop 'VITIS_LOOP_522_1'): Unable to schedule 'load' operation ('x_load_3', tweetacl.cpp:36) on array 'x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_522_1' (loop 'VITIS_LOOP_522_1'): Unable to schedule 'load' operation ('x_load_5', tweetacl.cpp:36) on array 'x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_522_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_544_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_544_9'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_544_9' (loop 'VITIS_LOOP_544_9'): Unable to schedule 'store' operation ('x_addr_93_write_ln49', tweetacl.cpp:49) of variable 'trunc_ln49_1', tweetacl.cpp:49 on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_544_9' (loop 'VITIS_LOOP_544_9'): Unable to schedule 'store' operation ('x_addr_95_write_ln49', tweetacl.cpp:49) of variable 'trunc_ln49_3', tweetacl.cpp:49 on array 'x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_544_9' (loop 'VITIS_LOOP_544_9'): Unable to schedule 'store' operation ('x_addr_97_write_ln49', tweetacl.cpp:49) of variable 'trunc_ln49_5', tweetacl.cpp:49 on array 'x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_544_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_522_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_522_1'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_522_1' (loop 'VITIS_LOOP_522_1'): Unable to schedule 'load' operation ('x_load_1', tweetacl.cpp:36) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_522_1' (loop 'VITIS_LOOP_522_1'): Unable to schedule 'load' operation ('x_load_3', tweetacl.cpp:36) on array 'x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_522_1' (loop 'VITIS_LOOP_522_1'): Unable to schedule 'load' operation ('x_load_5', tweetacl.cpp:36) on array 'x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_522_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_525_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_525_3'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_525_3' (loop 'VITIS_LOOP_525_3'): Unable to schedule 'load' operation ('m_load_1', tweetacl.cpp:36) on array 'm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_525_3' (loop 'VITIS_LOOP_525_3'): Unable to schedule 'load' operation ('m_load_3', tweetacl.cpp:36) on array 'm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'm'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_525_3' (loop 'VITIS_LOOP_525_3'): Unable to schedule 'load' operation ('m_load_5', tweetacl.cpp:36) on array 'm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_525_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_527_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_4'.
WARNING: [HLS 200-880] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('a_addr_3_write_ln532', tweetacl.cpp:532) of variable 'add_ln531', tweetacl.cpp:531 on array 'a' and 'load' operation ('x', tweetacl.cpp:528) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('w_addr_5_write_ln535', tweetacl.cpp:535) of variable 'add_ln535_41', tweetacl.cpp:535 on array 'w' and 'load' operation ('w_load_12', tweetacl.cpp:535) on array 'w'.
WARNING: [HLS 200-880] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('w_addr_10_write_ln535', tweetacl.cpp:535) of variable 'add_ln535_47', tweetacl.cpp:535 on array 'w' and 'load' operation ('w_load_7', tweetacl.cpp:535) on array 'w'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to schedule 'load' operation ('w_load_4', tweetacl.cpp:535) on array 'w' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'w'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to schedule 'store' operation ('w_addr_6_write_ln535', tweetacl.cpp:535) of variable 'add_ln535_14', tweetacl.cpp:535 on array 'w' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'w'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to schedule 'store' operation ('w_addr_7_write_ln535', tweetacl.cpp:535) of variable 'add_ln535_38', tweetacl.cpp:535 on array 'w' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'w'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to schedule 'store' operation ('w_addr_14_write_ln535', tweetacl.cpp:535) of variable 'add_ln535_44', tweetacl.cpp:535 on array 'w' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 17, loop 'VITIS_LOOP_527_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.45 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_538_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_538_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_538_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_544_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_544_9'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_544_9' (loop 'VITIS_LOOP_544_9'): Unable to schedule 'store' operation ('x_addr_72_write_ln49', tweetacl.cpp:49) of variable 'trunc_ln49_1', tweetacl.cpp:49 on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_544_9' (loop 'VITIS_LOOP_544_9'): Unable to schedule 'store' operation ('x_addr_74_write_ln49', tweetacl.cpp:49) of variable 'trunc_ln49_3', tweetacl.cpp:49 on array 'x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_544_9' (loop 'VITIS_LOOP_544_9'): Unable to schedule 'store' operation ('x_addr_76_write_ln49', tweetacl.cpp:49) of variable 'trunc_ln49_5', tweetacl.cpp:49 on array 'x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_544_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hash_sha512_tweet_1_Pipeline_VITIS_LOOP_581_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_581_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_581_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hash_sha512_tweet_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_721_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_721_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_721_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_722_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_722_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_722_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_565_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_565_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_522_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_522_1'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_522_1' (loop 'VITIS_LOOP_522_1'): Unable to schedule 'load' operation ('x_load_1', tweetacl.cpp:36) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_522_1' (loop 'VITIS_LOOP_522_1'): Unable to schedule 'load' operation ('x_load_3', tweetacl.cpp:36) on array 'x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_522_1' (loop 'VITIS_LOOP_522_1'): Unable to schedule 'load' operation ('x_load_5', tweetacl.cpp:36) on array 'x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_522_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_525_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_525_3'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_525_3' (loop 'VITIS_LOOP_525_3'): Unable to schedule 'load' operation ('m_load_1', tweetacl.cpp:36) on array 'm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_525_3' (loop 'VITIS_LOOP_525_3'): Unable to schedule 'load' operation ('m_load_3', tweetacl.cpp:36) on array 'm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'm'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_525_3' (loop 'VITIS_LOOP_525_3'): Unable to schedule 'load' operation ('m_load_5', tweetacl.cpp:36) on array 'm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_525_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_527_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_4'.
WARNING: [HLS 200-880] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('a_addr_10_write_ln532', tweetacl.cpp:532) of variable 'add_ln531', tweetacl.cpp:531 on array 'a' and 'load' operation ('x', tweetacl.cpp:528) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('w_addr_20_write_ln535', tweetacl.cpp:535) of variable 'add_ln535_41', tweetacl.cpp:535 on array 'w' and 'load' operation ('w_load_12', tweetacl.cpp:535) on array 'w'.
WARNING: [HLS 200-880] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('w_addr_25_write_ln535', tweetacl.cpp:535) of variable 'add_ln535_47', tweetacl.cpp:535 on array 'w' and 'load' operation ('w_load_7', tweetacl.cpp:535) on array 'w'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to schedule 'load' operation ('w_load_4', tweetacl.cpp:535) on array 'w' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'w'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to schedule 'store' operation ('w_addr_21_write_ln535', tweetacl.cpp:535) of variable 'add_ln535_14', tweetacl.cpp:535 on array 'w' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'w'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to schedule 'store' operation ('w_addr_22_write_ln535', tweetacl.cpp:535) of variable 'add_ln535_38', tweetacl.cpp:535 on array 'w' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'w'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_527_4' (loop 'VITIS_LOOP_527_4'): Unable to schedule 'store' operation ('w_addr_29_write_ln535', tweetacl.cpp:535) of variable 'add_ln535_44', tweetacl.cpp:535 on array 'w' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'w'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 17, loop 'VITIS_LOOP_527_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.5 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_538_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_538_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_538_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_544_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_544_9'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_544_9' (loop 'VITIS_LOOP_544_9'): Unable to schedule 'store' operation ('x_addr_86_write_ln49', tweetacl.cpp:49) of variable 'trunc_ln49_1', tweetacl.cpp:49 on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_544_9' (loop 'VITIS_LOOP_544_9'): Unable to schedule 'store' operation ('x_addr_88_write_ln49', tweetacl.cpp:49) of variable 'trunc_ln49_3', tweetacl.cpp:49 on array 'x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_544_9' (loop 'VITIS_LOOP_544_9'): Unable to schedule 'store' operation ('x_addr_90_write_ln49', tweetacl.cpp:49) of variable 'trunc_ln49_5', tweetacl.cpp:49 on array 'x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_544_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hashblocks_sha512_tweet_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_572_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_572_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_572_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_573_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_573_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_573_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_581_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_581_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_581_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_hash_sha512_tweet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_Pipeline_VITIS_LOOP_704_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_704_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_704_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_Pipeline_VITIS_LOOP_705_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_705_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_705_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_Pipeline_VITIS_LOOP_678_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_678_1'.
WARNING: [HLS 200-880] The II Violation in module 'reduce_Pipeline_VITIS_LOOP_678_1' (loop 'VITIS_LOOP_678_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('x_addr_8_write_ln683', tweetacl.cpp:683) of variable 'sub_ln683_6', tweetacl.cpp:683 on array 'x' and 'load' operation ('x_load_9', tweetacl.cpp:681) on array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'reduce_Pipeline_VITIS_LOOP_678_1' (loop 'VITIS_LOOP_678_1'): Unable to schedule 'load' operation ('x_load_4', tweetacl.cpp:681) on array 'x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'reduce_Pipeline_VITIS_LOOP_678_1' (loop 'VITIS_LOOP_678_1'): Unable to schedule 'load' operation ('x_load_6', tweetacl.cpp:681) on array 'x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'reduce_Pipeline_VITIS_LOOP_678_1' (loop 'VITIS_LOOP_678_1'): Unable to schedule 'load' operation ('x_load_8', tweetacl.cpp:681) on array 'x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'reduce_Pipeline_VITIS_LOOP_678_1' (loop 'VITIS_LOOP_678_1'): Unable to schedule 'store' operation ('x_addr_16_write_ln683', tweetacl.cpp:683) of variable 'sub_ln683_14', tweetacl.cpp:683 on array 'x' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'reduce_Pipeline_VITIS_LOOP_678_1' (loop 'VITIS_LOOP_678_1'): Unable to schedule 'store' operation ('x_addr_20_write_ln683', tweetacl.cpp:683) of variable 'sub_ln683_18', tweetacl.cpp:683 on array 'x' due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 22, loop 'VITIS_LOOP_678_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_Pipeline_VITIS_LOOP_689_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_689_3'.
WARNING: [HLS 200-885] The II Violation in module 'reduce_Pipeline_VITIS_LOOP_689_3' (loop 'VITIS_LOOP_689_3'): Unable to schedule 'load' operation ('x_load_1', tweetacl.cpp:690) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_689_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_Pipeline_VITIS_LOOP_694_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_694_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_694_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_Pipeline_VITIS_LOOP_695_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_695_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_695_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_268_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_268_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_2'.
WARNING: [HLS 200-885] The II Violation in module 'M_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_29', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_19', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_20', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_22', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_20_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_20', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_28_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_28', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, loop 'VITIS_LOOP_356_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_357_4'.
WARNING: [HLS 200-880] The II Violation in module 'M_Pipeline_VITIS_LOOP_357_4' (loop 'VITIS_LOOP_357_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t_addr_4_write_ln357', tweetacl.cpp:357) of variable 'add_ln357_1', tweetacl.cpp:357 on array 't' and 'load' operation ('t_load', tweetacl.cpp:357) on array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_357_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_358_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_3_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_1', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_3_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_3_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_Pipeline_VITIS_LOOP_275_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_Pipeline_VITIS_LOOP_275_128' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_2_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_12', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_1', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_Pipeline_VITIS_LOOP_275_128' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_2_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_12', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_Pipeline_VITIS_LOOP_275_128' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_2_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_12', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scalarmult_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scalarmult_Pipeline_VITIS_LOOP_268_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scalarmult_Pipeline_VITIS_LOOP_268_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scalarmult_Pipeline_VITIS_LOOP_268_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_268_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_219_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_2'.
WARNING: [HLS 200-885] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_70', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_61', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_62', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_64', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_60_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_51', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_60', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, loop 'VITIS_LOOP_356_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_219_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_357_4'.
WARNING: [HLS 200-880] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_357_4' (loop 'VITIS_LOOP_357_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t_addr_4_write_ln357', tweetacl.cpp:357) of variable 'add_ln357_1', tweetacl.cpp:357 on array 't' and 'load' operation ('t_load', tweetacl.cpp:357) on array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_357_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_219_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_358_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_219_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_9_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_13', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_9_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_9_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_219_Pipeline_VITIS_LOOP_275_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_275_124' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_8_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_11', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_275_124' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_8_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_219_Pipeline_VITIS_LOOP_275_124' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_8_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_1_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_2'.
WARNING: [HLS 200-885] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_85', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_75', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_76', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_78', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_74_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_71', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_82_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_79', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, loop 'VITIS_LOOP_356_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_1_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_357_4'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_357_4' (loop 'VITIS_LOOP_357_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t_addr_4_write_ln357', tweetacl.cpp:357) of variable 'add_ln357_1', tweetacl.cpp:357 on array 't' and 'load' operation ('t_load', tweetacl.cpp:357) on array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_357_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_1_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_358_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_1_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_1', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_1_Pipeline_VITIS_LOOP_275_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_275_127' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_10_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_4', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_275_127' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_10_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_3', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_Pipeline_VITIS_LOOP_275_127' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_10_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_3', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_1_1_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_2'.
WARNING: [HLS 200-885] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_100', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_90', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_91', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_93', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_89_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_83', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_97_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_91', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, loop 'VITIS_LOOP_356_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.75 seconds. CPU system time: 0 seconds. Elapsed time: 2.76 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_1_1_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_357_4'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_357_4' (loop 'VITIS_LOOP_357_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t_addr_4_write_ln357', tweetacl.cpp:357) of variable 'add_ln357_1', tweetacl.cpp:357 on array 't' and 'load' operation ('t_load', tweetacl.cpp:357) on array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_357_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_1_1_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_358_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_1_1_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_7_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_1', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_7_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_7_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_1_1_Pipeline_VITIS_LOOP_275_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_275_126' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_9_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_4', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_275_126' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_9_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_3', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_1_1_Pipeline_VITIS_LOOP_275_126' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_9_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_3', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scalarmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.97 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.44 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_372_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_372_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_372_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.6 seconds. CPU system time: 0 seconds. Elapsed time: 3.61 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_2_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_2'.
WARNING: [HLS 200-885] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_68', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_58', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_59', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_61', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_57_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_53', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_65_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_62', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, loop 'VITIS_LOOP_356_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_2_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_357_4'.
WARNING: [HLS 200-880] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_357_4' (loop 'VITIS_LOOP_357_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t_addr_4_write_ln357', tweetacl.cpp:357) of variable 'add_ln357_1', tweetacl.cpp:357 on array 't' and 'load' operation ('t_load', tweetacl.cpp:357) on array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_357_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_2_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_358_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_2_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_7_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_9', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_7_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_7_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_2_Pipeline_VITIS_LOOP_275_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_275_125' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_6_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_7', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_275_125' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_6_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_2_Pipeline_VITIS_LOOP_275_125' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_6_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_4_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_2'.
WARNING: [HLS 200-885] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_38', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_29', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_30', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_31', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_28_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_19', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_35_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_28', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, loop 'VITIS_LOOP_356_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_4_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_357_4'.
WARNING: [HLS 200-880] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_357_4' (loop 'VITIS_LOOP_357_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t_addr_4_write_ln357', tweetacl.cpp:357) of variable 'add_ln357', tweetacl.cpp:357 on array 't' and 'load' operation ('t_load', tweetacl.cpp:357) on array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_357_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_4_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_358_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_4_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_5_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_5', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_5_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_5_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_4_Pipeline_VITIS_LOOP_275_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_275_122' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_4_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_3', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_275_122' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_4_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_4_Pipeline_VITIS_LOOP_275_122' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_4_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_377_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_377_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_377_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_3_Pipeline_VITIS_LOOP_355_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_355_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_355_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_3_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_2'.
WARNING: [HLS 200-885] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_53', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_43', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_44', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'load' operation ('t_load_46', tweetacl.cpp:356) on array 't' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_42_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_35', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_356_2' (loop 'VITIS_LOOP_356_2'): Unable to schedule 'store' operation ('t_addr_50_write_ln356', tweetacl.cpp:356) of variable 'add_ln356_44', tweetacl.cpp:356 on array 't' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, loop 'VITIS_LOOP_356_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_3_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_357_4'.
WARNING: [HLS 200-880] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_357_4' (loop 'VITIS_LOOP_357_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('t_addr_4_write_ln357', tweetacl.cpp:357) of variable 'add_ln357_1', tweetacl.cpp:357 on array 't' and 'load' operation ('t_load', tweetacl.cpp:357) on array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_357_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_3_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_358_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_358_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_3_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_3_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_1', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_3_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_3_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_14', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_3_Pipeline_VITIS_LOOP_275_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_275_123' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('o_addr_5_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_4', tweetacl.cpp:278) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_275_123' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('o_addr_5_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_3', tweetacl.cpp:276) on array 'o'.
WARNING: [HLS 200-880] The II Violation in module 'M_3_Pipeline_VITIS_LOOP_275_123' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('o_addr_5_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_18', tweetacl.cpp:278 on array 'o' and 'load' operation ('o_load_3', tweetacl.cpp:276) on array 'o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'M_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack25519_Pipeline_VITIS_LOOP_297_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_297_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_297_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack25519_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t_addr_2_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_3', tweetacl.cpp:278 on array 't' and 'load' operation ('t_load_1', tweetacl.cpp:278) on array 't'.
WARNING: [HLS 200-880] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t_addr_2_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_3', tweetacl.cpp:278 on array 't' and 'load' operation ('t_load', tweetacl.cpp:276) on array 't'.
WARNING: [HLS 200-880] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_275_1' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t_addr_2_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_3', tweetacl.cpp:278 on array 't' and 'load' operation ('t_load', tweetacl.cpp:276) on array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack25519_Pipeline_VITIS_LOOP_275_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_275_118' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t_addr_4_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_7', tweetacl.cpp:278 on array 't' and 'load' operation ('t_load_4', tweetacl.cpp:278) on array 't'.
WARNING: [HLS 200-880] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_275_118' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t_addr_4_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_7', tweetacl.cpp:278 on array 't' and 'load' operation ('t_load_3', tweetacl.cpp:276) on array 't'.
WARNING: [HLS 200-880] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_275_118' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t_addr_4_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_7', tweetacl.cpp:278 on array 't' and 'load' operation ('t_load_3', tweetacl.cpp:276) on array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack25519_Pipeline_VITIS_LOOP_275_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_1'.
WARNING: [HLS 200-880] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_275_119' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t_addr_8_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_4', tweetacl.cpp:278 on array 't' and 'load' operation ('t_load_7', tweetacl.cpp:278) on array 't'.
WARNING: [HLS 200-880] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_275_119' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t_addr_8_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_4', tweetacl.cpp:278 on array 't' and 'load' operation ('t_load_6', tweetacl.cpp:276) on array 't'.
WARNING: [HLS 200-880] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_275_119' (loop 'VITIS_LOOP_275_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t_addr_8_write_ln278', tweetacl.cpp:278) of variable 'add_ln278_4', tweetacl.cpp:278 on array 't' and 'load' operation ('t_load_6', tweetacl.cpp:276) on array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_275_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack25519_Pipeline_VITIS_LOOP_301_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_301_2'.
WARNING: [HLS 200-880] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_301_2' (loop 'VITIS_LOOP_301_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t_addr_write_ln288', tweetacl.cpp:288) of variable 'xor_ln288_15', tweetacl.cpp:288 on array 't' and 'load' operation ('t_load_15', tweetacl.cpp:307) on array 't'.
WARNING: [HLS 200-880] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_301_2' (loop 'VITIS_LOOP_301_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t_addr_6_write_ln288', tweetacl.cpp:288) of variable 'xor_ln288_9', tweetacl.cpp:288 on array 't' and 'load' operation ('t_load_9', tweetacl.cpp:304) on array 't'.
WARNING: [HLS 200-880] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_301_2' (loop 'VITIS_LOOP_301_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t_addr_15_write_ln288', tweetacl.cpp:288) of variable 'xor_ln288', tweetacl.cpp:288 on array 't' and 'load' operation ('t_load', tweetacl.cpp:302) on array 't'.
WARNING: [HLS 200-885] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_301_2' (loop 'VITIS_LOOP_301_2'): Unable to schedule 'load' operation ('t_load_3', tweetacl.cpp:304) on array 't' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_301_2' (loop 'VITIS_LOOP_301_2'): Unable to schedule 'store' operation ('t_addr_10_write_ln288', tweetacl.cpp:288) of variable 'xor_ln288_5', tweetacl.cpp:288 on array 't' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 't'.
WARNING: [HLS 200-885] The II Violation in module 'pack25519_Pipeline_VITIS_LOOP_301_2' (loop 'VITIS_LOOP_301_2'): Unable to schedule 'store' operation ('t_addr_2_write_ln288', tweetacl.cpp:288) of variable 'xor_ln288_13', tweetacl.cpp:288 on array 't' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 't'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, loop 'VITIS_LOOP_301_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack25519_Pipeline_VITIS_LOOP_312_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_312_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_312_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack25519' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_729_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_729_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_729_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_733_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_733_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_733_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_734_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_734_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_734_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_735_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_735_6'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_735_6' (loop 'VITIS_LOOP_735_6'): Unable to schedule 'load' operation ('x_load_30', tweetacl.cpp:735) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_735_6' (loop 'VITIS_LOOP_735_6'): Unable to schedule 'load' operation ('x_load_4', tweetacl.cpp:735) on array 'x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_735_6' (loop 'VITIS_LOOP_735_6'): Unable to schedule 'load' operation ('x_load_5', tweetacl.cpp:735) on array 'x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_735_6' (loop 'VITIS_LOOP_735_6'): Unable to schedule 'load' operation ('x_load_7', tweetacl.cpp:735) on array 'x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_735_6' (loop 'VITIS_LOOP_735_6'): Unable to schedule 'store' operation ('x_addr_26_write_ln735', tweetacl.cpp:735) of variable 'add_ln735_35', tweetacl.cpp:735 on array 'x' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_735_6' (loop 'VITIS_LOOP_735_6'): Unable to schedule 'store' operation ('x_addr_42_write_ln735', tweetacl.cpp:735) of variable 'add_ln735_52', tweetacl.cpp:735 on array 'x' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_735_6' (loop 'VITIS_LOOP_735_6'): Unable to schedule 'store' operation ('x_addr_50_write_ln735', tweetacl.cpp:735) of variable 'add_ln735_60', tweetacl.cpp:735 on array 'x' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 32, loop 'VITIS_LOOP_735_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.69 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_678_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_678_1'.
WARNING: [HLS 200-880] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_678_1' (loop 'VITIS_LOOP_678_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('x_addr_58_write_ln683', tweetacl.cpp:683) of variable 'sub_ln683_6', tweetacl.cpp:683 on array 'x' and 'load' operation ('x_load_47', tweetacl.cpp:681) on array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_678_1' (loop 'VITIS_LOOP_678_1'): Unable to schedule 'load' operation ('x_load_42', tweetacl.cpp:681) on array 'x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_678_1' (loop 'VITIS_LOOP_678_1'): Unable to schedule 'load' operation ('x_load_44', tweetacl.cpp:681) on array 'x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_678_1' (loop 'VITIS_LOOP_678_1'): Unable to schedule 'load' operation ('x_load_46', tweetacl.cpp:681) on array 'x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_678_1' (loop 'VITIS_LOOP_678_1'): Unable to schedule 'store' operation ('x_addr_66_write_ln683', tweetacl.cpp:683) of variable 'sub_ln683_14', tweetacl.cpp:683 on array 'x' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'x'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_678_1' (loop 'VITIS_LOOP_678_1'): Unable to schedule 'store' operation ('x_addr_70_write_ln683', tweetacl.cpp:683) of variable 'sub_ln683_18', tweetacl.cpp:683 on array 'x' due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 22, Depth = 22, loop 'VITIS_LOOP_678_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.91 seconds. CPU system time: 0 seconds. Elapsed time: 2.91 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_689_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_689_3'.
WARNING: [HLS 200-885] The II Violation in module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_689_3' (loop 'VITIS_LOOP_689_3'): Unable to schedule 'load' operation ('x_load_12', tweetacl.cpp:690) on array 'x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_689_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_694_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_694_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_694_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_695_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_695_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_695_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_ed25519_tweet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.08 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_Pipeline_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_35_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.95 seconds. CPU system time: 0 seconds. Elapsed time: 9.95 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_Pipeline_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_Pipeline_VITIS_LOOP_87_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.601 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.59 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha2561_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha2561_Pipeline_VITIS_LOOP_94_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 22.1 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_transform' pipeline 'sha256_transform' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_transform'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha2561_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_647_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha2561_Pipeline_VITIS_LOOP_90_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.2 seconds. CPU system time: 0.19 seconds. Elapsed time: 19.42 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_115_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_final_Pipeline_VITIS_LOOP_115_2' pipeline 'VITIS_LOOP_115_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_115_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.19 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_118_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_118_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_final_Pipeline_VITIS_LOOP_110_1' pipeline 'VITIS_LOOP_110_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_110_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_138_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final_Pipeline_VITIS_LOOP_138_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_final'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha2561' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha2561'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.93 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.33 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_Pipeline_VITIS_LOOP_64_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hash_sha512_tweet_1_Pipeline_VITIS_LOOP_565_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hash_sha512_tweet_1_Pipeline_VITIS_LOOP_565_1' pipeline 'VITIS_LOOP_565_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hash_sha512_tweet_1_Pipeline_VITIS_LOOP_565_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_522_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_522_1' pipeline 'VITIS_LOOP_522_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_522_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_544_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_544_9' pipeline 'VITIS_LOOP_544_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_1_Pipeline_VITIS_LOOP_544_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_522_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_522_1' pipeline 'VITIS_LOOP_522_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_522_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_525_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_525_3' pipeline 'VITIS_LOOP_525_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_525_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_527_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_527_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_538_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_538_8' pipeline 'VITIS_LOOP_538_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_538_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.16 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_544_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_544_9' pipeline 'VITIS_LOOP_544_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_544_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hash_sha512_tweet_1_Pipeline_VITIS_LOOP_581_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hash_sha512_tweet_1_Pipeline_VITIS_LOOP_581_4' pipeline 'VITIS_LOOP_581_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hash_sha512_tweet_1_Pipeline_VITIS_LOOP_581_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hash_sha512_tweet_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hash_sha512_tweet_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_721_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_721_1' pipeline 'VITIS_LOOP_721_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_721_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_722_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_722_2' pipeline 'VITIS_LOOP_722_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_722_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_565_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_565_1' pipeline 'VITIS_LOOP_565_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_565_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_522_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_522_1' pipeline 'VITIS_LOOP_522_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_522_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_525_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_525_3' pipeline 'VITIS_LOOP_525_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_525_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_527_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_527_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_538_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_538_8' pipeline 'VITIS_LOOP_538_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_538_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.18 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_544_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_544_9' pipeline 'VITIS_LOOP_544_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_2_Pipeline_VITIS_LOOP_544_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hashblocks_sha512_tweet_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hashblocks_sha512_tweet_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_572_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_572_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_573_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_573_3' pipeline 'VITIS_LOOP_573_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_573_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_581_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_581_4' pipeline 'VITIS_LOOP_581_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hash_sha512_tweet_Pipeline_VITIS_LOOP_581_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_hash_sha512_tweet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_hash_sha512_tweet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_Pipeline_VITIS_LOOP_704_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce_Pipeline_VITIS_LOOP_704_1' pipeline 'VITIS_LOOP_704_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_Pipeline_VITIS_LOOP_704_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_Pipeline_VITIS_LOOP_705_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_Pipeline_VITIS_LOOP_705_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_Pipeline_VITIS_LOOP_678_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_60s_6ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_60s_8ns_60_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_60s_9ns_60_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_Pipeline_VITIS_LOOP_678_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_Pipeline_VITIS_LOOP_689_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce_Pipeline_VITIS_LOOP_689_3' pipeline 'VITIS_LOOP_689_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_60s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_Pipeline_VITIS_LOOP_689_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_Pipeline_VITIS_LOOP_694_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce_Pipeline_VITIS_LOOP_694_4' pipeline 'VITIS_LOOP_694_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_56s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_Pipeline_VITIS_LOOP_694_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_Pipeline_VITIS_LOOP_695_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce_Pipeline_VITIS_LOOP_695_5' pipeline 'VITIS_LOOP_695_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_Pipeline_VITIS_LOOP_695_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_268_1' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_268_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_268_120' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_268_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_268_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_268_121' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_268_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_Pipeline_VITIS_LOOP_356_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_Pipeline_VITIS_LOOP_357_4' pipeline 'VITIS_LOOP_357_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64s_7ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_Pipeline_VITIS_LOOP_357_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_Pipeline_VITIS_LOOP_358_5' pipeline 'VITIS_LOOP_358_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_Pipeline_VITIS_LOOP_358_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_Pipeline_VITIS_LOOP_275_1' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_Pipeline_VITIS_LOOP_275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_Pipeline_VITIS_LOOP_275_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_Pipeline_VITIS_LOOP_275_128' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_Pipeline_VITIS_LOOP_275_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scalarmult_Pipeline_VITIS_LOOP_268_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'scalarmult_Pipeline_VITIS_LOOP_268_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scalarmult_Pipeline_VITIS_LOOP_268_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'scalarmult_Pipeline_VITIS_LOOP_268_115' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'scalarmult_Pipeline_VITIS_LOOP_268_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scalarmult_Pipeline_VITIS_LOOP_268_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'scalarmult_Pipeline_VITIS_LOOP_268_116' pipeline 'VITIS_LOOP_268_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'scalarmult_Pipeline_VITIS_LOOP_268_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scalarmult_Pipeline_VITIS_LOOP_268_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'scalarmult_Pipeline_VITIS_LOOP_268_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_219_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_219_Pipeline_VITIS_LOOP_356_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_219_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_219_Pipeline_VITIS_LOOP_357_4' pipeline 'VITIS_LOOP_357_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64s_7ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_219_Pipeline_VITIS_LOOP_357_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_219_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_219_Pipeline_VITIS_LOOP_358_5' pipeline 'VITIS_LOOP_358_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_219_Pipeline_VITIS_LOOP_358_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_219_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_219_Pipeline_VITIS_LOOP_275_1' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_219_Pipeline_VITIS_LOOP_275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_219_Pipeline_VITIS_LOOP_275_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_219_Pipeline_VITIS_LOOP_275_124' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_219_Pipeline_VITIS_LOOP_275_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_1_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_1_Pipeline_VITIS_LOOP_356_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_1_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_1_Pipeline_VITIS_LOOP_357_4' pipeline 'VITIS_LOOP_357_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64s_7ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_1_Pipeline_VITIS_LOOP_357_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_1_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_1_Pipeline_VITIS_LOOP_358_5' pipeline 'VITIS_LOOP_358_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_1_Pipeline_VITIS_LOOP_358_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_1_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_1_Pipeline_VITIS_LOOP_275_1' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_1_Pipeline_VITIS_LOOP_275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_1_Pipeline_VITIS_LOOP_275_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_1_Pipeline_VITIS_LOOP_275_127' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_1_Pipeline_VITIS_LOOP_275_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_1_1_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_1_1_Pipeline_VITIS_LOOP_356_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.73 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_1_1_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_1_1_Pipeline_VITIS_LOOP_357_4' pipeline 'VITIS_LOOP_357_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64s_7ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_1_1_Pipeline_VITIS_LOOP_357_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_1_1_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_1_1_Pipeline_VITIS_LOOP_358_5' pipeline 'VITIS_LOOP_358_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_1_1_Pipeline_VITIS_LOOP_358_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_1_1_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_1_1_Pipeline_VITIS_LOOP_275_1' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_1_1_Pipeline_VITIS_LOOP_275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_1_1_Pipeline_VITIS_LOOP_275_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_1_1_Pipeline_VITIS_LOOP_275_126' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_1_1_Pipeline_VITIS_LOOP_275_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scalarmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'scalarmult'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.67 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_372_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_372_1' pipeline 'VITIS_LOOP_372_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_372_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.9 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_2_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_2_Pipeline_VITIS_LOOP_356_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_2_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_2_Pipeline_VITIS_LOOP_357_4' pipeline 'VITIS_LOOP_357_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64s_7ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_2_Pipeline_VITIS_LOOP_357_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_2_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_2_Pipeline_VITIS_LOOP_358_5' pipeline 'VITIS_LOOP_358_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_2_Pipeline_VITIS_LOOP_358_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_2_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_2_Pipeline_VITIS_LOOP_275_1' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_2_Pipeline_VITIS_LOOP_275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_2_Pipeline_VITIS_LOOP_275_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_2_Pipeline_VITIS_LOOP_275_125' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_2_Pipeline_VITIS_LOOP_275_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_4_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_4_Pipeline_VITIS_LOOP_356_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_4_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_4_Pipeline_VITIS_LOOP_357_4' pipeline 'VITIS_LOOP_357_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64s_7ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_4_Pipeline_VITIS_LOOP_357_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_4_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_4_Pipeline_VITIS_LOOP_358_5' pipeline 'VITIS_LOOP_358_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_4_Pipeline_VITIS_LOOP_358_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_4_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_4_Pipeline_VITIS_LOOP_275_1' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_4_Pipeline_VITIS_LOOP_275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_4_Pipeline_VITIS_LOOP_275_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_4_Pipeline_VITIS_LOOP_275_122' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_4_Pipeline_VITIS_LOOP_275_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_377_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_377_3' pipeline 'VITIS_LOOP_377_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_377_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_3_Pipeline_VITIS_LOOP_355_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_3_Pipeline_VITIS_LOOP_355_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_3_Pipeline_VITIS_LOOP_356_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_3_Pipeline_VITIS_LOOP_356_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_3_Pipeline_VITIS_LOOP_357_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_3_Pipeline_VITIS_LOOP_357_4' pipeline 'VITIS_LOOP_357_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64s_7ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_3_Pipeline_VITIS_LOOP_357_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_3_Pipeline_VITIS_LOOP_358_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_3_Pipeline_VITIS_LOOP_358_5' pipeline 'VITIS_LOOP_358_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_3_Pipeline_VITIS_LOOP_358_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_3_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_3_Pipeline_VITIS_LOOP_275_1' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_3_Pipeline_VITIS_LOOP_275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_3_Pipeline_VITIS_LOOP_275_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'M_3_Pipeline_VITIS_LOOP_275_123' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_3_Pipeline_VITIS_LOOP_275_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'M_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'M_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack25519_Pipeline_VITIS_LOOP_297_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pack25519_Pipeline_VITIS_LOOP_297_1' pipeline 'VITIS_LOOP_297_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack25519_Pipeline_VITIS_LOOP_297_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack25519_Pipeline_VITIS_LOOP_275_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pack25519_Pipeline_VITIS_LOOP_275_1' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack25519_Pipeline_VITIS_LOOP_275_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack25519_Pipeline_VITIS_LOOP_275_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pack25519_Pipeline_VITIS_LOOP_275_118' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack25519_Pipeline_VITIS_LOOP_275_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack25519_Pipeline_VITIS_LOOP_275_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pack25519_Pipeline_VITIS_LOOP_275_119' pipeline 'VITIS_LOOP_275_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_49s_7ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack25519_Pipeline_VITIS_LOOP_275_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack25519_Pipeline_VITIS_LOOP_301_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack25519_Pipeline_VITIS_LOOP_301_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack25519_Pipeline_VITIS_LOOP_312_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pack25519_Pipeline_VITIS_LOOP_312_4' pipeline 'VITIS_LOOP_312_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack25519_Pipeline_VITIS_LOOP_312_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.06 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack25519' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack25519'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_729_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_729_3' pipeline 'VITIS_LOOP_729_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_729_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_733_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_733_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_734_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_734_5' pipeline 'VITIS_LOOP_734_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_734_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_735_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_735_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_678_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_60s_6ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_60s_8ns_60_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_60s_9ns_60_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_678_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.64 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_689_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_689_3' pipeline 'VITIS_LOOP_689_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_60s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_689_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.31 seconds; current allocated memory: 1.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_694_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_694_4' pipeline 'VITIS_LOOP_694_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_56s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_694_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_695_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_695_5' pipeline 'VITIS_LOOP_695_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_695_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_ed25519_tweet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_ed25519_tweet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_Pipeline_VITIS_LOOP_35_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_Pipeline_VITIS_LOOP_35_1' pipeline 'VITIS_LOOP_35_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_Pipeline_VITIS_LOOP_35_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 17.57 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_Pipeline_VITIS_LOOP_78_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_Pipeline_VITIS_LOOP_78_3' pipeline 'VITIS_LOOP_78_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_Pipeline_VITIS_LOOP_78_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_Pipeline_VITIS_LOOP_87_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_Pipeline_VITIS_LOOP_87_4' pipeline 'VITIS_LOOP_87_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_Pipeline_VITIS_LOOP_87_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.935 GB.
INFO: [RTMG 210-278] Implementing memory 'sha256_sha2561_sha256ctx_data_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'sha256_crypto_hash_sha512_tweet_1_Pipeline_VITIS_LOOP_565_1_iv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_hashblocks_sha512_tweet_1_z_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'sha256_crypto_hashblocks_sha512_tweet_Pipeline_VITIS_LOOP_527_4_K_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_hashblocks_sha512_tweet_z_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_hashblocks_sha512_tweet_a_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_hashblocks_sha512_tweet_w_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
WARNING: [RTMG 210-274] Memory 'sha256_crypto_hash_sha512_tweet_1_x_RAM_AUTO_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'sha256_crypto_hash_sha512_tweet_1_x_RAM_AUTO_1R1W' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_hash_sha512_tweet_1_h_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_hashblocks_sha512_tweet_2_z_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_hashblocks_sha512_tweet_2_a_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_hashblocks_sha512_tweet_2_w_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_hash_sha512_tweet_h_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_hash_sha512_tweet_x_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'sha256_reduce_Pipeline_VITIS_LOOP_689_3_L_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_reduce_x_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_M_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'sha256_scalarmult_Pipeline_VITIS_LOOP_268_115_gf1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_add_a_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_add_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_add_e_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
WARNING: [RTMG 210-274] Memory 'sha256_scalarmult_D2_RAM_AUTO_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'sha256_scalarmult_D2_RAM_AUTO_1R1W' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sha256_crypto_sign_ed25519_tweet_Pipeline_VITIS_LOOP_729_3_privkey_ROM_AUTO_1R' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'sha256_crypto_sign_ed25519_tweet_X_r_RAM_AUTO_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'sha256_crypto_sign_ed25519_tweet_X_r_RAM_AUTO_1R1W' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'sha256_crypto_sign_ed25519_tweet_Y_RAM_AUTO_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'sha256_crypto_sign_ed25519_tweet_Y_RAM_AUTO_1R1W' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_sign_ed25519_tweet_d_i_i_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_sign_ed25519_tweet_d_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_crypto_sign_ed25519_tweet_h_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_signed_message_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_signature_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 58.73 seconds. CPU system time: 0.37 seconds. Elapsed time: 59.13 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 16.69 seconds. CPU system time: 0.09 seconds. Elapsed time: 16.79 seconds; current allocated memory: 1.965 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.03 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 502.6 seconds. CPU system time: 9.12 seconds. Elapsed time: 512.15 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-112] Total CPU user time: 508.65 seconds. Total CPU system time: 10.12 seconds. Total elapsed time: 517.38 seconds; peak allocated memory: 1.971 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./shat/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name sha256 sha256 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.098 MB.
INFO: [HLS 200-10] Analyzing design file 'sha1/sha256_impl1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sha1/sha2561.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sha256.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.26 seconds. CPU system time: 2.35 seconds. Elapsed time: 27.65 seconds; current allocated memory: 227.688 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_3' (sha1/sha2561.cpp:110:20) in function 'sha2561' completely with a factor of 32 (sha1/sha2561.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (/share/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/ios_base.h:1027:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'sha2561(hls::stream<axisIntf, 0>&, axisIntf&, hls::stream<axisIntf, 0>&)' (sha1/sha2561.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'sha256_init(SHA256_CTX*)' into 'sha2561(hls::stream<axisIntf, 0>&, axisIntf&, hls::stream<axisIntf, 0>&)' (sha1/sha2561.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'sha256_update(SHA256_CTX*, unsigned char*, unsigned int)' into 'sha2561(hls::stream<axisIntf, 0>&, axisIntf&, hls::stream<axisIntf, 0>&)' (sha1/sha2561.cpp:66:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'sha256(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (sha256.cpp:42:0)
INFO: [HLS 214-248] Applying array_partition to 'seg_buf': Complete partitioning on dimension 1. (sha1/sha2561.cpp:77:16)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'input' with compact=bit mode in 584-bits (sha256.cpp:42:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'output' with compact=bit mode in 584-bits (sha256.cpp:42:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i528.sl_s_struct.ap_uint<512>ss_struct.ap_uint<6>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1' into 'sha2561(hls::stream<axisIntf, 0>&, axisIntf&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.s_struct.axisIntfs' into 'sha256(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i583.s_struct.axisIntfs.1' into 'sha256(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.17 seconds. CPU system time: 1.23 seconds. Elapsed time: 11.4 seconds; current allocated memory: 228.863 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 228.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 248.703 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:714: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 265.930 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_110_1' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_115_2' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_3' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_4' (sha1/sha256_impl1.cpp:103) in function 'sha256_final' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_1' (sha1/sha256_impl1.cpp:88) in function 'sha2561' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' (sha1/sha2561.cpp:77) in function 'sha2561' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sha256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (sha256.cpp:64) in function 'sha256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_2' (sha256.cpp:70) in function 'sha256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_89_3' (sha256.cpp:89) in function 'sha256' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sha256_transform' (sha1/sha256_impl1.cpp:32:21).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (sha1/sha256_impl1.cpp:32) in function 'sha256_transform' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_2' (sha1/sha256_impl1.cpp:32) in function 'sha256_transform' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_3' (sha1/sha256_impl1.cpp:32) in function 'sha256_transform' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'm' (sha1/sha256_impl1.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256ctx.bitlen' (sha1/sha2561.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'sha256ctx.state' (sha1/sha2561.cpp:87) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256_transform' (sha1/sha256_impl1.cpp:35:26)...601 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sha2561' (sha1/sha256_impl1.cpp:77:21)...30 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.21 seconds; current allocated memory: 317.605 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9) in function 'sha2561' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:111:19)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:116:19)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:127:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:128:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:129:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:130:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:131:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:132:18)
INFO: [HLS 200-472] Inferring partial write operation for 'ctx_data' (sha1/sha256_impl1.cpp:133:18)
INFO: [HLS 200-472] Inferring partial write operation for 'sha256ctx.data' (sha1/sha256_impl1.cpp:91:31)
INFO: [HLS 200-472] Inferring partial write operation for 'signature' 
INFO: [HLS 200-472] Inferring partial write operation for 'signature' (sha256.cpp:65:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7.14 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.22 seconds; current allocated memory: 449.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha2561_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.08 seconds; current allocated memory: 456.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 456.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sha256_transform'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_1', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_3', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_17', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_19', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_43', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_55', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'sha256_transform' (function 'sha256_transform'): Unable to schedule 'load' operation ('data_load_61', sha1/sha256_impl1.cpp:35) on array 'data' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 51, function 'sha256_transform'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.83 seconds. CPU system time: 0.13 seconds. Elapsed time: 33.97 seconds; current allocated memory: 576.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.37 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha2561_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_1'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1) between 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform' and 'store' operation ('sha256ctx_data_addr_write_ln91', sha1/sha256_impl1.cpp:91) of variable 'tmp_2', sha1/sha256_impl1.cpp:91 on array 'sha256ctx_data'.
WARNING: [HLS 200-875] II = 33 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 34 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 35 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 36 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 37 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 38 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 39 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 40 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 41 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 42 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 43 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 44 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 45 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 46 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 47 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 48 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 49 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-875] II = 50 is infeasible due to multiple pipeline iteration latency = 51 and incompatible II = 32 of 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform'.
WARNING: [HLS 200-880] The II Violation in module 'sha2561_Pipeline_VITIS_LOOP_90_1' (loop 'VITIS_LOOP_90_1'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'call' operation ('call_ret2', sha1/sha256_impl1.cpp:94) to 'sha256_transform' and 'store' operation ('sha256ctx_data_addr_write_ln91', sha1/sha256_impl1.cpp:91) of variable 'tmp_2', sha1/sha256_impl1.cpp:91 on array 'sha256ctx_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 52, Depth = 52, loop 'VITIS_LOOP_90_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.96 seconds; current allocated memory: 576.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.85 seconds. CPU system time: 0 seconds. Elapsed time: 3.85 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_115_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_115_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.6 seconds; current allocated memory: 576.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_118_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_118_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 576.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_110_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 576.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final_Pipeline_VITIS_LOOP_138_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_138_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 576.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 576.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.27 seconds. CPU system time: 0 seconds. Elapsed time: 5.27 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha2561' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.64 seconds. CPU system time: 0 seconds. Elapsed time: 10.65 seconds; current allocated memory: 576.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.67 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.46 seconds. CPU system time: 0 seconds. Elapsed time: 19.46 seconds; current allocated memory: 576.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_64_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 576.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256_Pipeline_VITIS_LOOP_89_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_89_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 576.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 576.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.69 seconds. CPU system time: 0 seconds. Elapsed time: 6.68 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha2561_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha2561_Pipeline_VITIS_LOOP_94_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 19.81 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_transform' pipeline 'sha256_transform' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256_transform'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.13 seconds; current allocated memory: 576.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha2561_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_647_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha2561_Pipeline_VITIS_LOOP_90_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 30.82 seconds. CPU system time: 0.24 seconds. Elapsed time: 31.08 seconds; current allocated memory: 595.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256_final_Pipeline_VITIS_LOOP_115_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha256_final_Pipeline_VITIS_LOOP_115_2' pipeline 'VITIS_LOOP_115_2' pipeline type 'loop pipeline'
