Simulator report for Ozy_Janus
Sun Jan 18 15:49:01 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ALTSYNCRAM
  6. |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------+
; Simulator Summary ;
+------+------------+
; Type ; Value      ;
+------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                        ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                         ; Timing        ;
; Start time                                                                                 ; 0 ns                                           ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                                           ;               ;
; Vector input source                                                                        ; C:\HPDSDR\trunk\VK6APH\Ozy_Janus\Ozy_Janus.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off                                            ; On            ;
; Check outputs                                                                              ; Off                                            ; Off           ;
; Report simulation coverage                                                                 ; On                                             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                             ; On            ;
; Display missing 1-value coverage report                                                    ; On                                             ; On            ;
; Display missing 0-value coverage report                                                    ; On                                             ; On            ;
; Detect setup and hold time violations                                                      ; Off                                            ; Off           ;
; Detect glitches                                                                            ; Off                                            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                            ; Off           ;
; Generate Signal Activity File                                                              ; Off                                            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                            ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                           ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; |Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; |Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+------------------+
; Coverage Summary ;
+------+-----------+
; Type ; Value     ;
+------+-----------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------+
; Missing 1-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------+
; Missing 0-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Jan 18 15:49:00 2009
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Ozy_Janus -c Ozy_Janus
Info: Can't find specified vector source file "C:/HPDSDR/trunk/VK6APH/Ozy_Janus/Ozy_Janus.vwf"
Info: Using vector source file "C:/HPSDR/trunk/OzyV2-JanusV2/Ozy_Janus.vwf"
Warning: Can't display state machine states -- register holding state machine bit "|Ozy_Janus|state_PWM.00001" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|Ozy_Janus|state_PWM.00000" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|Ozy_Janus|I2SAudioOut:I2SIQO|TLV_state.011" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|Ozy_Janus|I2SAudioOut:I2SIQO|TLV_state.010" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|Ozy_Janus|I2SAudioOut:I2SIQO|TLV_state.001" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|Ozy_Janus|I2SAudioOut:I2SIQO|TLV_state.000" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|Ozy_Janus|I2SAudioOut:I2SIQO|TLV_state.100" was synthesized away
Warning: Ignored node in vector source file. Can't find corresponding node name "data_flag" in design.
Warning: Ignored node in vector source file. Can't find corresponding node name "rdempty" in design.
Warning: Wrong node type for node "BCLK" in vector source file. Design node is of type Output, but signal in vector source file is of type Input.
Error: Can't simulate mismatched node types
Warning: Wrong node type for node "LRCLK" in vector source file. Design node is of type Output, but signal in vector source file is of type Input.
Error: Can't simulate mismatched node types
Warning: Wrong node type for node "FX2_FD[0]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[1]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[2]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[3]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[4]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[5]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[6]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[7]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[8]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[9]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[10]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[11]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[12]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[13]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[14]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Warning: Wrong node type for node "FX2_FD[15]" in vector source file. Design node is of type Input, but signal in vector source file is of type Output.
Error: Quartus II Simulator was unsuccessful. 2 errors, 27 warnings
    Error: Peak virtual memory: 128 megabytes
    Error: Processing ended: Sun Jan 18 15:49:01 2009
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


