% 5G
@article{ali202012,
  title={A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration},
  author={Ali, Ahmed MA and Dinc, Huseyin and Bhoraskar, Paritosh and Bardsley, Scott and Dillon, Chris and McShea, Matthew and Periathambi, Joel Prabhakar and Puckett, Scott},
  journal={IEEE Journal of Solid-State Circuits},
  volume={55},
  number={12},
  pages={3210--3224},
  year={2020},
  publisher={IEEE}
}
@article{ali201414,
  title={A 14 bit 1 GS/s RF sampling pipelined ADC with background calibration},
  author={Ali, Ahmed MA and Dinc, Huseyin and Bhoraskar, Paritosh and Dillon, Chris and Puckett, Scott and Gray, Bryce and Speir, Carroll and Lanford, Jonathan and Brunsilius, Janet and Derounian, Peter R and others},
  journal={IEEE Journal of Solid-State Circuits},
  volume={49},
  number={12},
  pages={2857--2867},
  year={2014},
  publisher={IEEE}
}
@article{lagos2018single,
  title={A single-channel, 600-MS/s, 12-b, ringamp-based pipelined ADC in 28-nm CMOS},
  author={Lagos, Jorge and Hershberg, Benjamin and Martens, Ewout and Wambacq, Piet and Craninckx, Jan},
  journal={IEEE Journal of Solid-State Circuits},
  volume={54},
  number={2},
  pages={403--416},
  year={2018},
  publisher={IEEE}
}
@inproceedings{hung2020calibration,
  title={A Calibration-Free 71.7 dB SNDR 100MS/s 0.7 mW Weighted-Averaging Correlated Level Shifting Pipelined SAR ADC with Speed-Enhancement Scheme},
  author={Hung, Tsung Chih and Wang, Jia Ching and Kuo, Tai Haur},
  booktitle={2020 IEEE International Solid-State Circuits Conference, ISSCC 2020},
  pages={256--258},
  year={2020},
  publisher={IEEE}
}

% BGR references
@article{banba1999cmos,
  title={A CMOS bandgap reference circuit with sub-1-V operation},
  author={Banba, Hironori and Shiga, Hitoshi and Umezawa, Akira and Miyaba, Takeshi and Tanzawa, Toru and Atsumi, Shigeru and Sakui, Koji},
  journal={IEEE Journal of Solid-State Circuits},
  volume={34},
  number={5},
  pages={670--674},
  year={1999},
  publisher={IEEE}
}
@article{ueno2009300,
  title={A 300 nW, 15 ppm/C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs},
  author={Ueno, Ken and Hirose, Tetsuya and Asai, Tetsuya and Amemiya, Yoshihito},
  journal={IEEE Journal of solid-state circuits},
  volume={44},
  number={7},
  pages={2047--2054},
  year={2009},
  publisher={IEEE}
}


% beta references
@inproceedings{azcona2014precision,
  title={Precision CMOS current reference with process and temperature compensation},
  author={Azcona, Cristina and Calvo, Bel{\'e}n and Celma, Santiago and Medrano, Nicol{\'a}s and Sanz, Maria Teresa},
  booktitle={2014 IEEE International Symposium on Circuits and Systems (ISCAS)},
  pages={910--913},
  year={2014},
  organization={IEEE}
}
@article{osipov2016temperature,
  title={Temperature-Compensated $\beta $ Multiplier Current Reference Circuit},
  author={Osipov, Dmitry and Paul, Steffen},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
  volume={64},
  number={10},
  pages={1162--1166},
  year={2016},
  publisher={IEEE}
}

% transistor reference
@inproceedings{hirose2010nano,
  title={A nano-ampere current reference circuit and its temperature dependence control by using temperature characteristics of carrier mobilities},
  author={Hirose, Tetsuya and Osaki, Yuji and Kuroki, Nobutaka and Numa, Masahiro},
  booktitle={2010 Proceedings of ESSCIRC},
  pages={114--117},
  year={2010},
  organization={IEEE}
}
@article{osaki20131,
  title={1.2-V supply, 100-nW, 1.09-V bandgap and 0.7-V supply, 52.5-nW, 0.55-V subbandgap reference circuits for nanowatt CMOS LSIs},
  author={Osaki, Yuji and Hirose, Tetsuya and Kuroki, Nobutaka and Numa, Masahiro},
  journal={IEEE Journal of Solid-State Circuits},
  volume={48},
  number={6},
  pages={1530--1538},
  year={2013},
  publisher={IEEE}
}
@inproceedings{choi201423pw,
  title={A 23pW, 780ppm/Â° C resistor-less current reference using subthreshold MOSFETs},
  author={Choi, Myungjoon and Lee, Inhee and Jang, Tae-Kwang and Blaauw, David and Sylvester, Dennis},
  booktitle={ESSCIRC 2014-40th European Solid State Circuits Conference (ESSCIRC)},
  pages={119--122},
  year={2014},
  organization={IEEE}
}

% DLL
@article{sidiropoulos1997semidigital,
  title={A semidigital dual delay-locked loop},
  author={Sidiropoulos, Stefanos and Horowitz, Mark A},
  journal={IEEE Journal of Solid-State Circuits},
  volume={32},
  number={11},
  pages={1683--1692},
  year={1997},
  publisher={IEEE}
}
@article{lee19942,
  title={A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM},
  author={Lee, Thomas H and Donnelly, Kevin S and Ho, John TC and Zerbe, Jared and Johnson, Mark G and Ishikawa, Toru},
  journal={IEEE Journal of Solid-State Circuits},
  volume={29},
  number={12},
  pages={1491--1496},
  year={1994},
  publisher={IEEE}
}
@article{razavi2018delay,
  title={The delay-locked loop [A circuit for all seasons]},
  author={Razavi, Behzad},
  journal={IEEE Solid-State Circuits Magazine},
  volume={10},
  number={3},
  pages={9--15},
  year={2018},
  publisher={IEEE}
}

% AD-DLL
@article{kim20172,
  title={A 2.4-GHz 1.5-mW digital multiplying delay-locked loop using pulsewidth comparator and double injection technique},
  author={Kim, Hyunik and Kim, Yongjo and Kim, Taeik and Ko, Hyung-Jong and Cho, Seonghwan},
  journal={IEEE Journal of Solid-State Circuits},
  volume={52},
  number={11},
  pages={2934--2946},
  year={2017},
  publisher={IEEE}
}

% patents
@misc{chuanyang,
 title={Adaptive bias current generation for switched-capacitor circuits},
 author={Wang, Chuanyang},
 year={US Patent No. 7750837}
 }
@misc{ron,
 title={Adaptive bias current generator methods and apparatus},
 author={Kapsta, Ron},
 year={US Patent No. 8044654}
 }
 @article{kapusta201314b,
  title={{A 14b 80 Ms/s SAR ADC with 73.6 db SNDR in 65 nm CMOS}},
  author={Kapusta, Ron and Shen, Junhua and Decker, Steven and Li, Hongxing and Ibaragi, Eitake and Zhu, Haiyang},
  journal={IEEE Journal of Solid-State Circuits},
  volume={48},
  number={12},
  pages={3059--3066},
  year={2013},
  publisher={IEEE}
}
 @misc{zhu,
 title={Adaptive voltage scaling using a delay line},
 author={Zhu Jun},
 year={US Patent No. 8378738}
 }
 @misc{tompson,
 title={Use of a DLL to optimize an ADC performance},
 author={Thompson, Fredric},
 year={US Patent No. 8786483}
 }

% ADC
@inproceedings{yoshioka201728,
  title={28.7 A 0.7 V 12b 160MS/s 12.8 fJ/conv-step pipelined-SAR ADC in 28nm CMOS with digital amplifier technique},
  author={Yoshioka, Kentaro and Sugimoto, Tomohiko and Waki, Naoya and Kim, Sinnyoung and Kurose, Daisuke and Ishii, Hirotomo and Furuta, Masanori and Sai, Akihide and Itakura, Tetsuro},
  booktitle={2017 IEEE International Solid-State Circuits Conference (ISSCC)},
  pages={478--479},
  year={2017},
  organization={IEEE}
}

@article{yoshioka2019digital,
  title={Digital Amplifier: A Power-Efficient and Process-Scaling Amplifier for Switched Capacitor Circuits},
  author={Yoshioka, Kentaro and Sugimoto, Tomohiko and Waki, Naoya and Kim, Sinnyoung and Kurose, Daisuke and Ishii, Hirotomo and Furuta, Masanori and Sai, Akihide and Ishikuro, Hiroki and Itakura, Tetsuro},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={27},
  number={11},
  pages={2575--2586},
  year={2019},
  publisher={IEEE}
}

@article{mroszczyk2014tunable,
  title={Tunable CMOS delay gate with improved matching properties},
  author={Mroszczyk, Przemys{\l}aw and Dudek, Piotr},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={61},
  number={9},
  pages={2586--2595},
  year={2014},
  publisher={IEEE}
}

