# ğŸ” [Digital Lock System (Verilog)](https://ahiraj-k.github.io/digital-lock-verilog/Project-Report.pdf)

A 4â€‘bit Digital Lock System implemented using Verilog and simulated in a Vivado environment.

## ğŸ“š Overview

The system compares a 4â€‘bit input key with a preset 4â€‘bit password.  
- If the inputs match, it triggers an `unlock` signal.  
- If they do not match, an `alarm` is triggered.  
Includes a reset signal to clear outputs and a testbench for functional verification.

---

## ğŸ§  System Description

### ğŸ“¥ Input Signals
- `clk`                 â€” Clock input  
- `reset`               â€” Activeâ€‘high reset signal  
- `key_input[3:0]`      â€” 4â€‘bit userâ€‘entered password  
- `preset_password[3:0]`â€” 4â€‘bit preset password  

### ğŸ“¤ Output Signals
- `unlock` â€” High when password is correct  
- `alarm`  â€” High when password is incorrect  

---

## ğŸ”„ Reset Mechanism

When `reset` is asserted, all outputs (`unlock` and `alarm`) are reset to `0`.

---

## ğŸ§ª Testbench

A Verilog testbench simulates various input scenarios to validate correct vs. incorrect password handling and reset behavior.

---

## ğŸ›  Tools Used

- **HDL:** Verilog  
- **Simulator:** Vivado  

---

## ğŸ“„ Project Report

[Download the full project report (PDF)](https://ahiraj-k.github.io/digital-lock-verilog/Project-Report.pdf)

---

## ğŸ”– Tags

`verilog` `digital-lock` `vivado` `fpga` `testbench` `hdl`

---

## ğŸš€ Contributors

- [Ahiraj K](https://www.linkedin.com/in/ahiraj-k)

