library verilog;
use verilog.vl_types.all;
entity Mul_MultiCore is
    generic(
        m               : integer := 8
    );
    port(
        a_in            : in     vl_logic_vector;
        b_in            : in     vl_logic_vector;
        c_out           : out    vl_logic_vector
    );
end Mul_MultiCore;
