

================================================================
== Synthesis Summary Report of 'SABR'
================================================================
+ General Information: 
    * Date:           Thu Jan  9 21:43:59 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        SABR
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: spartan7
    * Target device:  xc7s15-cpga196-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+------------+--------------+---------------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |           |            |              |               |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |     DSP    |      FF      |      LUT      | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+------------+--------------+---------------+-----+
    |+ SABR                            |  Timing|  -2.01|   494961|  4.480e+06|         -|   494962|     -|        no|  60 (300%)|  164 (820%)|  52065 (325%)|  82434 (1030%)|    -|
    | + SABR_Pipeline_VITIS_LOOP_12_1  |       -|   0.00|      271|  2.168e+03|         -|      271|     -|        no|          -|           -|      657 (4%)|      833 (10%)|    -|
    |  o VITIS_LOOP_12_1               |      II|   7.04|      269|  2.152e+03|        72|        2|   100|       yes|          -|           -|             -|              -|    -|
    | + SABR_Pipeline_VITIS_LOOP_17_2  |  Timing|  -2.01|   494601|  4.477e+06|         -|   494601|     -|        no|  30 (150%)|  139 (695%)|  47034 (293%)|   77078 (963%)|    -|
    |  o VITIS_LOOP_17_2               |       -|   7.04|   494600|  4.477e+06|      4946|        -|   100|        no|          -|           -|             -|              -|    -|
    |   + pow_generic_double_s         |       -|   0.03|       78|    624.000|         -|        1|     -|       yes|  30 (150%)|   85 (425%)|   14067 (87%)|   13220 (165%)|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+------------+--------------+---------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 64 -> 256  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+---------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | S_1                 | 0x10   | 32    | W      | Data signal of S                 |                                                                                    |
| s_axi_control | S_2                 | 0x14   | 32    | W      | Data signal of S                 |                                                                                    |
| s_axi_control | V_1                 | 0x1c   | 32    | W      | Data signal of V                 |                                                                                    |
| s_axi_control | V_2                 | 0x20   | 32    | W      | Data signal of V                 |                                                                                    |
| s_axi_control | S0_1                | 0x28   | 32    | W      | Data signal of S0                |                                                                                    |
| s_axi_control | S0_2                | 0x2c   | 32    | W      | Data signal of S0                |                                                                                    |
| s_axi_control | r_1                 | 0x34   | 32    | W      | Data signal of r                 |                                                                                    |
| s_axi_control | r_2                 | 0x38   | 32    | W      | Data signal of r                 |                                                                                    |
| s_axi_control | sigma_init_1        | 0x40   | 32    | W      | Data signal of sigma_init        |                                                                                    |
| s_axi_control | sigma_init_2        | 0x44   | 32    | W      | Data signal of sigma_init        |                                                                                    |
| s_axi_control | alpha_1             | 0x4c   | 32    | W      | Data signal of alpha             |                                                                                    |
| s_axi_control | alpha_2             | 0x50   | 32    | W      | Data signal of alpha             |                                                                                    |
| s_axi_control | beta_1              | 0x58   | 32    | W      | Data signal of beta              |                                                                                    |
| s_axi_control | beta_2              | 0x5c   | 32    | W      | Data signal of beta              |                                                                                    |
| s_axi_control | rho_1               | 0x64   | 32    | W      | Data signal of rho               |                                                                                    |
| s_axi_control | rho_2               | 0x68   | 32    | W      | Data signal of rho               |                                                                                    |
| s_axi_control | T_1                 | 0x70   | 32    | W      | Data signal of T                 |                                                                                    |
| s_axi_control | T_2                 | 0x74   | 32    | W      | Data signal of T                 |                                                                                    |
| s_axi_control | random_increments_1 | 0x7c   | 32    | W      | Data signal of random_increments |                                                                                    |
| s_axi_control | random_increments_2 | 0x80   | 32    | W      | Data signal of random_increments |                                                                                    |
+---------------+---------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+----------+
| Argument          | Direction | Datatype |
+-------------------+-----------+----------+
| S                 | inout     | double*  |
| V                 | inout     | double*  |
| S0                | in        | double   |
| r                 | in        | double   |
| sigma_init        | in        | double   |
| alpha             | in        | double   |
| beta              | in        | double   |
| rho               | in        | double   |
| T                 | in        | double   |
| random_increments | inout     | double*  |
+-------------------+-----------+----------+

* SW-to-HW Mapping
+-------------------+---------------+-----------+----------+-----------------------------------------------+
| Argument          | HW Interface  | HW Type   | HW Usage | HW Info                                       |
+-------------------+---------------+-----------+----------+-----------------------------------------------+
| S                 | m_axi_gmem    | interface |          | channel=0                                     |
| S                 | s_axi_control | register  | offset   | name=S_1 offset=0x10 range=32                 |
| S                 | s_axi_control | register  | offset   | name=S_2 offset=0x14 range=32                 |
| V                 | m_axi_gmem    | interface |          | channel=0                                     |
| V                 | s_axi_control | register  | offset   | name=V_1 offset=0x1c range=32                 |
| V                 | s_axi_control | register  | offset   | name=V_2 offset=0x20 range=32                 |
| S0                | s_axi_control | register  |          | name=S0_1 offset=0x28 range=32                |
| S0                | s_axi_control | register  |          | name=S0_2 offset=0x2c range=32                |
| r                 | s_axi_control | register  |          | name=r_1 offset=0x34 range=32                 |
| r                 | s_axi_control | register  |          | name=r_2 offset=0x38 range=32                 |
| sigma_init        | s_axi_control | register  |          | name=sigma_init_1 offset=0x40 range=32        |
| sigma_init        | s_axi_control | register  |          | name=sigma_init_2 offset=0x44 range=32        |
| alpha             | s_axi_control | register  |          | name=alpha_1 offset=0x4c range=32             |
| alpha             | s_axi_control | register  |          | name=alpha_2 offset=0x50 range=32             |
| beta              | s_axi_control | register  |          | name=beta_1 offset=0x58 range=32              |
| beta              | s_axi_control | register  |          | name=beta_2 offset=0x5c range=32              |
| rho               | s_axi_control | register  |          | name=rho_1 offset=0x64 range=32               |
| rho               | s_axi_control | register  |          | name=rho_2 offset=0x68 range=32               |
| T                 | s_axi_control | register  |          | name=T_1 offset=0x70 range=32                 |
| T                 | s_axi_control | register  |          | name=T_2 offset=0x74 range=32                 |
| random_increments | m_axi_gmem    | interface |          | channel=0                                     |
| random_increments | s_axi_control | register  | offset   | name=random_increments_1 offset=0x7c range=32 |
| random_increments | s_axi_control | register  | offset   | name=random_increments_2 offset=0x80 range=32 |
+-------------------+---------------+-----------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+-------------------+-----------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
| HW Interface | Variable          | Access Location                                     | Direction | Burst Status | Length | Loop            | Loop Location                                       | Resolution | Problem                                                                                 |
+--------------+-------------------+-----------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------+
| m_axi_gmem   |                   | C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22 | write     | Fail         |        |                 |                                                     | 214-224    | Could not burst due to multiple potential writes to the same bundle in the same region. |
| m_axi_gmem   | S                 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:13:14 | write     | Widened      | 25     | VITIS_LOOP_12_1 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22 |            |                                                                                         |
| m_axi_gmem   | S                 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:13:14 | write     | Inferred     | 100    | VITIS_LOOP_12_1 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22 |            |                                                                                         |
| m_axi_gmem   | V                 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:14:14 | write     | Widened      | 25     | VITIS_LOOP_12_1 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22 |            |                                                                                         |
| m_axi_gmem   | V                 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:14:14 | write     | Inferred     | 100    | VITIS_LOOP_12_1 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:12:22 |            |                                                                                         |
| m_axi_gmem   | random_increments | C:/Users/steve/thesis-monte-carlo/SABR/test.c:17:22 | read      | Widen Fail   |        | VITIS_LOOP_19_3 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26 | 214-235    | Start index of the access is unaligned                                                  |
| m_axi_gmem   | random_increments | C:/Users/steve/thesis-monte-carlo/SABR/test.c:21:25 | read      | Widened      | 4900   | VITIS_LOOP_19_3 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26 |            |                                                                                         |
| m_axi_gmem   | random_increments | C:/Users/steve/thesis-monte-carlo/SABR/test.c:21:25 | read      | Inferred     | 9800   | VITIS_LOOP_17_2 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:17:22 |            |                                                                                         |
| m_axi_gmem   | random_increments | C:/Users/steve/thesis-monte-carlo/SABR/test.c:22:52 | read      | Widened      | 4900   | VITIS_LOOP_19_3 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:19:26 |            |                                                                                         |
| m_axi_gmem   | random_increments | C:/Users/steve/thesis-monte-carlo/SABR/test.c:22:52 | read      | Inferred     | 9800   | VITIS_LOOP_17_2 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:17:22 |            |                                                                                         |
| m_axi_gmem   | V                 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:38 | write     | Fail         |        |                 |                                                     | 214-231    | Access is clobbered by load                                                             |
| m_axi_gmem   | S                 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:20 | write     | Fail         |        |                 |                                                     | 214-231    | Access is clobbered by load                                                             |
| m_axi_gmem   | V                 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:38 | read      | Fail         |        |                 |                                                     | 214-231    | Access is clobbered by store                                                            |
| m_axi_gmem   | S                 | C:/Users/steve/thesis-monte-carlo/SABR/test.c:24:20 | read      | Fail         |        |                 |                                                     | 214-231    | Access is clobbered by store                                                            |
+--------------+-------------------+-----------------------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+-------------------+-----------+------------------------+---------+
| Name                                     | DSP | Pragma | Variable          | Op        | Impl                   | Latency |
+------------------------------------------+-----+--------+-------------------+-----------+------------------------+---------+
| + SABR                                   | 164 |        |                   |           |                        |         |
|   ddiv_64ns_64ns_64_31_no_dsp_1_U84      |     |        | deltat            | ddiv      | fabric                 | 30      |
|   dsqrt_64ns_64ns_64_57_no_dsp_1_U85     |     |        | tmp               | dsqrt     | fabric                 | 56      |
|   dmul_64ns_64ns_64_6_max_dsp_1_U82      | 11  |        | mul               | dmul      | maxdsp                 | 5       |
|   dadddsub_64ns_64ns_64_6_full_dsp_1_U81 | 3   |        | sub               | dsub      | fulldsp                | 5       |
|   dsqrt_64ns_64ns_64_57_no_dsp_1_U86     |     |        | tmp_s             | dsqrt     | fabric                 | 56      |
|   dmul_64ns_64ns_64_6_max_dsp_1_U82      | 11  |        | mul1              | dmul      | maxdsp                 | 5       |
|   dadddsub_64ns_64ns_64_6_full_dsp_1_U81 | 3   |        | add               | dsub      | fulldsp                | 5       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U82      | 11  |        | mul2              | dmul      | maxdsp                 | 5       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U83      | 11  |        | mul3              | dmul      | maxdsp                 | 5       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U82      | 11  |        | mul4              | dmul      | maxdsp                 | 5       |
|  + SABR_Pipeline_VITIS_LOOP_12_1         | 0   |        |                   |           |                        |         |
|    icmp_ln12_fu_178_p2                   |     |        | icmp_ln12         | seteq     | auto                   | 0       |
|    add_ln12_fu_184_p2                    |     |        | add_ln12          | add       | fabric                 | 0       |
|    icmp_ln13_fu_208_p2                   |     |        | icmp_ln13         | seteq     | auto                   | 0       |
|    select_ln13_fu_252_p3                 |     |        | select_ln13       | select    | auto_sel               | 0       |
|    add_ln13_fu_214_p2                    |     |        | add_ln13          | add       | fabric                 | 0       |
|    add_ln14_fu_220_p2                    |     |        | add_ln14          | add       | fabric                 | 0       |
|    select_ln14_fu_315_p3                 |     |        | select_ln14       | select    | auto_sel               | 0       |
|  + SABR_Pipeline_VITIS_LOOP_17_2         | 139 |        |                   |           |                        |         |
|    icmp_ln17_fu_1114_p2                  |     |        | icmp_ln17         | seteq     | auto                   | 0       |
|    add_ln17_fu_1120_p2                   |     |        | add_ln17          | add       | fabric                 | 0       |
|    empty_fu_1138_p2                      |     |        | empty             | add       | fabric                 | 0       |
|    empty_317_fu_1143_p2                  |     |        | empty_317         | add       | fabric                 | 0       |
|    lshr_ln24_fu_1202_p2                  |     |        | lshr_ln24         | lshr      | auto_pipe              | 0       |
|    lshr_ln24_1_fu_1284_p2                |     |        | lshr_ln24_1       | lshr      | auto_pipe              | 0       |
|    add_ln21_97_fu_1229_p2                |     |        | add_ln21_97       | add       | fabric                 | 0       |
|    add_ln21_fu_1239_p2                   |     |        | add_ln21          | add       | fabric                 | 0       |
|    lshr_ln21_fu_1308_p2                  |     |        | lshr_ln21         | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul9              | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul5              | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul               | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_1        | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_13            | dexp      | fulldsp                | 17      |
|    add_ln21_1_fu_1335_p2                 |     |        | add_ln21_1        | add       | fabric                 | 0       |
|    add_ln21_2_fu_1344_p2                 |     |        | add_ln21_2        | add       | fabric                 | 0       |
|    lshr_ln21_1_fu_1384_p2                |     |        | lshr_ln21_1       | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_1           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_1           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_1           | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_2        | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_15            | dexp      | fulldsp                | 17      |
|    add_ln21_3_fu_1411_p2                 |     |        | add_ln21_3        | add       | fabric                 | 0       |
|    add_ln21_4_fu_1420_p2                 |     |        | add_ln21_4        | add       | fabric                 | 0       |
|    lshr_ln21_2_fu_1460_p2                |     |        | lshr_ln21_2       | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_2           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_2           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_2           | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_3        | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_17            | dexp      | fulldsp                | 17      |
|    add_ln21_5_fu_1487_p2                 |     |        | add_ln21_5        | add       | fabric                 | 0       |
|    add_ln21_6_fu_1496_p2                 |     |        | add_ln21_6        | add       | fabric                 | 0       |
|    lshr_ln21_3_fu_1536_p2                |     |        | lshr_ln21_3       | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_3           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_3           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_3           | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_4        | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_19            | dexp      | fulldsp                | 17      |
|    add_ln21_7_fu_1563_p2                 |     |        | add_ln21_7        | add       | fabric                 | 0       |
|    add_ln21_8_fu_1572_p2                 |     |        | add_ln21_8        | add       | fabric                 | 0       |
|    lshr_ln21_4_fu_1612_p2                |     |        | lshr_ln21_4       | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_4           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_4           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_4           | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_5        | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_21            | dexp      | fulldsp                | 17      |
|    add_ln21_9_fu_1639_p2                 |     |        | add_ln21_9        | add       | fabric                 | 0       |
|    add_ln21_10_fu_1648_p2                |     |        | add_ln21_10       | add       | fabric                 | 0       |
|    lshr_ln21_5_fu_1688_p2                |     |        | lshr_ln21_5       | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_5           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_5           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_5           | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_6        | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_23            | dexp      | fulldsp                | 17      |
|    add_ln21_11_fu_1715_p2                |     |        | add_ln21_11       | add       | fabric                 | 0       |
|    add_ln21_12_fu_1724_p2                |     |        | add_ln21_12       | add       | fabric                 | 0       |
|    lshr_ln21_6_fu_1764_p2                |     |        | lshr_ln21_6       | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_6           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_6           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_6           | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_7        | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_25            | dexp      | fulldsp                | 17      |
|    add_ln21_13_fu_1791_p2                |     |        | add_ln21_13       | add       | fabric                 | 0       |
|    add_ln21_14_fu_1800_p2                |     |        | add_ln21_14       | add       | fabric                 | 0       |
|    lshr_ln21_7_fu_1840_p2                |     |        | lshr_ln21_7       | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_7           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_7           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_7           | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_8        | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_27            | dexp      | fulldsp                | 17      |
|    add_ln21_15_fu_1867_p2                |     |        | add_ln21_15       | add       | fabric                 | 0       |
|    add_ln21_16_fu_1876_p2                |     |        | add_ln21_16       | add       | fabric                 | 0       |
|    lshr_ln21_8_fu_1916_p2                |     |        | lshr_ln21_8       | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_8           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_8           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_8           | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_9        | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_29            | dexp      | fulldsp                | 17      |
|    add_ln21_17_fu_1943_p2                |     |        | add_ln21_17       | add       | fabric                 | 0       |
|    add_ln21_18_fu_1952_p2                |     |        | add_ln21_18       | add       | fabric                 | 0       |
|    lshr_ln21_9_fu_1992_p2                |     |        | lshr_ln21_9       | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_9           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_9           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_9           | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_s        | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_31            | dexp      | fulldsp                | 17      |
|    add_ln21_19_fu_2019_p2                |     |        | add_ln21_19       | add       | fabric                 | 0       |
|    add_ln21_20_fu_2028_p2                |     |        | add_ln21_20       | add       | fabric                 | 0       |
|    lshr_ln21_10_fu_2068_p2               |     |        | lshr_ln21_10      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_s           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_s           | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_s           | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_10       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_33            | dexp      | fulldsp                | 17      |
|    add_ln21_21_fu_2095_p2                |     |        | add_ln21_21       | add       | fabric                 | 0       |
|    add_ln21_22_fu_2104_p2                |     |        | add_ln21_22       | add       | fabric                 | 0       |
|    lshr_ln21_11_fu_2144_p2               |     |        | lshr_ln21_11      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_10          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_10          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_10          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_11       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_35            | dexp      | fulldsp                | 17      |
|    add_ln21_23_fu_2171_p2                |     |        | add_ln21_23       | add       | fabric                 | 0       |
|    add_ln21_24_fu_2180_p2                |     |        | add_ln21_24       | add       | fabric                 | 0       |
|    lshr_ln21_12_fu_2220_p2               |     |        | lshr_ln21_12      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_11          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_11          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_11          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_12       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_37            | dexp      | fulldsp                | 17      |
|    add_ln21_25_fu_2247_p2                |     |        | add_ln21_25       | add       | fabric                 | 0       |
|    add_ln21_26_fu_2256_p2                |     |        | add_ln21_26       | add       | fabric                 | 0       |
|    lshr_ln21_13_fu_2296_p2               |     |        | lshr_ln21_13      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_12          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_12          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_12          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_13       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_39            | dexp      | fulldsp                | 17      |
|    add_ln21_27_fu_2323_p2                |     |        | add_ln21_27       | add       | fabric                 | 0       |
|    add_ln21_28_fu_2332_p2                |     |        | add_ln21_28       | add       | fabric                 | 0       |
|    lshr_ln21_14_fu_2372_p2               |     |        | lshr_ln21_14      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_13          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_13          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_13          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_14       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_41            | dexp      | fulldsp                | 17      |
|    add_ln21_29_fu_2399_p2                |     |        | add_ln21_29       | add       | fabric                 | 0       |
|    add_ln21_30_fu_2408_p2                |     |        | add_ln21_30       | add       | fabric                 | 0       |
|    lshr_ln21_15_fu_2448_p2               |     |        | lshr_ln21_15      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_14          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_14          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_14          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_15       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_43            | dexp      | fulldsp                | 17      |
|    add_ln21_31_fu_2475_p2                |     |        | add_ln21_31       | add       | fabric                 | 0       |
|    add_ln21_32_fu_2484_p2                |     |        | add_ln21_32       | add       | fabric                 | 0       |
|    lshr_ln21_16_fu_2524_p2               |     |        | lshr_ln21_16      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_15          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_15          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_15          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_16       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_45            | dexp      | fulldsp                | 17      |
|    add_ln21_33_fu_2551_p2                |     |        | add_ln21_33       | add       | fabric                 | 0       |
|    add_ln21_34_fu_2560_p2                |     |        | add_ln21_34       | add       | fabric                 | 0       |
|    lshr_ln21_17_fu_2600_p2               |     |        | lshr_ln21_17      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_16          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_16          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_16          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_17       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_47            | dexp      | fulldsp                | 17      |
|    add_ln21_35_fu_2627_p2                |     |        | add_ln21_35       | add       | fabric                 | 0       |
|    add_ln21_36_fu_2636_p2                |     |        | add_ln21_36       | add       | fabric                 | 0       |
|    lshr_ln21_18_fu_2676_p2               |     |        | lshr_ln21_18      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_17          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_17          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_17          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_18       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_49            | dexp      | fulldsp                | 17      |
|    add_ln21_37_fu_2703_p2                |     |        | add_ln21_37       | add       | fabric                 | 0       |
|    add_ln21_38_fu_2712_p2                |     |        | add_ln21_38       | add       | fabric                 | 0       |
|    lshr_ln21_19_fu_2752_p2               |     |        | lshr_ln21_19      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_18          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_18          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_18          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_19       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_51            | dexp      | fulldsp                | 17      |
|    add_ln21_39_fu_2779_p2                |     |        | add_ln21_39       | add       | fabric                 | 0       |
|    add_ln21_40_fu_2788_p2                |     |        | add_ln21_40       | add       | fabric                 | 0       |
|    lshr_ln21_20_fu_2828_p2               |     |        | lshr_ln21_20      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_19          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_19          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_19          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_20       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_53            | dexp      | fulldsp                | 17      |
|    add_ln21_41_fu_2855_p2                |     |        | add_ln21_41       | add       | fabric                 | 0       |
|    add_ln21_42_fu_2864_p2                |     |        | add_ln21_42       | add       | fabric                 | 0       |
|    lshr_ln21_21_fu_2904_p2               |     |        | lshr_ln21_21      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_20          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_20          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_20          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_21       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_55            | dexp      | fulldsp                | 17      |
|    add_ln21_43_fu_2931_p2                |     |        | add_ln21_43       | add       | fabric                 | 0       |
|    add_ln21_44_fu_2940_p2                |     |        | add_ln21_44       | add       | fabric                 | 0       |
|    lshr_ln21_22_fu_2980_p2               |     |        | lshr_ln21_22      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_21          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_21          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_21          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_22       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_57            | dexp      | fulldsp                | 17      |
|    add_ln21_45_fu_3007_p2                |     |        | add_ln21_45       | add       | fabric                 | 0       |
|    add_ln21_46_fu_3016_p2                |     |        | add_ln21_46       | add       | fabric                 | 0       |
|    lshr_ln21_23_fu_3056_p2               |     |        | lshr_ln21_23      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_22          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_22          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_22          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_23       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_59            | dexp      | fulldsp                | 17      |
|    add_ln21_47_fu_3083_p2                |     |        | add_ln21_47       | add       | fabric                 | 0       |
|    add_ln21_48_fu_3092_p2                |     |        | add_ln21_48       | add       | fabric                 | 0       |
|    lshr_ln21_24_fu_3132_p2               |     |        | lshr_ln21_24      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_23          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_23          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_23          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_24       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_61            | dexp      | fulldsp                | 17      |
|    add_ln21_49_fu_3159_p2                |     |        | add_ln21_49       | add       | fabric                 | 0       |
|    add_ln21_50_fu_3168_p2                |     |        | add_ln21_50       | add       | fabric                 | 0       |
|    lshr_ln21_25_fu_3208_p2               |     |        | lshr_ln21_25      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_24          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_24          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_24          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_25       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_63            | dexp      | fulldsp                | 17      |
|    add_ln21_51_fu_3235_p2                |     |        | add_ln21_51       | add       | fabric                 | 0       |
|    add_ln21_52_fu_3244_p2                |     |        | add_ln21_52       | add       | fabric                 | 0       |
|    lshr_ln21_26_fu_3284_p2               |     |        | lshr_ln21_26      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_25          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_25          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_25          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_26       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_65            | dexp      | fulldsp                | 17      |
|    add_ln21_53_fu_3311_p2                |     |        | add_ln21_53       | add       | fabric                 | 0       |
|    add_ln21_54_fu_3320_p2                |     |        | add_ln21_54       | add       | fabric                 | 0       |
|    lshr_ln21_27_fu_3360_p2               |     |        | lshr_ln21_27      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_26          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_26          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_26          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_27       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_67            | dexp      | fulldsp                | 17      |
|    add_ln21_55_fu_3387_p2                |     |        | add_ln21_55       | add       | fabric                 | 0       |
|    add_ln21_56_fu_3396_p2                |     |        | add_ln21_56       | add       | fabric                 | 0       |
|    lshr_ln21_28_fu_3436_p2               |     |        | lshr_ln21_28      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_27          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_27          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_27          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_28       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_69            | dexp      | fulldsp                | 17      |
|    add_ln21_57_fu_3463_p2                |     |        | add_ln21_57       | add       | fabric                 | 0       |
|    add_ln21_58_fu_3472_p2                |     |        | add_ln21_58       | add       | fabric                 | 0       |
|    lshr_ln21_29_fu_3512_p2               |     |        | lshr_ln21_29      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_28          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_28          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_28          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_29       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_71            | dexp      | fulldsp                | 17      |
|    add_ln21_59_fu_3539_p2                |     |        | add_ln21_59       | add       | fabric                 | 0       |
|    add_ln21_60_fu_3548_p2                |     |        | add_ln21_60       | add       | fabric                 | 0       |
|    lshr_ln21_30_fu_3588_p2               |     |        | lshr_ln21_30      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_29          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_29          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_29          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_30       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_73            | dexp      | fulldsp                | 17      |
|    add_ln21_61_fu_3615_p2                |     |        | add_ln21_61       | add       | fabric                 | 0       |
|    add_ln21_62_fu_3624_p2                |     |        | add_ln21_62       | add       | fabric                 | 0       |
|    lshr_ln21_31_fu_3664_p2               |     |        | lshr_ln21_31      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_30          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_30          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_30          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_31       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_75            | dexp      | fulldsp                | 17      |
|    add_ln21_63_fu_3691_p2                |     |        | add_ln21_63       | add       | fabric                 | 0       |
|    add_ln21_64_fu_3700_p2                |     |        | add_ln21_64       | add       | fabric                 | 0       |
|    lshr_ln21_32_fu_3740_p2               |     |        | lshr_ln21_32      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_31          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_31          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_31          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_32       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_77            | dexp      | fulldsp                | 17      |
|    add_ln21_65_fu_3767_p2                |     |        | add_ln21_65       | add       | fabric                 | 0       |
|    add_ln21_66_fu_3776_p2                |     |        | add_ln21_66       | add       | fabric                 | 0       |
|    lshr_ln21_33_fu_3816_p2               |     |        | lshr_ln21_33      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_32          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_32          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_32          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_33       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_79            | dexp      | fulldsp                | 17      |
|    add_ln21_67_fu_3843_p2                |     |        | add_ln21_67       | add       | fabric                 | 0       |
|    add_ln21_68_fu_3852_p2                |     |        | add_ln21_68       | add       | fabric                 | 0       |
|    lshr_ln21_34_fu_3892_p2               |     |        | lshr_ln21_34      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_33          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_33          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_33          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_34       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_81            | dexp      | fulldsp                | 17      |
|    add_ln21_69_fu_3919_p2                |     |        | add_ln21_69       | add       | fabric                 | 0       |
|    add_ln21_70_fu_3928_p2                |     |        | add_ln21_70       | add       | fabric                 | 0       |
|    lshr_ln21_35_fu_3968_p2               |     |        | lshr_ln21_35      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_34          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_34          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_34          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_35       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_83            | dexp      | fulldsp                | 17      |
|    add_ln21_71_fu_3995_p2                |     |        | add_ln21_71       | add       | fabric                 | 0       |
|    add_ln21_72_fu_4004_p2                |     |        | add_ln21_72       | add       | fabric                 | 0       |
|    lshr_ln21_36_fu_4044_p2               |     |        | lshr_ln21_36      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_35          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_35          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_35          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_36       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_85            | dexp      | fulldsp                | 17      |
|    add_ln21_73_fu_4071_p2                |     |        | add_ln21_73       | add       | fabric                 | 0       |
|    add_ln21_74_fu_4080_p2                |     |        | add_ln21_74       | add       | fabric                 | 0       |
|    lshr_ln21_37_fu_4120_p2               |     |        | lshr_ln21_37      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_36          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_36          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_36          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_37       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_87            | dexp      | fulldsp                | 17      |
|    add_ln21_75_fu_4147_p2                |     |        | add_ln21_75       | add       | fabric                 | 0       |
|    add_ln21_76_fu_4156_p2                |     |        | add_ln21_76       | add       | fabric                 | 0       |
|    lshr_ln21_38_fu_4196_p2               |     |        | lshr_ln21_38      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_37          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_37          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_37          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_38       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_89            | dexp      | fulldsp                | 17      |
|    add_ln21_77_fu_4223_p2                |     |        | add_ln21_77       | add       | fabric                 | 0       |
|    add_ln21_78_fu_4232_p2                |     |        | add_ln21_78       | add       | fabric                 | 0       |
|    lshr_ln21_39_fu_4272_p2               |     |        | lshr_ln21_39      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_38          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_38          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_38          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_39       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_91            | dexp      | fulldsp                | 17      |
|    add_ln21_79_fu_4299_p2                |     |        | add_ln21_79       | add       | fabric                 | 0       |
|    add_ln21_80_fu_4308_p2                |     |        | add_ln21_80       | add       | fabric                 | 0       |
|    lshr_ln21_40_fu_4348_p2               |     |        | lshr_ln21_40      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_39          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_39          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_39          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_40       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_93            | dexp      | fulldsp                | 17      |
|    add_ln21_81_fu_4375_p2                |     |        | add_ln21_81       | add       | fabric                 | 0       |
|    add_ln21_82_fu_4384_p2                |     |        | add_ln21_82       | add       | fabric                 | 0       |
|    lshr_ln21_41_fu_4424_p2               |     |        | lshr_ln21_41      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_40          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_40          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_40          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_41       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_95            | dexp      | fulldsp                | 17      |
|    add_ln21_83_fu_4451_p2                |     |        | add_ln21_83       | add       | fabric                 | 0       |
|    add_ln21_84_fu_4460_p2                |     |        | add_ln21_84       | add       | fabric                 | 0       |
|    lshr_ln21_42_fu_4500_p2               |     |        | lshr_ln21_42      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_41          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_41          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_41          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_42       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_97            | dexp      | fulldsp                | 17      |
|    add_ln21_85_fu_4527_p2                |     |        | add_ln21_85       | add       | fabric                 | 0       |
|    add_ln21_86_fu_4536_p2                |     |        | add_ln21_86       | add       | fabric                 | 0       |
|    lshr_ln21_43_fu_4576_p2               |     |        | lshr_ln21_43      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_42          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_42          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_42          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_43       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_99            | dexp      | fulldsp                | 17      |
|    add_ln21_87_fu_4603_p2                |     |        | add_ln21_87       | add       | fabric                 | 0       |
|    add_ln21_88_fu_4612_p2                |     |        | add_ln21_88       | add       | fabric                 | 0       |
|    lshr_ln21_44_fu_4804_p2               |     |        | lshr_ln21_44      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul33_43          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul38_43          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul39_43          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | x_assign_44       | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_101           | dexp      | fulldsp                | 17      |
|    add_ln21_89_fu_4641_p2                |     |        | add_ln21_89       | add       | fabric                 | 0       |
|    add_ln21_90_fu_4650_p2                |     |        | add_ln21_90       | add       | fabric                 | 0       |
|    lshr_ln21_45_fu_4842_p2               |     |        | lshr_ln21_45      | lshr      | auto_pipe              | 0       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_103           | dexp      | fulldsp                | 17      |
|    add_ln21_91_fu_4679_p2                |     |        | add_ln21_91       | add       | fabric                 | 0       |
|    add_ln21_92_fu_4688_p2                |     |        | add_ln21_92       | add       | fabric                 | 0       |
|    lshr_ln21_46_fu_4880_p2               |     |        | lshr_ln21_46      | lshr      | auto_pipe              | 0       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_105           | dexp      | fulldsp                | 17      |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul50_45          | dmul      | maxdsp                 | 5       |
|    add_ln21_93_fu_4717_p2                |     |        | add_ln21_93       | add       | fabric                 | 0       |
|    add_ln21_94_fu_4726_p2                |     |        | add_ln21_94       | add       | fabric                 | 0       |
|    lshr_ln21_47_fu_4918_p2               |     |        | lshr_ln21_47      | lshr      | auto_pipe              | 0       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | add47_46          | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_107           | dexp      | fulldsp                | 17      |
|    add_ln21_95_fu_4745_p2                |     |        | add_ln21_95       | add       | fabric                 | 0       |
|    add_ln21_96_fu_4754_p2                |     |        | add_ln21_96       | add       | fabric                 | 0       |
|    lshr_ln21_48_fu_4948_p2               |     |        | lshr_ln21_48      | lshr      | auto_pipe              | 0       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | z1_48             | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U64     | 11  |        | mul17_47          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul26_47          | dmul      | maxdsp                 | 5       |
|    dmul_64ns_64ns_64_6_max_dsp_1_U65     | 11  |        | mul27_47          | dmul      | maxdsp                 | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U60    | 3   |        | z2_48             | dadd      | fulldsp                | 5       |
|    dadd_64ns_64ns_64_6_full_dsp_1_U61    | 3   |        | add47_47          | dadd      | fulldsp                | 5       |
|    dexp_64ns_64ns_64_18_full_dsp_1_U66   | 26  |        | tmp_109           | dexp      | fulldsp                | 17      |
|    shl_ln24_fu_5007_p2                   |     |        | shl_ln24          | shl       | auto_pipe              | 0       |
|    shl_ln24_2_fu_5013_p2                 |     |        | shl_ln24_2        | shl       | auto_pipe              | 0       |
|    shl_ln24_3_fu_5021_p2                 |     |        | shl_ln24_3        | shl       | auto_pipe              | 0       |
|    shl_ln24_4_fu_4991_p2                 |     |        | shl_ln24_4        | shl       | auto_pipe              | 0       |
|   + pow_generic_double_s                 | 85  |        |                   |           |                        |         |
|     b_exp_fu_1323_p2                     |     |        | b_exp             | add       | fabric                 | 0       |
|     m_exp_fu_1922_p2                     |     |        | m_exp             | add       | fabric                 | 0       |
|     y_is_0_fu_1616_p2                    |     |        | y_is_0            | seteq     | auto                   | 0       |
|     icmp_ln340_fu_1329_p2                |     |        | icmp_ln340        | seteq     | auto                   | 0       |
|     icmp_ln340_1_fu_709_p2               |     |        | icmp_ln340_1      | seteq     | auto                   | 0       |
|     x_is_1_fu_1335_p2                    |     |        | x_is_1            | and       | auto                   | 0       |
|     xor_ln341_fu_1622_p2                 |     |        | xor_ln341         | xor       | auto                   | 0       |
|     x_is_p1_fu_1627_p2                   |     |        | x_is_p1           | and       | auto                   | 0       |
|     x_is_n1_fu_1632_p2                   |     |        | x_is_n1           | and       | auto                   | 0       |
|     icmp_ln18_fu_1636_p2                 |     |        | icmp_ln18         | seteq     | auto                   | 0       |
|     icmp_ln18_1_fu_1642_p2               |     |        | icmp_ln18_1       | seteq     | auto                   | 0       |
|     y_is_inf_fu_1648_p2                  |     |        | y_is_inf          | and       | auto                   | 0       |
|     icmp_ln18_2_fu_1654_p2               |     |        | icmp_ln18_2       | setne     | auto                   | 0       |
|     y_is_NaN_fu_1927_p2                  |     |        | y_is_NaN          | and       | auto                   | 0       |
|     icmp_ln18_3_fu_1340_p2               |     |        | icmp_ln18_3       | seteq     | auto                   | 0       |
|     icmp_ln18_4_fu_714_p2                |     |        | icmp_ln18_4       | setne     | auto                   | 0       |
|     x_is_NaN_fu_1931_p2                  |     |        | x_is_NaN          | and       | auto                   | 0       |
|     x_is_0_fu_1345_p2                    |     |        | x_is_0            | seteq     | auto                   | 0       |
|     x_is_inf_fu_1660_p2                  |     |        | x_is_inf          | and       | auto                   | 0       |
|     or_ln357_fu_1664_p2                  |     |        | or_ln357          | or        | auto                   | 0       |
|     xor_ln357_fu_1669_p2                 |     |        | xor_ln357         | xor       | auto                   | 0       |
|     x_is_neg_fu_1675_p2                  |     |        | x_is_neg          | and       | auto                   | 0       |
|     icmp_ln372_fu_1935_p2                |     |        | icmp_ln372        | setgt     | auto                   | 0       |
|     add_ln373_fu_1690_p2                 |     |        | add_ln373         | add       | fabric                 | 0       |
|     lshr_ln373_fu_1700_p2                |     |        | lshr_ln373        | lshr      | auto_pipe              | 0       |
|     and_ln373_1_fu_1706_p2               |     |        | and_ln373_1       | and       | auto                   | 0       |
|     icmp_ln373_fu_1712_p2                |     |        | icmp_ln373        | seteq     | auto                   | 0       |
|     or_ln373_fu_1949_p2                  |     |        | or_ln373          | or        | auto                   | 0       |
|     xor_ln373_fu_1955_p2                 |     |        | xor_ln373         | xor       | auto                   | 0       |
|     sparsemux_7_2_1_1_0_U22              |     |        | y_is_int          | sparsemux | onehotencoding_realdef | 0       |
|     and_ln378_fu_1718_p2                 |     |        | and_ln378         | and       | auto                   | 0       |
|     or_ln378_fu_1724_p2                  |     |        | or_ln378          | or        | auto                   | 0       |
|     or_ln378_1_fu_1730_p2                |     |        | or_ln378_1        | or        | auto                   | 0       |
|     or_ln386_fu_1988_p2                  |     |        | or_ln386          | or        | auto                   | 0       |
|     xor_ln386_fu_1993_p2                 |     |        | xor_ln386         | xor       | auto                   | 0       |
|     and_ln386_fu_1999_p2                 |     |        | and_ln386         | and       | auto                   | 0       |
|     or_ln386_1_fu_2004_p2                |     |        | or_ln386_1        | or        | auto                   | 0       |
|     or_ln386_2_fu_2010_p2                |     |        | or_ln386_2        | or        | auto                   | 0       |
|     y_is_pos_fu_1736_p2                  |     |        | y_is_pos          | xor       | auto                   | 0       |
|     y_is_pinf_fu_1742_p2                 |     |        | y_is_pinf         | and       | auto                   | 0       |
|     y_is_ninf_fu_1748_p2                 |     |        | y_is_ninf         | and       | auto                   | 0       |
|     x_abs_greater_1_fu_1754_p2           |     |        | x_abs_greater_1   | xor       | auto                   | 0       |
|     icmp_ln421_fu_2056_p2                |     |        | icmp_ln421        | seteq     | auto                   | 0       |
|     icmp_ln422_fu_2061_p2                |     |        | icmp_ln422        | setgt     | auto                   | 0       |
|     icmp_ln422_1_fu_2066_p2              |     |        | icmp_ln422_1      | setlt     | auto                   | 0       |
|     sub_ln422_fu_1759_p2                 |     |        | sub_ln422         | sub       | fabric                 | 0       |
|     bitselect_1ns_52ns_32s_1_1_0_U21     |     |        | y_is_odd          | bitselect | auto                   | 0       |
|     xor_ln421_fu_2071_p2                 |     |        | xor_ln421         | xor       | auto                   | 0       |
|     and_ln422_fu_2077_p2                 |     |        | and_ln422         | and       | auto                   | 0       |
|     and_ln422_1_fu_2083_p2               |     |        | and_ln422_1       | and       | auto                   | 0       |
|     sparsemux_7_2_1_1_0_U23              |     |        | y_is_odd_1        | sparsemux | onehotencoding_realdef | 0       |
|     r_sign_fu_2116_p2                    |     |        | r_sign            | and       | auto                   | 0       |
|     and_ln431_fu_1777_p2                 |     |        | and_ln431         | and       | auto                   | 0       |
|     and_ln431_1_fu_1783_p2               |     |        | and_ln431_1       | and       | auto                   | 0       |
|     and_ln431_2_fu_1788_p2               |     |        | and_ln431_2       | and       | auto                   | 0       |
|     and_ln431_3_fu_1794_p2               |     |        | and_ln431_3       | and       | auto                   | 0       |
|     or_ln431_fu_1799_p2                  |     |        | or_ln431          | or        | auto                   | 0       |
|     or_ln431_1_fu_1805_p2                |     |        | or_ln431_1        | or        | auto                   | 0       |
|     or_ln431_2_fu_1811_p2                |     |        | or_ln431_2        | or        | auto                   | 0       |
|     xor_ln431_fu_2691_p2                 |     |        | xor_ln431         | xor       | auto                   | 0       |
|     and_ln438_fu_1817_p2                 |     |        | and_ln438         | and       | auto                   | 0       |
|     and_ln438_1_fu_1822_p2               |     |        | and_ln438_1       | and       | auto                   | 0       |
|     and_ln438_2_fu_1828_p2               |     |        | and_ln438_2       | and       | auto                   | 0       |
|     and_ln438_3_fu_1833_p2               |     |        | and_ln438_3       | and       | auto                   | 0       |
|     or_ln438_fu_1839_p2                  |     |        | or_ln438          | or        | auto                   | 0       |
|     or_ln438_1_fu_1845_p2                |     |        | or_ln438_1        | or        | auto                   | 0       |
|     or_ln438_2_fu_1851_p2                |     |        | or_ln438_2        | or        | auto                   | 0       |
|     xor_ln438_fu_2696_p2                 |     |        | xor_ln438         | xor       | auto                   | 0       |
|     b_exp_1_fu_1358_p2                   |     |        | b_exp_1           | add       | fabric                 | 0       |
|     b_frac_2_fu_739_p3                   |     |        | b_frac_2          | select    | auto_sel               | 0       |
|     b_exp_2_fu_1364_p3                   |     |        | b_exp_2           | select    | auto_sel               | 0       |
|     mul_12s_80ns_90_5_0_U6               | 5   |        | Elog2             | mul       | auto                   | 4       |
|     mul_54s_6ns_54_3_0_U12               | 3   |        | mul_ln516         | mul       | auto                   | 2       |
|     select_ln42_fu_814_p3                |     |        | select_ln42       | select    | auto_sel               | 0       |
|     mul_71ns_4ns_75_5_0_U20              |     |        | mul_ln44          | mul       | auto                   | 4       |
|     mul_73ns_6ns_79_5_0_U13              | 4   |        | mul_ln44_1        | mul       | auto                   | 4       |
|     mul_83ns_6ns_89_5_0_U17              | 5   |        | mul_ln44_2        | mul       | auto                   | 4       |
|     mul_92ns_6ns_97_5_0_U19              | 5   |        | mul_ln44_3        | mul       | auto                   | 4       |
|     mul_87ns_6ns_92_5_0_U18              | 5   |        | mul_ln44_4        | mul       | auto                   | 4       |
|     mul_82ns_6ns_87_5_0_U16              | 5   |        | mul_ln44_5        | mul       | auto                   | 4       |
|     mul_77ns_6ns_82_5_0_U14              | 4   |        | mul_ln44_6        | mul       | auto                   | 4       |
|     add_ln209_fu_1509_p2                 |     |        | add_ln209         | add       | fabric                 | 0       |
|     add_ln209_1_fu_1515_p2               |     |        | add_ln209_1       | add       | fabric                 | 0       |
|     add_ln209_4_fu_1480_p2               |     |        | add_ln209_4       | add       | fabric                 | 0       |
|     mul_40ns_40ns_79_2_0_U8              | 5   |        | mul_ln522         | mul       | auto                   | 1       |
|     sub_ln522_fu_1573_p2                 |     |        | sub_ln522         | sub       | fabric                 | 0       |
|     e_frac_1_fu_1908_p2                  |     |        | e_frac_1          | sub       | fabric                 | 0       |
|     e_frac_2_fu_1914_p3                  |     |        | e_frac_2          | select    | auto_sel               | 0       |
|     mul_78s_54s_131_5_0_U15              | 15  |        | m_frac_l          | mul       | auto                   | 4       |
|     sub_ln545_fu_2024_p2                 |     |        | sub_ln545         | sub       | fabric                 | 0       |
|     select_ln545_fu_2121_p3              |     |        | select_ln545      | select    | auto_sel               | 0       |
|     ashr_ln545_fu_2134_p2                |     |        | ashr_ln545        | ashr      | auto_pipe              | 0       |
|     shl_ln545_fu_2139_p2                 |     |        | shl_ln545         | shl       | auto_pipe              | 0       |
|     m_fix_l_fu_2152_p3                   |     |        | m_fix_l           | select    | auto_sel               | 0       |
|     shl_ln546_fu_2245_p2                 |     |        | shl_ln546         | shl       | auto_pipe              | 0       |
|     ashr_ln546_fu_2250_p2                |     |        | ashr_ln546        | ashr      | auto_pipe              | 0       |
|     m_fix_back_fu_2255_p3                |     |        | m_fix_back        | select    | auto_sel               | 0       |
|     shl_ln552_fu_2166_p2                 |     |        | shl_ln552         | shl       | auto_pipe              | 0       |
|     select_ln553_fu_2041_p3              |     |        | select_ln553      | select    | auto_sel               | 0       |
|     shl_ln553_fu_2178_p2                 |     |        | shl_ln553         | shl       | auto_pipe              | 0       |
|     ashr_ln553_fu_2183_p2                |     |        | ashr_ln553        | ashr      | auto_pipe              | 0       |
|     select_ln553_1_fu_2188_p3            |     |        | select_ln553_1    | select    | auto_sel               | 0       |
|     m_fix_0_in_in_v_v_fu_2195_p3         |     |        | m_fix_0_in_in_v_v | select    | auto_sel               | 0       |
|     mac_muladd_16s_15ns_19s_31_4_0_U25   | 1   |        | mul_ln563         | mul       | dsp_slice              | 3       |
|     mac_muladd_16s_15ns_19s_31_4_0_U25   | 1   |        | add_ln563         | add       | dsp_slice              | 3       |
|     icmp_ln563_fu_2299_p2                |     |        | icmp_ln563        | setne     | auto                   | 0       |
|     add_ln563_1_fu_2305_p2               |     |        | add_ln563_1       | add       | fabric                 | 0       |
|     select_ln563_fu_2311_p3              |     |        | select_ln563      | select    | auto_sel               | 0       |
|     r_exp_fu_2319_p3                     |     |        | r_exp             | select    | auto_sel               | 0       |
|     mul_13s_71s_71_5_0_U7                | 4   |        | mul_ln568         | mul       | auto                   | 4       |
|     sub_ln574_fu_2341_p2                 |     |        | sub_ln574         | sub       | fabric                 | 0       |
|     exp_Z4_m_1_fu_2416_p2                |     |        | exp_Z4_m_1        | add       | fabric                 | 0       |
|     mul_43ns_36ns_79_2_0_U9              | 6   |        | mul_ln258         | mul       | auto                   | 1       |
|     add_ln261_fu_2459_p2                 |     |        | add_ln261         | add       | fabric                 | 0       |
|     exp_Z2P_m_1_fu_2468_p2               |     |        | exp_Z2P_m_1       | add       | fabric                 | 0       |
|     mul_49ns_44ns_93_3_0_U10             | 9   |        | mul_ln277         | mul       | auto                   | 2       |
|     add_ln280_fu_2532_p2                 |     |        | add_ln280         | add       | fabric                 | 0       |
|     exp_Z1P_m_1_l_fu_2541_p2             |     |        | exp_Z1P_m_1_l     | add       | fabric                 | 0       |
|     add_ln616_fu_2575_p2                 |     |        | add_ln616         | add       | fabric                 | 0       |
|     mul_50ns_50ns_99_3_0_U11             | 9   |        | mul_ln616         | mul       | auto                   | 2       |
|     add_ln616_1_fu_2590_p2               |     |        | add_ln616_1       | add       | fabric                 | 0       |
|     r_exp_1_fu_2604_p2                   |     |        | r_exp_1           | add       | fabric                 | 0       |
|     r_exp_2_fu_2609_p3                   |     |        | r_exp_2           | select    | auto_sel               | 0       |
|     icmp_ln628_fu_2275_p2                |     |        | icmp_ln628        | setne     | auto                   | 0       |
|     and_ln628_fu_2616_p2                 |     |        | and_ln628         | and       | auto                   | 0       |
|     icmp_ln628_1_fu_2630_p2              |     |        | icmp_ln628_1      | setgt     | auto                   | 0       |
|     or_ln628_fu_2636_p2                  |     |        | or_ln628          | or        | auto                   | 0       |
|     icmp_ln645_fu_2642_p2                |     |        | icmp_ln645        | setlt     | auto                   | 0       |
|     out_sig_fu_2668_p3                   |     |        | out_sig           | select    | auto_sel               | 0       |
|     out_exp_fu_2723_p2                   |     |        | out_exp           | add       | fabric                 | 0       |
|     or_ln386_3_fu_2740_p2                |     |        | or_ln386_3        | or        | auto                   | 0       |
|     xor_ln386_1_fu_2744_p2               |     |        | xor_ln386_1       | xor       | auto                   | 0       |
|     and_ln342_fu_2750_p2                 |     |        | and_ln342         | and       | auto                   | 0       |
|     xor_ln386_2_fu_2755_p2               |     |        | xor_ln386_2       | xor       | auto                   | 0       |
|     and_ln386_1_fu_2760_p2               |     |        | and_ln386_1       | and       | auto                   | 0       |
|     xor_ln342_fu_2765_p2                 |     |        | xor_ln342         | xor       | auto                   | 0       |
|     and_ln342_1_fu_2770_p2               |     |        | and_ln342_1       | and       | auto                   | 0       |
|     and_ln431_4_fu_2776_p2               |     |        | and_ln431_4       | and       | auto                   | 0       |
|     and_ln431_5_fu_2781_p2               |     |        | and_ln431_5       | and       | auto                   | 0       |
|     and_ln438_4_fu_2787_p2               |     |        | and_ln438_4       | and       | auto                   | 0       |
|     and_ln438_5_fu_2792_p2               |     |        | and_ln438_5       | and       | auto                   | 0       |
|     and_ln628_1_fu_2798_p2               |     |        | and_ln628_1       | and       | auto                   | 0       |
|     and_ln629_fu_2803_p2                 |     |        | and_ln629         | and       | auto                   | 0       |
|     xor_ln629_fu_2808_p2                 |     |        | xor_ln629         | xor       | auto                   | 0       |
|     and_ln629_1_fu_2813_p2               |     |        | and_ln629_1       | and       | auto                   | 0       |
|     xor_ln628_fu_2819_p2                 |     |        | xor_ln628         | xor       | auto                   | 0       |
|     and_ln645_fu_2824_p2                 |     |        | and_ln645         | and       | auto                   | 0       |
|     and_ln645_1_fu_2829_p2               |     |        | and_ln645_1       | and       | auto                   | 0       |
|     sparsemux_19_8_64_1_0_U24            |     |        | retval_2          | sparsemux | onehotencoding_realdef | 0       |
+------------------------------------------+-----+--------+-------------------+-----------+------------------------+---------+


================================================================
== Storage Report
================================================================
+-----------------------------------------------------------------------------+-----------+-----------+------+------+--------+-----------------------------------------------------------------------+------+---------+------------------+
| Name                                                                        | Usage     | Type      | BRAM | URAM | Pragma | Variable                                                              | Impl | Latency | Bitwidth, Depth, |
|                                                                             |           |           |      |      |        |                                                                       |      |         | Banks            |
+-----------------------------------------------------------------------------+-----------+-----------+------+------+--------+-----------------------------------------------------------------------+------+---------+------------------+
| + SABR                                                                      |           |           | 60   | 0    |        |                                                                       |      |         |                  |
|   control_s_axi_U                                                           | interface | s_axilite |      |      |        |                                                                       |      |         |                  |
|   gmem_m_axi_U                                                              | interface | m_axi     | 30   |      |        |                                                                       |      |         |                  |
|  + SABR_Pipeline_VITIS_LOOP_17_2                                            |           |           | 30   | 0    |        |                                                                       |      |         |                  |
|   + pow_generic_double_s                                                    |           |           | 30   | 0    |        |                                                                       |      |         |                  |
|     pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U | rom_1p    |           |      |      |        | pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | auto | 1       | 6, 64, 1         |
|     pow_reduce_anonymous_namespace_log0_lut_table_array_U                   | rom_1p    |           | 4    |      |        | pow_reduce_anonymous_namespace_log0_lut_table_array                   | auto | 1       | 109, 64, 1       |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U    | rom_1p    |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array    | auto | 1       | 105, 16, 1       |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U    | rom_1p    |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array    | auto | 1       | 102, 64, 1       |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U   | rom_1p    |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array   | auto | 1       | 97, 64, 1        |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_U   | rom_1p    |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array   | auto | 1       | 92, 64, 1        |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_U   | rom_1p    |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array   | auto | 1       | 87, 64, 1        |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_U   | rom_1p    |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array   | auto | 1       | 82, 64, 1        |
|     pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_U   | rom_1p    |           | 3    |      |        | pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array   | auto | 1       | 77, 64, 1        |
|     pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U           | rom_1p    |           | 2    |      |        | pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array           | auto | 1       | 58, 256, 1       |
|     pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U             | rom_2p    |           | 1    |      |        | pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array             | auto | 1       | 26, 256, 1       |
|     pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U             | rom_1p    |           | 2    |      |        | pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array             | auto | 1       | 42, 256, 1       |
+-----------------------------------------------------------------------------+-----------+-----------+------+------+--------+-----------------------------------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

