# MSP430 CPU Register Architecture Documentation

## Overview

The MSP430 CPU contains a 16-register file, where each register is 16 bits wide. This provides a total of 256 bits of register storage for the CPU. The register file includes four special-purpose registers and twelve general-purpose registers.

## Register File Organization

### MSP430 Register Layout

```mermaid
graph LR
    subgraph special["Special Purpose Registers"]
        direction LR
        R0["R0 - PC<br/>Program Counter<br/>ðŸ”´"] 
        R1["R1 - SP<br/>Stack Pointer<br/>ðŸ”µ"]
        R2["R2 - SR<br/>Status Register<br/>ðŸŸ¢"] 
        R3["R3 - CG1<br/>Constant Generator<br/>ðŸŸ¡"]
        R0 --- R1
        R1 --- R2 
        R2 --- R3
    end
    
    subgraph general["General Purpose Registers"]
        direction LR
        R4["R4"] --- R5["R5"] --- R6["R6"] --- R7["R7"]
        R8["R8"] --- R9["R9"] --- R10["R10"] --- R11["R11"] 
        R12["R12"] --- R13["R13"] --- R14["R14"] --- R15["R15"]
    end
    
    special --- general
```

### Register Access Modes

```mermaid
graph LR
    subgraph access["Register Access Options"]
        R["Any Register<br/>R0-R15"]
        
        R --> ACCESS16["16-bit Full Access<br/>Read/Write entire register"]
        R --> ACCESS8L["8-bit Low Byte Access<br/>Bits 0-7 only"]
        R --> ACCESS8H["8-bit High Byte Access<br/>Bits 8-15 only"]
    end
```

### Individual Register Structure

```mermaid
graph LR
    subgraph reg["16-bit Register Structure"]
        direction LR
        MSB["Bit 15<br/>MSB"] 
        UPPER["Bits 14-8<br/>Upper Byte"]
        LOWER["Bits 7-1<br/>Lower Byte"] 
        LSB["Bit 0<br/>LSB"]
        
        MSB --- UPPER
        UPPER --- LOWER
        LOWER --- LSB
    end
    
    subgraph access["Byte Access Options"]
        direction TB
        HIGH["High Byte Access<br/>Bits 15-8<br/>Upper portion"]
        LOW["Low Byte Access<br/>Bits 7-0<br/>Lower portion"]
    end
    
    reg --- access
```

### Register Color Legend
- ðŸ”´ **Program Counter**: Word-aligned addressing
- ðŸ”µ **Stack Pointer**: Word-aligned, stack operations  
- ðŸŸ¢ **Status Register**: Individual flag management
- ðŸŸ¡ **Constant Generator**: Hardware constant generation
- âšª **General Purpose**: Standard read/write operations

## Status Register (SR/R2) Bit Layout

The Status Register contains CPU flags and system control bits that affect processor operation.

### Status Register Bit Map

The Status Register is organized into functional groups:

```mermaid
graph LR
    subgraph sr["Status Register Layout (MSB â†’ LSB)"]
        direction LR
        RESERVED["Bits 15-9<br/>RESERVED<br/>âšª"] 
        VFLAG["Bit 8<br/>V FLAG<br/>ðŸ”´"]
        POWER["Bits 7-4<br/>POWER MGMT<br/>ðŸŸ¡ðŸ”µ"] 
        GIE["Bit 3<br/>GIE<br/>ðŸŸ¢"]
        COND["Bits 2-0<br/>CONDITION<br/>ðŸŸ£"]
        
        RESERVED --- VFLAG
        VFLAG --- POWER
        POWER --- GIE  
        GIE --- COND
    end
```

### Detailed Bit Assignments

| Bit | Name | Function | Flag Color |
|-----|------|----------|------------|
| 15-9 | Reserved | Unused bits | âšª |
| 8 | V | Overflow Flag | ðŸ”´ |
| 7 | SCG1 | System Clock Generator 1 | ðŸŸ¡ |
| 6 | SCG0 | System Clock Generator 0 | ðŸŸ¡ |
| 5 | OSCOFF | Oscillator Off | ðŸ”µ |
| 4 | CPUOFF | CPU Off | ðŸ”µ |
| 3 | GIE | Global Interrupt Enable | ðŸŸ¢ |
| 2 | N | Negative Flag | ðŸŸ£ |
| 1 | Z | Zero Flag | ðŸŸ£ |
| 0 | C | Carry Flag | ðŸŸ£ |

### Condition Code Flags (Bits 0-2)

```mermaid
graph TB
    subgraph cc["Condition Code Flags ðŸŸ£"]
        C["C (Bit 0)<br/>Carry Flag"]
        Z["Z (Bit 1)<br/>Zero Flag"]
        N["N (Bit 2)<br/>Negative Flag"]
        
        C --> CARRY["Set on arithmetic carry/borrow<br/>Used in multi-precision arithmetic"]
        Z --> ZERO["Set when result equals zero<br/>Used in conditional branches"]
        N --> NEG["Set when result is negative<br/>MSB of result"]
    end
```

### System Control Flags

```mermaid
graph TB
    subgraph sys["System Control Flags"]
        GIE["GIE (Bit 3)<br/>Global Interrupt Enable ðŸŸ¢"]
        CPUOFF["CPUOFF (Bit 4)<br/>CPU Off ðŸ”µ"]
        OSCOFF["OSCOFF (Bit 5)<br/>Oscillator Off ðŸ”µ"]
        SCG0["SCG0 (Bit 6)<br/>System Clock Generator 0 ðŸŸ¡"]
        SCG1["SCG1 (Bit 7)<br/>System Clock Generator 1 ðŸŸ¡"]
        V["V (Bit 8)<br/>Overflow Flag ðŸ”´"]
        
        GIE --> GIEDESC["Enables maskable interrupts<br/>Cleared by interrupt, set by RETI"]
        CPUOFF --> CPUDESC["CPU enters low power mode<br/>LPM0 and higher modes"]
        OSCOFF --> OSCDESC["Turns off LFXT1 oscillator<br/>LPM4 mode"]
        SCG0 --> SCG0DESC["Turns off SMCLK<br/>LPM1 and higher modes"]
        SCG1 --> SCG1DESC["Turns off DCO<br/>LPM3 and higher modes"]
        V --> VDESC["Set on signed arithmetic overflow<br/>Two's complement overflow"]
    end
```

### Status Register Flag Usage

| Flag Category | Usage | Updated By |
|---------------|-------|------------|
| ðŸŸ£ Condition Codes | Updated by arithmetic/logical operations | ALU operations |
| ðŸ”´ Overflow Flag | Updated by signed arithmetic operations | Signed ALU operations |
| ðŸŸ¢ Interrupt Control | Controls interrupt processing | Software/Hardware |
| ðŸ”µ Power Management | Controls low power modes | Software |
| ðŸŸ¡ Clock Control | Controls system clocks | Software |
| âšª Reserved | Should not be used | N/A |

## Program Counter (PC/R0) State Management

The Program Counter controls instruction execution flow and has several operational states.

### Basic PC Operation States

```mermaid
stateDiagram-v2
    [*] --> Reset
    Reset --> Normal : System startup
    Normal --> Branch : Branch/Jump instruction
    Branch --> Normal : Branch completed
    Normal --> Error : Invalid condition
    Error --> Reset : System reset
    
    state Reset {
        Reset_State : PC = 0x0000
        Reset_State : Power-up initialization
    }
    
    state Normal {
        Fetch : Read instruction at PC
        Decode : Increment PC by 2
        Execute : Process instruction
        
        [*] --> Fetch
        Fetch --> Decode
        Decode --> Execute
        Execute --> Fetch
    }
    
    state Branch {
        ConditionalBranch : Check condition flags
        UnconditionalJump : Direct PC modification
        
        [*] --> ConditionalBranch
        ConditionalBranch --> UnconditionalJump : Condition met
    }
    
    state Error {
        InvalidAddress : PC points to invalid memory
        Misalignment : PC has odd value (auto-corrected)
    }
```

### Interrupt Handling States

```mermaid
stateDiagram-v2
    [*] --> NormalExecution
    NormalExecution --> InterruptCheck : Each instruction cycle
    InterruptCheck --> InterruptPending : GIE=1 and interrupt present
    InterruptCheck --> NormalExecution : No interrupt
    
    InterruptPending --> VectorFetch : Hardware saves PC and SR
    VectorFetch --> InterruptService : PC = vector address
    InterruptService --> ReturnFromInterrupt : RETI instruction
    ReturnFromInterrupt --> NormalExecution : Restore PC and SR
    
    state NormalExecution {
        Normal_State : Execute normal instructions
        Normal_State : PC increments by 2
    }
    
    state InterruptPending {
        Pending_State : Interrupt request active
        Pending_State : GIE flag is set
    }
    
    state VectorFetch {
        Vector_State : Read interrupt vector
        Vector_State : Push PC and SR to stack
    }
    
    state InterruptService {
        ISR_State : Execute interrupt handler
        ISR_State : PC in ISR code space
    }
    
    state ReturnFromInterrupt {
        RETI_State : Pop SR and PC from stack
        RETI_State : Restore execution context
    }
```

### Subroutine Call States

```mermaid
stateDiagram-v2
    [*] --> MainProgram
    MainProgram --> CallInstruction : CALL instruction
    MainProgram --> JumpInstruction : JMP instruction
    
    CallInstruction --> PushPC : Save return address
    PushPC --> SetNewPC : PC = subroutine address
    SetNewPC --> SubroutineExecution : Execute subroutine
    
    SubroutineExecution --> ReturnInstruction : RET instruction
    ReturnInstruction --> PopPC : Restore return address
    PopPC --> MainProgram : Continue execution
    
    JumpInstruction --> SetJumpPC : PC = jump target
    SetJumpPC --> MainProgram : Continue at new location
    
    state MainProgram {
        Main_State : Normal program execution
        Main_State : Sequential instruction flow
    }
    
    state CallInstruction {
        Call_State : CALL instruction decoded
        Call_State : Subroutine call initiated
    }
    
    state PushPC {
        Push_State : Push current PC to stack
        Push_State : SP decremented by 2
    }
    
    state SubroutineExecution {
        Sub_State : Execute subroutine code
        Sub_State : Independent PC management
    }
    
    state ReturnInstruction {
        Ret_State : RET instruction decoded
        Ret_State : Return from subroutine
    }
    
    state PopPC {
        Pop_State : Pop return address from stack
        Pop_State : SP incremented by 2
    }
```

### PC Alignment and Addressing Rules

#### PC Alignment Rules
- **Always word-aligned**: PC must point to even addresses
- **Odd addresses**: Automatically rounded down to maintain alignment
- **Instruction fetch**: Always increments PC by 2 (word boundary)

#### Branch Target Rules
- **Branch offset**: Must be word-aligned
- **Jump targets**: Must be even addresses
- **Invalid addresses**: Cause undefined behavior

#### Interrupt Vector Rules
- **Vector storage**: Located in high memory (0xFFE0-0xFFFF)
- **Vector size**: Each vector is 2 bytes (word-aligned)
- **Hardware behavior**: Automatically pushes PC and SR to stack

#### PC Modification Rules
- **Direct writes**: Writing to R0 directly affects PC
- **Stack operations**: May indirectly affect PC through subroutine calls/returns
- **Address calculations**: PC-relative addressing preserves alignment

## Register File Operations

### Common Operations

```csharp
var registerFile = new RegisterFile(logger);

// Basic register operations
registerFile.WriteRegister(RegisterName.R4, 0x1234);
ushort value = registerFile.ReadRegister(RegisterName.R4);

// Special register access
registerFile.SetProgramCounter(0x8000);
registerFile.IncrementProgramCounter(); // Auto-aligned to 0x8002

// Status register flag management
registerFile.StatusRegister.Carry = true;
registerFile.StatusRegister.Zero = true;
Console.WriteLine(registerFile.StatusRegister); // "SR: 0x0003 [C, Z]"

// 8-bit access modes
registerFile.WriteRegisterLowByte(RegisterName.R5, 0xAB);
byte lowByte = registerFile.ReadRegisterLowByte(RegisterName.R5);
```

### Register Access Patterns

| Access Type | Description | Usage |
|-------------|-------------|-------|
| 16-bit Read/Write | Full register access | Standard operations |
| 8-bit Low Byte | Access bits 0-7 | Byte operations |
| 8-bit High Byte | Access bits 8-15 | Byte operations |
| Special Register Methods | PC, SP, SR specific operations | System control |

## Implementation Notes

### Special Register Behaviors

1. **Program Counter (R0)**
   - Maintains word alignment automatically
   - Points to the next instruction to execute
   - Modified by branches, jumps, calls, and returns

2. **Stack Pointer (R1)**
   - Maintains word alignment for stack operations
   - Decremented before PUSH, incremented after POP
   - Points to the top of the stack

3. **Status Register (R2)**
   - Individual flag access methods provided
   - Flags updated by arithmetic and logical operations
   - Controls interrupt processing and power management

4. **Constant Generator (R3)**
   - Provides hardware-generated constants
   - Values: 0, +1, +2, +4, +8, -1
   - Read-only in normal operation

### Validation and Error Handling

The register file implementation includes comprehensive validation:
- Range checking for register numbers
- Value validation for special registers
- Proper error messages with context
- Logging integration for debugging

All register operations are logged with appropriate detail levels for system debugging and monitoring.