
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version P-2019.03-SP1-1 for linux64 - May 06, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#   Read in top module
#read_file -autoread -top CHIP {../src/ ../include}
read_file -format sverilog {../src/top.sv}
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellff0p88v125c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOss0p72v1p62v125c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOff0p88v1p98vm40c.db'
Loading db file '/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/sim/SRAM/SRAM_ss0p72v0p72vm40c_100a.db'
Loading db file '/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/sim/SRAM/SRAM_ff0p88v0p88v125c_100a.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'N16ADFP_StdCellss0p72vm40c'
  Loading link library 'N16ADFP_StdCellff0p88v125c'
  Loading link library 'N16ADFP_StdIOss0p72v1p62v125c'
  Loading link library 'N16ADFP_StdIOff0p88v1p98vm40c'
  Loading link library 'SRAM_ss0p72v0p72vm40c_100a'
  Loading link library 'SRAM_ff0p88v0p88v125c_100a'
  Loading link library 'gtech'
Loading sverilog file '/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/top.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/top.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/CPU.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/instruction_pkg.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Controller.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/CSR_Unit.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Decoder.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Imm_Extension.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/JB_target_gen.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/LD_Filter.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Mux2to1.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Mux3to1.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Mux4to1.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Program_Counter_reg.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Register_File.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/ALU.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/FP_calculator.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/IF_ID_reg.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/ID_EX_reg.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/EX_MEM_reg.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MEM_WB_reg.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Branch_History_Buffer.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/BTB.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/BHR_PHT.sv
Opening include file /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/SRAM_wrapper.sv

Statistics for case statements in always block at line 122 in file
	'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           124            |    user/user     |
|           129            |    auto/auto     |
|           137            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 26 in file
	'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/CSR_Unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CSR_Unit line 13 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/CSR_Unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  CSR_cycle_rsg_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|  CSR_instr_reg_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 5 in file
	'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Imm_Extension.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            6             |    auto/auto     |
===============================================

Statistics for case statements in always block at line 11 in file
	'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/LD_Filter.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
|            31            |    auto/auto     |
===============================================
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv:15: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv:16: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv:19: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv:20: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv:23: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv:24: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv:28: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv:31: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv:32: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv:41: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv:43: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 12 in file
	'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MUL.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 9 in file
	'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Mux2to1.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 10 in file
	'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Mux4to1.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Program_Counter_reg line 8 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Program_Counter_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   current_pc_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Register_File line 21 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Register_File.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    register_reg     | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| Register_File/17 |   32   |   32    |      5       |
| Register_File/18 |   32   |   32    |      5       |
======================================================

Statistics for case statements in always block at line 23 in file
	'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/FP_calculator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Warning:  /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/ALU.sv:30: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 19 in file
	'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/ALU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
|            37            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine IF_ID_reg line 27 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/IF_ID_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ID_pc_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine IF_ID_reg line 40 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/IF_ID_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rst_released_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   prev_stall_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   prev_flush_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine IF_ID_reg line 53 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/IF_ID_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stored_inst_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine IF_ID_reg line 78 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/IF_ID_reg.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|        ID_bhr_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      ID_btb_hit_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ID_gbc_predict_taken_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine ID_EX_reg line 39 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/ID_EX_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   EX_imm_ext_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      EX_pc_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      EX_op_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    EX_func3_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      EX_rd_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     EX_rs1_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     EX_rs2_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    EX_func7_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|   EX_rs1_data_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   EX_rs2_data_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ID_EX_reg line 79 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/ID_EX_reg.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|        EX_bhr_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      EX_btb_hit_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| EX_gbc_predict_taken_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Statistics for case statements in always block at line 36 in file
	'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/EX_MEM_reg.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            42            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine EX_MEM_reg line 20 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/EX_MEM_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   MEM_CSR_imm_reg   | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|     MEM_op_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    MEM_func3_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     MEM_rd_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   MEM_cal_out_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EX_MEM_reg line 36 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/EX_MEM_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  MEM_rs2_data_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MEM_WB_reg line 19 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/MEM_WB_reg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   WB_CSR_imm_reg    | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|      WB_op_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    WB_func3_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      WB_rd_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   WB_cal_out_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 14 in file
	'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Branch_History_Buffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Branch_History_Buffer line 14 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Branch_History_Buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   history_reg_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine BTB line 43 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/BTB.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     btb_reg_reg     | Flip-flop |  432  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      BTB/36      |   16   |    1    |      4       |
|      BTB/36      |   16   |   10    |      4       |
|      BTB/37      |   16   |   16    |      4       |
======================================================

Inferred memory devices in process
	in routine BHR_PHT line 25 in file
		'/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/BHR_PHT.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pht_reg_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     bhr_reg_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    BHR_PHT/21    |   16   |    2    |      4       |
|    BHR_PHT/23    |   16   |    1    |      4       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/Controller.db:Controller'
Loaded 24 designs.
Current design is 'Controller'.
Controller CSR_Unit Decoder Imm_Extension JB_target_gen LD_Filter MUL Mux2to1 Mux3to1 Mux4to1 Program_Counter_reg Register_File FP_calculator ALU IF_ID_reg ID_EX_reg EX_MEM_reg MEM_WB_reg Branch_History_Buffer BTB BHR_PHT CPU SRAM_wrapper top
# SET POWER INTENT and ENVIRONMENT ###################################
current_design top
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (24 designs)              /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/src/top.db, etc
  N16ADFP_StdCellss0p72vm40c (library) /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db
  N16ADFP_StdCellff0p88v125c (library) /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellff0p88v125c.db
  N16ADFP_StdIOss0p72v1p62v125c (library) /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOss0p72v1p62v125c.db
  N16ADFP_StdIOff0p88v1p98vm40c (library) /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOff0p88v1p98vm40c.db
  SRAM_ss0p72v0p72vm40c_100a (library) /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/sim/SRAM/SRAM_ss0p72v0p72vm40c_100a.db
  SRAM_ff0p88v0p88v125c_100a (library) /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/sim/SRAM/SRAM_ff0p88v0p88v125c_100a.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#   Set Design Environment
set_host_options -max_core 8
1
source ../script/DC.sdc
Using operating conditions 'ss0p72vm40c' found in library 'N16ADFP_StdCellss0p72vm40c'.
Using operating conditions 'ff0p88v125c' found in library 'N16ADFP_StdCellff0p88v125c'.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: No output ports on design 'top'. (UID-17)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: No output ports on design 'top'. (UID-17)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design BTB, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_func7[6]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_func7[5]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_func7[4]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_func7[3]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_func7[2]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_func7[1]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_func7[0]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rs2_index[4]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rs2_index[3]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rs2_index[2]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rs2_index[1]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rs2_index[0]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rs1_index[4]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rs1_index[3]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rs1_index[2]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rs1_index[1]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rs1_index[0]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_func3[2]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_func3[1]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_func3[0]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rd_index[4]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rd_index[3]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rd_index[2]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rd_index[1]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_rd_index[0]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_op[6]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_op[5]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_op[4]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_op[3]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_op[2]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_op[1]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_op[0]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[31]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[30]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[29]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[28]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[27]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[26]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[25]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[24]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[23]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[22]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[21]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[20]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[19]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[18]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[17]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[16]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[15]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[14]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[13]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[12]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[11]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[10]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[9]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[8]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[7]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[6]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[5]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[4]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[3]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[2]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[1]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'WB_ld_data[0]' is connecting multiple ports. (UCN-1)
Warning: In the design BTB, net 'IF_btb_target_pc[31]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[31]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[30]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[29]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[28]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[27]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[26]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[25]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[24]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[23]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[22]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[21]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[20]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[19]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[18]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[17]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[16]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[15]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[14]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[13]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[12]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[11]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[10]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[9]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[8]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[7]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[6]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[5]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[4]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[3]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[2]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[1]' is connecting multiple ports. (UCN-1)
Warning: In the design Decoder, net 'ID_inst[0]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[31]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[30]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[29]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[28]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[27]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[26]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[25]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[24]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[23]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[22]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[21]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[20]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[19]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[18]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[17]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[16]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[15]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[14]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[13]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[12]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[11]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[10]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[9]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[8]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[7]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[6]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[5]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[4]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[3]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[2]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[1]' is connecting multiple ports. (UCN-1)
Warning: In the design MEM_WB_reg, net 'MEM_ld_data[0]' is connecting multiple ports. (UCN-1)
1
check_design
 
****************************************
check_design summary:
Version:     P-2019.03-SP1-1
Date:        Thu Oct  2 16:11:41 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    238
    Unconnected ports (LINT-28)                                   142
    Feedthrough (LINT-29)                                          64
    Shorted outputs (LINT-31)                                      15
    Constant outputs (LINT-52)                                     17

Cells                                                             107
    Cells do not drive (LINT-1)                                    39
    Connected to power or ground (LINT-32)                         66
    Nets connected to multiple pins on same cell (LINT-33)          2

Designs                                                             1
    Design has no outputs ports (LINT-25)                           1

Nets                                                                4
    Unloaded nets (LINT-2)                                          4
--------------------------------------------------------------------------------

Warning: In design 'BHR_PHT', cell 'C326' does not drive any nets. (LINT-1)
Warning: In design 'BHR_PHT', cell 'C330' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C557' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C558' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C559' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C560' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C561' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C597' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C598' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C671' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C672' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C673' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C674' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C675' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C676' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C677' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C678' does not drive any nets. (LINT-1)
Warning: In design 'CSR_Unit', cell 'C641' does not drive any nets. (LINT-1)
Warning: In design 'CSR_Unit', cell 'C642' does not drive any nets. (LINT-1)
Warning: In design 'CSR_Unit', cell 'C665' does not drive any nets. (LINT-1)
Warning: In design 'CSR_Unit', cell 'C666' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C799' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C811' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C813' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C820' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C824' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C827' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C841' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C845' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C849' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C853' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C857' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C868' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C875' does not drive any nets. (LINT-1)
Warning: In design 'FP_calculator', cell 'C878' does not drive any nets. (LINT-1)
Warning: In design 'top', net 'cpu/JB/SYNOPSYS_UNCONNECTED_1' driven by pin 'cpu/JB/add_15/Z_0' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/FP_unit/SYNOPSYS_UNCONNECTED_3' driven by pin 'cpu/alu/FP_unit/add_143/Z_1' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/FP_unit/SYNOPSYS_UNCONNECTED_2' driven by pin 'cpu/alu/FP_unit/add_140/Z_1' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/alu/FP_unit/SYNOPSYS_UNCONNECTED_1' driven by pin 'cpu/alu/FP_unit/add_137/Z_1' has no loads. (LINT-2)
Warning: Design 'top' does not have any output ports. (LINT-25)
Warning: In design 'SRAM_wrapper', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'ID_rd[4]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'ID_rd[3]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'ID_rd[2]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'ID_rd[1]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'ID_rd[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[31]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[30]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[29]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[28]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[27]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[26]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[25]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[24]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[23]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[22]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[21]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[20]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[19]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[18]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[17]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[16]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[15]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[14]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[13]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[12]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[11]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[10]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[9]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[8]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[7]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[6]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[5]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[4]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[3]' is not connected to any nets. (LINT-28)
Warning: In design 'Controller', port 'MEM_cal_out[2]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[31]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[30]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[29]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[28]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[27]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[26]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[25]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[24]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[23]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[22]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[21]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[20]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[19]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[18]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[17]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[16]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[1]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'IF_pc[0]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[31]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[30]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[29]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[28]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[27]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[26]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[25]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[24]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[23]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[22]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[21]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[20]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[19]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[18]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[17]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[16]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[1]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_pc[0]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[31]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[30]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[29]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[28]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[27]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[26]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[25]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[24]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'BTB', port 'EX_target_pc_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU', port 'func7[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU', port 'func7[0]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[31]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[30]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[29]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[28]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[27]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[26]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[25]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[24]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[23]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[22]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[21]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[20]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[19]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[18]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[17]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[16]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[15]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[14]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[13]' is not connected to any nets. (LINT-28)
Warning: In design 'EX_MEM_reg', port 'EX_imm_ext[12]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[31]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[30]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[29]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[28]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[27]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[26]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[25]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[24]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[23]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[22]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[21]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[20]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[19]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[18]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[17]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[16]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[15]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[14]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[13]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[12]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[11]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[10]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[9]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[8]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[7]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[6]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[5]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[4]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[3]' is not connected to any nets. (LINT-28)
Warning: In design 'LD_Filter', port 'cal_out[2]' is not connected to any nets. (LINT-28)
Warning: In design 'Decoder', input port 'ID_inst[31]' is connected directly to output port 'ID_func7[6]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[30]' is connected directly to output port 'ID_func7[5]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[29]' is connected directly to output port 'ID_func7[4]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[28]' is connected directly to output port 'ID_func7[3]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[27]' is connected directly to output port 'ID_func7[2]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[26]' is connected directly to output port 'ID_func7[1]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[25]' is connected directly to output port 'ID_func7[0]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[24]' is connected directly to output port 'ID_rs2_index[4]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[23]' is connected directly to output port 'ID_rs2_index[3]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[22]' is connected directly to output port 'ID_rs2_index[2]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[21]' is connected directly to output port 'ID_rs2_index[1]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[20]' is connected directly to output port 'ID_rs2_index[0]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[19]' is connected directly to output port 'ID_rs1_index[4]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[18]' is connected directly to output port 'ID_rs1_index[3]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[17]' is connected directly to output port 'ID_rs1_index[2]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[16]' is connected directly to output port 'ID_rs1_index[1]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[15]' is connected directly to output port 'ID_rs1_index[0]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[14]' is connected directly to output port 'ID_func3[2]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[13]' is connected directly to output port 'ID_func3[1]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[12]' is connected directly to output port 'ID_func3[0]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[11]' is connected directly to output port 'ID_rd_index[4]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[10]' is connected directly to output port 'ID_rd_index[3]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[9]' is connected directly to output port 'ID_rd_index[2]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[8]' is connected directly to output port 'ID_rd_index[1]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[7]' is connected directly to output port 'ID_rd_index[0]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[6]' is connected directly to output port 'ID_op[6]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[5]' is connected directly to output port 'ID_op[5]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[4]' is connected directly to output port 'ID_op[4]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[3]' is connected directly to output port 'ID_op[3]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[2]' is connected directly to output port 'ID_op[2]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[1]' is connected directly to output port 'ID_op[1]'. (LINT-29)
Warning: In design 'Decoder', input port 'ID_inst[0]' is connected directly to output port 'ID_op[0]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[31]' is connected directly to output port 'WB_ld_data[31]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[30]' is connected directly to output port 'WB_ld_data[30]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[29]' is connected directly to output port 'WB_ld_data[29]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[28]' is connected directly to output port 'WB_ld_data[28]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[27]' is connected directly to output port 'WB_ld_data[27]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[26]' is connected directly to output port 'WB_ld_data[26]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[25]' is connected directly to output port 'WB_ld_data[25]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[24]' is connected directly to output port 'WB_ld_data[24]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[23]' is connected directly to output port 'WB_ld_data[23]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[22]' is connected directly to output port 'WB_ld_data[22]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[21]' is connected directly to output port 'WB_ld_data[21]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[20]' is connected directly to output port 'WB_ld_data[20]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[19]' is connected directly to output port 'WB_ld_data[19]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[18]' is connected directly to output port 'WB_ld_data[18]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[17]' is connected directly to output port 'WB_ld_data[17]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[16]' is connected directly to output port 'WB_ld_data[16]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[15]' is connected directly to output port 'WB_ld_data[15]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[14]' is connected directly to output port 'WB_ld_data[14]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[13]' is connected directly to output port 'WB_ld_data[13]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[12]' is connected directly to output port 'WB_ld_data[12]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[11]' is connected directly to output port 'WB_ld_data[11]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[10]' is connected directly to output port 'WB_ld_data[10]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[9]' is connected directly to output port 'WB_ld_data[9]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[8]' is connected directly to output port 'WB_ld_data[8]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[7]' is connected directly to output port 'WB_ld_data[7]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[6]' is connected directly to output port 'WB_ld_data[6]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[5]' is connected directly to output port 'WB_ld_data[5]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[4]' is connected directly to output port 'WB_ld_data[4]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[3]' is connected directly to output port 'WB_ld_data[3]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[2]' is connected directly to output port 'WB_ld_data[2]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[1]' is connected directly to output port 'WB_ld_data[1]'. (LINT-29)
Warning: In design 'MEM_WB_reg', input port 'MEM_ld_data[0]' is connected directly to output port 'WB_ld_data[0]'. (LINT-29)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[16]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[17]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[18]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[19]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[20]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[21]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[22]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[23]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[24]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[25]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[26]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[27]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[28]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[29]'. (LINT-31)
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to output port 'IF_btb_target_pc[30]'. (LINT-31)
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CEB' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'WEB' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[31]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[30]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[29]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[28]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[27]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[26]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[25]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[24]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[23]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[22]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[21]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[20]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[19]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[18]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[17]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[16]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[15]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[14]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[13]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[12]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[11]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[10]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[9]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[8]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[7]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[6]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[5]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[4]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[3]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[2]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[1]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[0]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[31]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[30]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[29]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[28]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[27]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[26]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[25]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[24]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[23]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[22]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[21]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[20]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[19]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[18]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[17]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[16]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[15]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[14]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[13]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[12]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[11]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[10]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[9]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[8]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[7]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[6]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[5]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[4]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[3]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[1]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[0]' is connected to logic 0. 
Warning: In design 'top', the same net is connected to more than one pin on submodule 'IM1'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'CEB', 'DI[31]'', 'DI[30]', 'DI[29]', 'DI[28]', 'DI[27]', 'DI[26]', 'DI[25]', 'DI[24]', 'DI[23]', 'DI[22]', 'DI[21]', 'DI[20]', 'DI[19]', 'DI[18]', 'DI[17]', 'DI[16]', 'DI[15]', 'DI[14]', 'DI[13]', 'DI[12]', 'DI[11]', 'DI[10]', 'DI[9]', 'DI[8]', 'DI[7]', 'DI[6]', 'DI[5]', 'DI[4]', 'DI[3]', 'DI[2]', 'DI[1]', 'DI[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'IM1'. (LINT-33)
   Net 'n_Logic1_' is connected to pins 'WEB', 'BWEB[31]'', 'BWEB[30]', 'BWEB[29]', 'BWEB[28]', 'BWEB[27]', 'BWEB[26]', 'BWEB[25]', 'BWEB[24]', 'BWEB[23]', 'BWEB[22]', 'BWEB[21]', 'BWEB[20]', 'BWEB[19]', 'BWEB[18]', 'BWEB[17]', 'BWEB[16]', 'BWEB[15]', 'BWEB[14]', 'BWEB[13]', 'BWEB[12]', 'BWEB[11]', 'BWEB[10]', 'BWEB[9]', 'BWEB[8]', 'BWEB[7]', 'BWEB[6]', 'BWEB[5]', 'BWEB[4]', 'BWEB[3]', 'BWEB[2]', 'BWEB[1]', 'BWEB[0]'.
Warning: In design 'BTB', output port 'IF_btb_target_pc[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'BTB', output port 'IF_btb_target_pc[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'JB_target_gen', output port 'jb_target[0]' is connected directly to 'logic 0'. (LINT-52)
1
uniquify
Information: Uniquified 3 instances of design 'Mux2to1'. (OPT-1056)
Information: Uniquified 5 instances of design 'Mux3to1'. (OPT-1056)
Information: Uniquified 2 instances of design 'Register_File'. (OPT-1056)
Information: Uniquified 2 instances of design 'SRAM_wrapper'. (OPT-1056)
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
set_max_area 0
1
#   Synthesize circuit
compile -map_effort high -area_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.1 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.1 |     *     |
============================================================================


Information: There are 351 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: IO pad 'PVDD2CDGM_V' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2CDGM_H' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1CDGM_V' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1CDGM_H' is unusable: unknown logic function.  (OPT-1022)
Warning: Operating condition ss0p72vm40c set on design top has different process,
voltage and temperatures parameters than the parameters at which target library 
N16ADFP_StdCellff0p88v125c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SRAM_wrapper_0'
Warning: The trip points for the library named N16ADFP_StdIOss0p72v1p62v125c differ from those in the library named N16ADFP_StdCellss0p72vm40c. (TIM-164)
  Processing 'Mux3to1_0'
  Processing 'LD_Filter'
  Processing 'CSR_Unit'
  Processing 'MEM_WB_reg'
  Processing 'EX_MEM_reg'
  Processing 'Mux2to1_0'
  Processing 'MUL'
  Processing 'FP_calculator'
  Processing 'ALU'
  Processing 'JB_target_gen'
  Processing 'ID_EX_reg'
  Processing 'Register_File_0'
Information: The register 'register_reg_0__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'register_reg_0__0_' is a constant and will be removed. (OPT-1206)
  Processing 'Imm_Extension'
  Processing 'Decoder'
  Processing 'IF_ID_reg'
  Processing 'Program_Counter_reg'
  Processing 'BHR_PHT'
  Processing 'BTB'
Information: Added key list 'DesignWare' to design 'BTB'. (DDB-72)
  Processing 'Mux4to1'
  Processing 'Controller'
Information: Added key list 'DesignWare' to design 'Controller'. (DDB-72)
  Processing 'CPU'
  Processing 'top'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	cpu/alu/FP_unit/U45/A2 cpu/alu/FP_unit/U45/ZN cpu/alu/FP_unit/U44/B cpu/alu/FP_unit/U44/ZN cpu/alu/FP_unit/U130/B1 cpu/alu/FP_unit/U130/ZN cpu/alu/FP_unit/U98/A2 cpu/alu/FP_unit/U98/ZN cpu/alu/FP_unit/U96/A2 cpu/alu/FP_unit/U96/ZN 
Information: Timing loop detected. (OPT-150)
	cpu/alu/FP_unit/U94/A3 cpu/alu/FP_unit/U94/ZN cpu/alu/FP_unit/U45/B1 cpu/alu/FP_unit/U45/ZN cpu/alu/FP_unit/U44/B cpu/alu/FP_unit/U44/ZN cpu/alu/FP_unit/U130/B1 cpu/alu/FP_unit/U130/ZN cpu/alu/FP_unit/U98/A2 cpu/alu/FP_unit/U98/ZN 
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'cpu/alu/FP_unit/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'cpu/alu/FP_unit/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'cpu/alu/FP_unit/U45'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'cpu/alu/FP_unit/U94'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'cpu/alu/FP_unit/U94'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'cpu/alu/FP_unit/U94'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'ZN' on cell 'cpu/alu/FP_unit/U130'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'ZN' on cell 'cpu/alu/FP_unit/U130'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B2' and 'ZN' on cell 'cpu/alu/FP_unit/U130'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'cpu/alu/FP_unit/U103'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'cpu/alu/FP_unit/U101'
         to break a timing loop. (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'CPU_DW01_add_0'
  Processing 'CPU_DW01_add_1'
  Processing 'CSR_Unit_DW01_sub_0'
  Processing 'CSR_Unit_DW01_sub_1'
  Processing 'CSR_Unit_DW01_inc_0'
  Processing 'CSR_Unit_DW01_inc_1'
  Processing 'ALU_DW01_add_0'
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)
  Mapping 'DW_rightsh'
  Mapping 'DW_leftsh'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'ALU_DW01_cmp2_0'
  Processing 'ALU_DW01_add_1'
  Processing 'FP_calculator_DW01_inc_0'
  Processing 'FP_calculator_DW01_inc_1'
  Processing 'FP_calculator_DW01_sub_0'
  Processing 'FP_calculator_DW01_sub_1'
  Processing 'FP_calculator_DW01_sub_2'
  Processing 'FP_calculator_DW01_sub_3'
  Processing 'FP_calculator_DW01_dec_0'
  Processing 'FP_calculator_DW01_add_0'
  Mapping 'FP_calculator_DW_cmp_0'
  Mapping 'FP_calculator_DW_cmp_1'
  Processing 'FP_calculator_DW01_inc_2'
  Processing 'FP_calculator_DW01_sub_4'
  Processing 'FP_calculator_DW01_sub_5'
  Processing 'FP_calculator_DW01_add_1'
  Mapping 'FP_calculator_DW_cmp_2'
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'FP_calculator'. (DDB-72)
  Processing 'FP_calculator_DW01_sub_6'
  Mapping 'DW_rightsh'
  Processing 'FP_calculator_DW01_sub_7'
  Processing 'FP_calculator_DW01_cmp6_0'
  Processing 'JB_target_gen_DW01_add_0'
  Mapping 'MUL_DW_mult_tc_0'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellff0p88v125c.db'
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:41   21897.0      0.59     197.9       8.3                                0.00  
    0:00:41   21897.0      0.59     197.9       8.3                                0.00  
    0:00:41   22122.4      0.59     197.9       8.3                                0.00  
    0:00:43   23315.8      0.43     150.0       4.1                                0.00  
    0:00:57   24409.5      0.20      72.1       0.0                                0.00  
    0:00:58   24386.4      0.20      72.9       0.0                                0.00  
    0:00:58   24386.4      0.20      72.9       0.0                                0.00  
    0:00:58   24385.5      0.20      72.9       0.0                                0.00  
    0:01:15   24385.5      0.20      72.9       0.0                                0.00  
    0:01:22   18674.8      0.42     141.3       0.0                                0.00  
    0:01:24   18668.1      0.35     122.6       0.0                                0.00  
    0:01:26   18669.3      0.34     118.1       0.0                                0.00  
    0:01:26   18669.6      0.31     108.2       0.0                                0.00  
    0:01:26   18674.1      0.33     113.1       0.0                                0.00  
    0:01:27   18673.6      0.32     112.5       0.0                                0.00  
    0:01:27   18674.8      0.31     107.0       0.0                                0.00  
    0:01:27   18675.3      0.30     104.9       0.0                                0.00  
    0:01:27   18674.8      0.30     103.0       0.0                                0.00  
    0:01:28   18675.0      0.30     102.5       0.0                                0.00  
    0:01:28   18676.1      0.29     101.2       0.0                                0.00  
    0:01:28   18678.5      0.29      99.9       0.0                                0.00  
    0:01:28   18680.8      0.29     100.0       0.0                                0.00  
    0:01:28   18682.4      0.28      99.1       0.0                                0.00  
    0:01:29   18683.1      0.28      98.8       0.0                                0.00  
    0:01:29   18683.6      0.32     101.2       0.0                                0.00  
    0:01:29   18683.6      0.32     101.2       0.0                                0.00  
    0:01:29   18683.6      0.32     101.2       0.0                                0.00  
    0:01:29   18683.6      0.32     101.2       0.0                                0.00  
    0:01:29   18683.6      0.32     101.2       0.0                                0.00  
    0:01:29   18683.6      0.32     101.2       0.0                                0.00  
    0:01:29   18683.6      0.32     101.2       0.0                                0.00  
    0:01:30   18691.7      0.31      95.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:01:30   18702.5      0.28      92.5       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:01:31   18711.6      0.25      88.0       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_23_/D      0.00  
    0:01:32   18714.6      0.24      86.9       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_23_/D      0.00  
    0:01:33   18719.5      0.24      85.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_23_/D      0.00  
    0:01:33   18724.7      0.24      84.1       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_23_/D      0.00  
    0:01:34   18741.8      0.23      82.9       0.0 cpu/PC/current_pc_reg_9_/D      0.00  
    0:01:36   18774.0      0.22      78.8       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_23_/D      0.00  
    0:01:38   18796.5      0.21      74.6       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:38   18796.5      0.21      74.6       0.0                                0.00  
    0:01:39   18809.5      0.20      71.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_8_/D      0.00  
    0:01:40   18817.9      0.19      69.5       0.0 cpu/Reg_ID_EX/EX_rs2_data_reg_6_/D      0.00  
    0:01:40   18824.0      0.19      67.0       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_25_/D      0.00  
    0:01:40   18823.7      0.19      66.4       0.0 cpu/Reg_ID_EX/EX_rs2_reg_0_/D      0.00  
    0:01:41   18831.4      0.18      65.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:01:42   18834.6      0.18      64.9       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:01:42   18835.1      0.18      64.7       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:01:42   18840.1      0.18      64.3       0.0 cpu/Reg_ID_EX/EX_rs2_reg_0_/D      0.00  
    0:01:42   18843.3      0.18      64.2       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:01:43   18845.7      0.18      64.0       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:01:43   18848.3      0.18      63.8       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_8_/D      0.00  
    0:01:44   18851.5      0.18      63.6       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_8_/D      0.00  
    0:01:44   18854.2      0.18      63.2       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_8_/D      0.00  
    0:01:44   18854.8      0.18      63.2       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:01:45   18857.5      0.18      63.0       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D      0.00  
    0:01:45   18860.0      0.17      62.8       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_8_/D      0.00  
    0:01:46   18868.8      0.17      61.6       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:01:47   18871.9      0.17      61.2       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:47   18874.2      0.17      61.1       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:47   18876.5      0.17      60.8       0.0 cpu/PC/current_pc_reg_4_/D      0.00  
    0:01:47   18878.7      0.17      60.5       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:48   18880.3      0.17      60.5       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:48   18881.4      0.17      60.1       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:48   18882.4      0.17      60.1       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:48   18885.8      0.17      59.9       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:48   18887.8      0.17      59.8       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:49   18889.2      0.17      59.8       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:49   18891.0      0.17      59.6       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:49   18892.1      0.17      59.6       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:49   18893.5      0.17      59.6       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:49   18894.0      0.17      59.5       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:50   18895.7      0.17      59.4       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:50   18896.4      0.17      59.4       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:50   18896.6      0.17      59.4       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:50   18900.4      0.17      59.1       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:51   18906.2      0.16      58.5       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:51   18911.6      0.16      58.1       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:51   18914.7      0.16      57.9       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:52   18916.3      0.16      57.6       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:52   18920.2      0.16      57.3       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:52   18923.6      0.16      57.2       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:53   18925.5      0.16      57.0       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:53   18927.9      0.16      56.8       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:53   18931.1      0.16      56.6       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:53   18933.6      0.16      56.4       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:54   18936.3      0.16      56.3       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:54   18937.6      0.16      56.2       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:54   18938.6      0.16      56.2       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:54   18943.2      0.16      56.1       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:55   18944.4      0.16      56.0       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:55   18944.9      0.16      56.0       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:56   18950.1      0.16      55.5       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:56   18954.6      0.15      55.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:01:56   18955.7      0.15      54.9       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:57   18956.7      0.15      54.7       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:57   18958.6      0.15      54.7       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:57   18958.5      0.15      54.6       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:57   18959.1      0.15      54.6       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:58   18960.1      0.15      54.5       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:01:58   18960.9      0.15      54.4       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:01:59   18962.7      0.15      54.3       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:01:59   18963.9      0.15      54.2       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:00   18966.1      0.15      54.0       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:00   18966.0      0.15      54.0       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:00   18968.6      0.15      53.9       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:00   18969.8      0.15      53.8       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:01   18971.2      0.15      53.7       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:01   18972.2      0.15      53.6       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:01   18972.2      0.15      53.6       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:02   18974.4      0.15      53.4       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:03   18976.0      0.15      53.2       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:03   18977.0      0.15      53.1       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:03   18979.3      0.15      53.0       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:04   18979.6      0.15      52.9       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:04   18980.8      0.15      52.7       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:05   18984.2      0.15      52.6       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:05   18986.0      0.15      52.4       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:06   18986.9      0.15      52.2       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:06   18988.3      0.15      52.2       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:07   18989.4      0.15      52.1       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:07   18990.4      0.15      52.0       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:07   18990.4      0.15      52.0       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:08   18991.5      0.15      51.8       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:08   18992.4      0.14      51.6       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:09   18997.8      0.14      51.2       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:09   18997.9      0.14      51.2       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:10   19000.4      0.14      51.0       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:10   19000.3      0.14      51.0       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:10   19001.0      0.14      50.9       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:11   19003.4      0.14      50.7       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:12   19006.8      0.14      50.4       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:12   19010.2      0.14      50.2       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:13   19015.2      0.14      50.0       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:13   19015.9      0.14      50.0       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:14   19017.0      0.14      49.8       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:14   19019.3      0.14      49.7       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:15   19024.4      0.14      49.5       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:15   19027.8      0.14      49.2       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:16   19031.4      0.14      49.0       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:16   19034.3      0.14      48.7       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:16   19038.8      0.14      48.6       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:17   19040.2      0.14      48.4       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:17   19040.9      0.14      48.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:17   19042.8      0.14      48.2       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:18   19043.9      0.14      48.2       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:18   19045.3      0.14      48.1       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_20_/D      0.00  
    0:02:18   19045.5      0.14      48.1       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:18   19045.5      0.13      48.1       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:19   19047.1      0.13      48.0       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:19   19049.1      0.13      47.9       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:20   19048.9      0.13      47.9       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:20   19050.4      0.13      47.9       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:20   19051.2      0.13      47.8       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:20   19054.8      0.13      47.6       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:21   19054.8      0.13      47.6       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:21   19055.0      0.13      47.6       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:21   19056.7      0.13      47.5       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:22   19058.1      0.13      47.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:22   19059.8      0.13      47.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:22   19064.9      0.13      47.1       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:23   19066.1      0.13      47.1       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:23   19068.1      0.13      47.0       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:23   19069.5      0.13      47.0       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:24   19069.4      0.13      46.9       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:24   19071.6      0.13      46.8       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D      0.00  
    0:02:24   19072.1      0.13      46.8       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:24   19072.2      0.13      46.7       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:25   19073.5      0.13      46.6       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:02:26   19074.3      0.13      46.5       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:02:26   19075.3      0.13      46.5       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:02:26   19076.9      0.13      46.5       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:27   19076.9      0.13      46.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:02:27   19077.2      0.13      46.4       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:27   19076.9      0.13      46.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:02:27   19077.7      0.13      46.3       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:27   19079.3      0.13      46.3       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:28   19082.4      0.13      45.9       0.0 cpu/Reg_EX_MEM/MEM_cal_out_reg_23_/D      0.00  
    0:02:28   19083.9      0.13      45.8       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:28   19083.8      0.13      45.8       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:28   19085.1      0.13      45.7       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:29   19085.5      0.13      45.7       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:29   19085.5      0.13      45.6       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:29   19086.1      0.13      45.4       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:29   19086.3      0.13      45.4       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:30   19087.1      0.13      45.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_1_/D      0.00  
    0:02:30   19088.2      0.13      45.2       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:02:30   19090.7      0.13      44.8       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:02:30   19092.2      0.13      44.8       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:02:31   19096.2      0.13      44.6       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:02:31   19097.8      0.13      44.6       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_8_/D      0.00  
    0:02:31   19099.7      0.13      44.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_15_/D      0.00  
    0:02:32   19103.2      0.12      44.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_15_/D      0.00  
    0:02:32   19105.5      0.12      44.3       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:02:32   19106.9      0.12      44.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:32   19108.2      0.12      44.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:32   19108.8      0.12      44.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:33   19109.1      0.12      44.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:33   19109.2      0.12      44.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:33   19110.8      0.12      44.0       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:02:33   19111.5      0.12      43.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:34   19116.0      0.12      43.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:34   19117.3      0.12      43.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:34   19118.5      0.12      43.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:35   19120.8      0.12      43.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:35   19121.5      0.12      43.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:36   19124.4      0.12      43.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:36   19126.6      0.12      43.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:36   19126.6      0.12      43.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:36   19126.9      0.12      43.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:37   19127.3      0.12      43.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:37   19131.4      0.12      43.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:37   19134.3      0.12      42.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:38   19134.6      0.12      42.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:38   19134.3      0.12      42.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:38   19133.0      0.12      42.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:38   19134.7      0.12      42.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:39   19137.3      0.12      42.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:39   19135.9      0.12      42.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:39   19135.5      0.12      42.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:39   19136.9      0.12      42.3       0.0 cpu/csr/CSR_cycle_rsg_reg_63_/D      0.00  
    0:02:39   19137.4      0.12      42.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:40   19137.8      0.12      42.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:40   19139.1      0.12      42.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:40   19140.3      0.12      42.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:40   19140.7      0.12      42.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:41   19141.5      0.12      42.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:41   19142.2      0.12      42.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:41   19143.8      0.12      41.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:41   19144.1      0.12      41.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:41   19144.2      0.12      41.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:42   19145.8      0.12      41.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:42   19146.3      0.12      41.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:42   19147.3      0.12      41.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:42   19148.2      0.12      41.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:43   19149.0      0.12      41.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:43   19150.3      0.12      41.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:43   19151.7      0.12      41.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:43   19153.0      0.12      41.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:44   19154.3      0.12      41.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:44   19156.7      0.12      41.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:44   19158.8      0.12      41.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:45   19159.2      0.12      41.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:45   19159.8      0.12      41.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:45   19160.4      0.12      41.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:45   19161.8      0.12      41.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:46   19163.2      0.11      41.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:46   19166.3      0.11      41.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:46   19166.6      0.11      40.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:46   19169.2      0.11      40.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:46   19169.6      0.11      40.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:47   19172.5      0.11      40.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:47   19171.6      0.11      40.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:47   19172.3      0.11      40.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:47   19173.7      0.11      40.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:47   19174.3      0.11      40.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:47   19174.5      0.11      40.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:48   19176.1      0.11      40.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:48   19179.1      0.11      40.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:48   19179.5      0.11      40.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:48   19181.1      0.11      40.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:48   19182.2      0.11      40.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:49   19182.5      0.11      40.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:49   19183.8      0.11      40.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:49   19184.1      0.11      40.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:49   19186.4      0.11      39.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:49   19185.9      0.11      39.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:50   19187.0      0.11      39.8       0.0 cpu/csr/CSR_cycle_rsg_reg_63_/D      0.00  
    0:02:50   19189.4      0.11      39.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:50   19192.0      0.11      39.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:50   19193.5      0.11      39.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:50   19192.9      0.11      39.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:50   19194.0      0.11      39.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:51   19195.0      0.11      39.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:51   19193.7      0.11      39.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:51   19193.9      0.11      39.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:52   19194.1      0.11      39.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:52   19193.9      0.11      39.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:52   19195.7      0.11      39.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:52   19196.8      0.11      39.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:53   19196.6      0.11      39.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:53   19196.7      0.11      39.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:53   19196.8      0.11      39.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:53   19196.9      0.11      39.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:53   19197.7      0.11      39.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:54   19197.3      0.11      39.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:54   19199.2      0.11      39.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:54   19199.5      0.11      39.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:54   19200.2      0.11      39.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:54   19201.1      0.11      39.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:55   19202.9      0.11      39.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:55   19202.4      0.11      38.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:55   19204.1      0.11      38.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:55   19204.3      0.11      38.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:55   19205.3      0.11      38.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:55   19205.4      0.11      38.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:56   19205.2      0.11      38.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:56   19205.8      0.11      38.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:56   19206.4      0.11      38.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:56   19207.2      0.11      38.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:56   19209.4      0.11      38.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:56   19210.4      0.11      38.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:57   19210.5      0.11      38.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:57   19210.6      0.11      38.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:57   19210.7      0.11      38.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:57   19211.0      0.11      38.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:58   19210.8      0.11      38.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:58   19211.9      0.11      38.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:58   19212.9      0.11      38.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:58   19214.0      0.11      38.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:59   19214.3      0.11      38.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:59   19215.1      0.11      38.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:59   19215.3      0.11      38.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:59   19215.7      0.11      38.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:02:59   19217.7      0.11      38.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:00   19218.0      0.11      38.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:00   19219.7      0.11      38.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:00   19220.4      0.11      38.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:00   19220.6      0.11      38.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:00   19220.0      0.11      38.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:01   19220.2      0.11      38.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:01   19220.3      0.11      38.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:01   19220.6      0.11      38.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:01   19222.4      0.11      38.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:02   19223.1      0.11      38.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:02   19224.8      0.11      38.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:02   19225.3      0.11      38.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:02   19225.2      0.11      38.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:02   19224.9      0.11      38.0       0.0 cpu/csr/CSR_cycle_rsg_reg_63_/D      0.00  
    0:03:03   19226.0      0.11      38.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:03   19226.0      0.11      38.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:03   19226.6      0.11      38.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:03   19226.9      0.11      38.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:03   19226.9      0.11      37.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:03   19227.6      0.11      37.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:04   19228.5      0.11      37.9       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:04   19229.9      0.11      37.9       0.0 cpu/PC/current_pc_reg_1_/D      0.00  
    0:03:05   19231.4      0.11      37.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:05   19232.0      0.11      37.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:05   19232.1      0.11      37.8       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:05   19232.5      0.11      37.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:05   19232.2      0.11      37.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:06   19232.8      0.11      37.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:06   19232.8      0.11      37.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:06   19232.6      0.11      37.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:07   19232.5      0.11      37.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:07   19232.5      0.11      37.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:07   19233.1      0.11      37.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:07   19233.4      0.11      37.7       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:07   19234.2      0.11      37.6       0.0 cpu/PC/current_pc_reg_6_/D      0.00  
    0:03:08   19235.8      0.11      37.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:08   19239.2      0.11      37.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:08   19240.3      0.11      37.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:09   19240.5      0.11      37.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:09   19241.0      0.11      37.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:09   19241.6      0.11      37.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:10   19241.5      0.11      37.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:10   19241.7      0.11      37.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:10   19241.9      0.11      37.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:10   19243.6      0.11      37.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:10   19243.6      0.11      37.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:10   19244.2      0.11      37.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:11   19244.2      0.11      37.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:11   19243.7      0.10      37.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:11   19245.5      0.10      37.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:11   19245.5      0.10      37.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:12   19245.3      0.10      37.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:12   19244.9      0.10      37.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:12   19245.0      0.10      37.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:12   19244.8      0.10      37.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:12   19245.6      0.10      37.1       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:03:13   19245.6      0.10      37.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:13   19245.6      0.10      37.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:13   19244.1      0.10      37.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:13   19243.9      0.10      37.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:13   19243.3      0.10      37.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:14   19243.9      0.10      37.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:14   19245.3      0.10      37.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:14   19245.3      0.10      37.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:14   19246.5      0.10      37.1       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:03:15   19246.8      0.10      37.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:15   19246.9      0.10      37.1       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:15   19247.5      0.10      37.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:15   19248.1      0.10      37.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:16   19248.7      0.10      37.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:16   19250.3      0.10      37.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:16   19250.5      0.10      37.0       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:17   19252.8      0.10      36.7       0.0 cpu/csr/CSR_cycle_rsg_reg_63_/D      0.00  
    0:03:17   19254.4      0.10      36.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:17   19254.8      0.10      36.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:17   19255.2      0.10      36.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:17   19255.2      0.10      36.6       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:18   19256.0      0.10      36.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:18   19256.8      0.10      36.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:18   19257.2      0.10      36.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:19   19257.3      0.10      36.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:19   19257.3      0.10      36.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:19   19258.2      0.10      36.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:19   19258.2      0.10      36.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:19   19257.9      0.10      36.5       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:20   19258.5      0.10      36.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:20   19258.7      0.10      36.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:20   19258.7      0.10      36.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:21   19259.6      0.10      36.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:21   19259.6      0.10      36.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:21   19260.5      0.10      36.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:03:21   19260.1      0.10      36.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:21   19261.5      0.10      36.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:22   19262.1      0.10      36.4       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:22   19264.2      0.10      36.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:22   19264.5      0.10      36.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:23   19266.0      0.10      36.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:23   19265.4      0.10      36.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:23   19265.7      0.10      36.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:23   19266.6      0.10      36.3       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:24   19267.5      0.10      36.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:24   19267.5      0.10      36.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:44   19267.5      0.10      36.2       0.0                                0.00  
    0:03:45   19267.5      0.10      36.2       0.0 cpu/PC/current_pc_reg_7_/D      0.00  
    0:03:47   19267.9      0.10      36.2       0.0 cpu/PC/current_pc_reg_1_/D      0.00  
    0:03:48   19264.4      0.10      36.2       0.0 cpu/PC/current_pc_reg_10_/D      0.00  
    0:03:49   19263.8      0.10      35.8       0.0 cpu/PC/current_pc_reg_1_/D      0.00  
    0:03:50   19263.3      0.10      35.7       0.0 cpu/PC/current_pc_reg_1_/D      0.00  
    0:03:50   19264.1      0.10      35.6       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:51   19263.8      0.10      35.5       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:52   19261.8      0.10      35.5       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:53   19262.3      0.10      35.5       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:53   19261.6      0.10      35.5       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:54   19261.8      0.10      35.4       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:55   19262.7      0.10      35.3       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:56   19262.8      0.10      35.3       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:57   19263.2      0.10      35.3       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:57   19263.3      0.10      35.3       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:57   19263.6      0.10      35.2       0.0 cpu/Reg_ID_EX/EX_rs1_reg_1_/D      0.00  
    0:03:57   19264.4      0.10      35.2       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:57   19264.3      0.10      35.2       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:58   19264.0      0.10      35.2       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:58   19264.0      0.10      35.2       0.0 cpu/PC/current_pc_reg_11_/D      0.00  
    0:03:58   19263.7      0.10      35.2       0.0 cpu/PC/current_pc_reg_5_/D      0.00  
    0:03:58   19263.8      0.10      35.2       0.0 cpu/PC/current_pc_reg_8_/D      0.00  
    0:03:59   19263.8      0.10      35.2       0.0 cpu/PC/current_pc_reg_2_/D      0.00  
    0:04:00   19264.0      0.10      35.0       0.0 cpu/PC/current_pc_reg_0_/D      0.00  
    0:04:00   19263.7      0.10      35.0       0.0 cpu/Reg_ID_EX/EX_rs1_reg_1_/D      0.00  
    0:04:02   19264.5      0.10      34.9       0.0 cpu/PC/current_pc_reg_24_/D      0.00  
    0:04:04   19264.9      0.10      34.9       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:04:06   19265.0      0.10      34.9       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:06   19266.5      0.10      34.8       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:06   19266.5      0.10      34.8       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:07   19266.4      0.10      34.8       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:07   19266.7      0.10      34.8       0.0 cpu/PC/current_pc_reg_0_/D      0.00  
    0:04:07   19266.7      0.10      34.8       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:07   19266.9      0.10      34.8       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:07   19267.0      0.10      34.8       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:07   19266.8      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:08   19266.9      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:09   19267.7      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:10   19267.6      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:11   19267.7      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:12   19268.0      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:13   19268.1      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:14   19268.3      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:14   19268.7      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:14   19268.7      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:15   19269.8      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:15   19270.0      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:16   19270.2      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:17   19270.3      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:17   19270.7      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:19   19270.6      0.10      34.7       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:20   19271.5      0.10      34.6       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:20   19271.7      0.10      34.6       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:20   19271.6      0.10      34.6       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:23   19271.9      0.10      34.6       0.0 cpu/PC/current_pc_reg_26_/D      0.00  
    0:04:25   19272.1      0.10      34.6       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:26   19272.3      0.10      34.6       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:29   19272.7      0.10      34.6       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:29   19274.4      0.10      34.6       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:29   19274.3      0.10      34.6       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:31   19274.4      0.10      34.6       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:31   19274.6      0.10      34.6       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:33   19274.6      0.10      34.5       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:34   19274.6      0.10      34.5       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:34   19274.5      0.10      34.5       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:35   19274.3      0.10      34.5       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:04:35   19274.2      0.10      34.5       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:35   19274.5      0.10      34.5       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:35   19274.1      0.10      34.5       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:04:36   19274.2      0.10      34.5       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:36   19274.5      0.10      34.5       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:36   19274.5      0.10      34.5       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:37   19274.3      0.10      34.5       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:38   19274.6      0.10      34.5       0.0 cpu/PC/current_pc_reg_27_/D      0.00  
    0:04:40   19275.0      0.10      34.5       0.0 cpu/PC/current_pc_reg_28_/D      0.00  
    0:04:42   19275.6      0.10      34.4       0.0 cpu/PC/current_pc_reg_23_/D      0.00  
    0:04:43   19276.2      0.10      34.4       0.0 cpu/PC/current_pc_reg_23_/D      0.00  
    0:04:43   19276.2      0.10      34.4       0.0 cpu/PC/current_pc_reg_23_/D      0.00  
    0:04:43   19276.0      0.10      34.4       0.0 cpu/PC/current_pc_reg_23_/D      0.00  
    0:04:43   19276.9      0.10      34.4       0.0 cpu/PC/current_pc_reg_23_/D      0.00  
    0:04:43   19276.3      0.10      34.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_17_/D      0.00  
    0:04:44   19276.7      0.10      34.4       0.0 cpu/PC/current_pc_reg_23_/D      0.00  
    0:04:45   19276.8      0.10      34.4       0.0 cpu/PC/current_pc_reg_23_/D      0.00  
    0:04:45   19276.8      0.10      34.4       0.0                                0.00  
    0:04:45   19276.6      0.10      34.4       0.0                                0.00  


  Beginning Design Rule Fixing  (min_path)  (min_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:46   19276.6      0.10      34.4       0.0                               -7.95  
    0:04:46   19276.6      0.10      34.4       0.0 cpu/PC/current_pc_reg_23_/D     -7.95  
    0:04:46   19276.5      0.10      34.4       0.0 cpu/PC/current_pc_reg_23_/D     -7.95  
    0:04:47   19277.3      0.10      34.4       0.0 cpu/PC/current_pc_reg_23_/D     -7.95  
    0:04:47   19277.4      0.10      34.3       0.0 cpu/PC/current_pc_reg_23_/D     -7.95  
    0:04:47   19278.0      0.10      34.3       0.0 cpu/PC/current_pc_reg_23_/D     -7.95  
    0:04:47   19278.2      0.10      34.3       0.0 cpu/PC/current_pc_reg_23_/D     -7.95  
    0:04:48   19278.0      0.10      34.3       0.0 cpu/PC/current_pc_reg_23_/D     -7.95  
    0:04:48   19278.4      0.10      34.3       0.0 cpu/PC/current_pc_reg_23_/D     -7.95  
    0:04:48   19277.7      0.10      34.3       0.0 cpu/PC/current_pc_reg_23_/D     -7.95  
    0:04:48   19277.1      0.10      34.3       0.0 cpu/PC/current_pc_reg_23_/D     -7.95  
    0:04:49   19277.6      0.10      34.2       0.0 cpu/PC/current_pc_reg_23_/D     -7.95  
    0:04:50   19277.6      0.10      34.2       0.0                               -7.95  
    0:04:50   19276.9      0.10      34.2       0.0                               -7.95  
    0:04:51   19277.9      0.10      34.2       0.0                               -7.95  
    0:04:51   19278.4      0.10      34.2       0.0                               -7.95  
    0:04:52   19278.4      0.10      34.2       0.0                               -7.95  
    0:04:52   19278.4      0.10      34.2       0.0                               -7.95  
    0:04:53   19278.1      0.10      34.1       0.0                               -7.95  
    0:04:54   19278.5      0.10      34.1       0.0                               -7.95  
    0:04:54   19279.1      0.10      34.1       0.0                               -7.95  
    0:04:55   19279.9      0.10      34.1       0.0                               -7.95  
    0:04:55   19280.5      0.10      34.0       0.0                               -7.95  
    0:04:56   19281.5      0.10      34.0       0.0                               -7.95  
    0:04:57   19281.5      0.10      34.0       0.0                               -7.95  
    0:04:57   19282.0      0.10      34.0       0.0                               -7.95  
    0:04:57   19282.6      0.10      33.9       0.0                               -7.95  
    0:04:58   19283.2      0.10      33.9       0.0                               -7.95  
    0:04:59   19283.2      0.10      33.9       0.0                               -7.95  
    0:04:59   19283.2      0.10      33.9       0.0                               -7.91  
    0:04:59   19283.2      0.10      33.9       0.0                               -7.91  
    0:04:59   19283.9      0.10      33.9       0.0                               -7.89  
    0:04:59   19283.8      0.10      33.9       0.0                               -7.89  
    0:05:00   19284.3      0.10      33.9       0.0                               -7.89  
    0:05:00   19284.4      0.10      33.8       0.0                               -7.89  
    0:05:00   19284.9      0.10      33.6       0.0                               -7.91  
    0:05:01   19277.9      0.10      33.1       0.0                               -7.91  
    0:05:01   19277.7      0.10      33.1       0.0                               -7.91  
    0:05:02   19277.7      0.10      33.0       0.0                               -8.10  
    0:05:02   19277.5      0.10      32.8       0.0                               -8.10  
    0:05:02   19278.5      0.10      32.4       0.0                               -8.10  
    0:05:02   19278.3      0.10      32.4       0.0                               -8.10  
    0:05:03   19277.8      0.10      32.4       0.0                               -8.10  
    0:05:03   19278.6      0.10      32.4       0.0                               -8.18  
    0:05:03   19279.8      0.09      32.9       0.0                               -8.26  
    0:05:03   19279.7      0.09      32.9       0.0                               -8.26  
    0:05:04   19279.8      0.09      32.9       0.0                               -8.26  
    0:05:04   19279.3      0.09      32.9       0.0                               -8.26  
    0:05:04   19279.2      0.09      32.7       0.0                               -8.26  
    0:05:04   19279.4      0.09      32.7       0.0                               -8.26  
    0:05:05   19279.4      0.09      32.7       0.0                               -8.26  
    0:05:05   19280.7      0.09      32.6       0.0                               -8.26  
    0:05:05   19281.4      0.09      32.6       0.0                               -8.26  
    0:05:06   19282.5      0.09      32.6       0.0                               -8.26  
    0:05:06   19285.2      0.09      32.5       0.0                               -8.26  
    0:05:06   19285.8      0.09      32.5       0.0                               -8.26  
    0:05:07   19286.1      0.09      32.5       0.0                               -8.26  
    0:05:07   19286.1      0.09      32.5       0.0                               -8.21  
    0:05:08   19286.2      0.09      32.5       0.0                               -8.20  


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:05:08   19286.2      0.09      32.5       0.0                               -8.20  
    0:05:08   19286.2      0.09      32.5       0.0                               -8.20  
    0:05:10   19245.8      0.10      33.4       0.0                               -8.20  
    0:05:12   19236.9      0.10      33.8       0.0                               -8.20  
    0:05:12   19233.6      0.10      33.7       0.0                               -8.20  
    0:05:13   19231.6      0.10      33.7       0.0                               -8.20  
    0:05:13   19230.8      0.10      33.7       0.0                               -8.20  
    0:05:13   19230.8      0.10      33.7       0.0                               -8.20  
    0:05:14   19231.5      0.10      33.4       0.0 cpu/PC/current_pc_reg_0_/D     -8.20  
    0:05:14   19231.8      0.10      33.2       0.0 cpu/PC/current_pc_reg_0_/D     -8.20  
    0:05:16   19233.0      0.10      33.2       0.0 cpu/PC/current_pc_reg_0_/D     -8.20  
    0:05:17   19245.6      0.10      33.2       0.0                               -8.21  
    0:05:18   19192.3      0.12      40.4       0.0                               -8.21  
    0:05:18   19176.9      0.12      40.0       0.0                               -8.21  
    0:05:18   19175.0      0.12      40.0       0.0                               -8.21  
    0:05:18   19175.0      0.12      40.0       0.0                               -8.21  
    0:05:18   19175.0      0.12      40.0       0.0                               -8.21  
    0:05:18   19175.0      0.12      40.0       0.0                               -8.21  
    0:05:18   19175.0      0.12      40.0       0.0                               -8.21  
    0:05:18   19175.0      0.12      40.0       0.0                               -8.21  
    0:05:19   19182.3      0.10      35.2       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:21   19185.2      0.10      34.2       0.0 cpu/PC/current_pc_reg_14_/D     -8.20  
    0:05:22   19189.5      0.10      34.0       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:23   19190.8      0.10      33.9       0.0 cpu/PC/current_pc_reg_14_/D     -8.20  
    0:05:23   19191.2      0.10      33.8       0.0 cpu/PC/current_pc_reg_14_/D     -8.20  
    0:05:24   19192.0      0.10      33.7       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:25   19193.5      0.10      33.6       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:26   19194.4      0.10      33.6       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:27   19194.6      0.10      33.6       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:28   19197.9      0.10      34.1       0.0 cpu/Reg_ID_EX/EX_op_reg_5_/D     -8.20  
    0:05:28   19199.1      0.10      34.0       0.0 cpu/Reg_ID_EX/EX_op_reg_5_/D     -8.20  
    0:05:29   19199.1      0.10      34.0       0.0 cpu/Reg_ID_EX/EX_op_reg_5_/D     -8.20  
    0:05:29   19199.7      0.10      34.0       0.0 cpu/Reg_ID_EX/EX_op_reg_5_/D     -8.20  
    0:05:29   19199.6      0.10      34.0       0.0 cpu/Reg_ID_EX/EX_op_reg_5_/D     -8.20  
    0:05:29   19199.7      0.10      34.0       0.0 cpu/PC/current_pc_reg_11_/D     -8.20  
    0:05:30   19200.2      0.10      34.0       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:30   19200.4      0.10      33.9       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:31   19200.6      0.10      33.9       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:31   19201.0      0.10      33.9       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:31   19201.6      0.10      33.9       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:31   19202.6      0.10      33.9       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:32   19202.5      0.10      33.9       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:32   19203.0      0.10      33.9       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:33   19204.6      0.10      33.8       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:33   19205.1      0.10      33.8       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D     -8.20  
    0:05:33   19206.0      0.10      33.8       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:33   19206.4      0.10      33.8       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:34   19206.6      0.10      33.8       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:34   19206.1      0.10      33.7       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:35   19207.5      0.10      33.7       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:35   19208.1      0.10      33.7       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:35   19209.0      0.10      33.7       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:36   19208.7      0.10      33.6       0.0 cpu/PC/current_pc_reg_14_/D     -8.20  
    0:05:36   19211.2      0.10      33.6       0.0 cpu/PC/current_pc_reg_8_/D     -8.20  
    0:05:36   19212.6      0.10      33.6       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D     -8.20  
    0:05:37   19213.2      0.10      33.5       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:37   19212.6      0.10      33.5       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:37   19212.1      0.10      33.5       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:38   19212.5      0.10      33.5       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:38   19213.1      0.10      33.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:38   19213.6      0.10      33.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:39   19214.2      0.10      33.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:39   19215.0      0.10      33.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:39   19215.4      0.10      33.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:40   19214.0      0.10      33.4       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:40   19214.2      0.10      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:40   19214.6      0.10      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:41   19215.1      0.10      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:41   19215.7      0.10      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:41   19215.9      0.10      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:42   19216.9      0.10      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:43   19217.4      0.10      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:43   19217.2      0.10      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:43   19217.1      0.10      33.3       0.0 cpu/PC/current_pc_reg_7_/D     -8.20  
    0:05:44   19216.7      0.10      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:44   19217.1      0.09      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:45   19217.9      0.09      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:45   19218.0      0.09      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:46   19218.2      0.09      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:47   19218.5      0.09      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D     -8.20  
    0:05:47   19219.4      0.09      33.2       0.0 cpu/PC/current_pc_reg_2_/D     -8.20  
    0:05:48   19218.7      0.09      33.2       0.0                               -8.20  
    0:05:48   19218.0      0.09      33.2       0.0                               -8.20  
    0:05:48   19216.7      0.09      33.2       0.0                               -8.20  
    0:05:49   19215.9      0.09      33.2       0.0                               -8.20  
    0:05:49   19215.8      0.09      33.2       0.0                               -8.20  
    0:05:49   19213.8      0.09      33.2       0.0                               -8.20  
    0:05:49   19212.2      0.09      33.2       0.0                               -8.20  
    0:05:49   19208.8      0.09      33.2       0.0                               -8.20  
    0:05:50   19207.9      0.09      33.2       0.0                               -8.20  
    0:05:50   19205.9      0.09      33.2       0.0                               -8.20  
    0:05:50   19201.6      0.09      33.2       0.0                               -8.20  
    0:05:51   19197.9      0.09      33.2       0.0                               -8.20  
    0:05:51   19193.4      0.09      33.2       0.0                               -8.20  
    0:05:51   19191.8      0.09      33.2       0.0                               -8.20  
    0:05:51   19188.0      0.09      33.2       0.0                               -8.20  
    0:05:51   19184.1      0.09      33.2       0.0                               -8.20  
    0:05:52   19177.9      0.09      33.2       0.0                               -8.20  
    0:05:52   19173.5      0.09      33.2       0.0                               -8.20  
    0:05:52   19169.2      0.09      33.2       0.0                               -8.20  
    0:05:52   19166.0      0.09      33.2       0.0                               -8.20  
    0:05:53   19160.0      0.09      33.2       0.0                               -8.20  
    0:05:53   19156.1      0.09      33.2       0.0                               -8.20  
    0:05:53   19152.2      0.09      33.2       0.0                               -8.20  
    0:05:53   19147.9      0.09      33.2       0.0                               -8.20  
    0:05:54   19147.0      0.09      33.2       0.0                               -8.20  
    0:05:54   19144.3      0.09      33.2       0.0                               -8.20  
    0:05:56   19099.3      0.09      33.2       0.0                               -8.20  
    0:05:57   19055.6      0.09      33.2       0.0                               -8.20  
    0:05:58   19020.0      0.09      33.1       0.0                               -8.20  
    0:05:59   18996.9      0.09      33.1       0.0                               -8.20  
    0:05:59   18968.3      0.09      33.1       0.0                               -8.20  
    0:06:00   18935.2      0.09      33.1       0.0                               -8.20  
    0:06:01   18925.5      0.09      33.1       0.0                               -8.20  
    0:06:01   18911.1      0.09      33.1       0.0                               -8.15  
    0:06:01   18905.1      0.09      33.1       0.0                               -8.15  
    0:06:02   18901.9      0.09      33.1       0.0                               -8.15  
    0:06:02   18901.8      0.09      33.1       0.0                               -8.15  
    0:06:03   18901.1      0.09      33.1       0.0                               -8.15  
    0:06:04   18895.0      0.09      33.1       0.0                               -8.15  
    0:06:04   18891.3      0.09      33.1       0.0                               -8.13  
    0:06:05   18889.8      0.09      33.1       0.0                               -8.13  
    0:06:06   18886.4      0.09      33.1       0.0                               -8.13  
    0:06:06   18885.1      0.09      33.1       0.0                               -8.13  
    0:06:07   18864.1      0.10      35.0       0.0                               -8.13  
    0:06:07   18858.3      0.10      35.0       0.0                               -8.13  
    0:06:07   18857.6      0.10      35.0       0.0                               -8.13  
    0:06:07   18857.6      0.10      35.0       0.0                               -8.13  
    0:06:07   18857.6      0.10      35.0       0.0                               -8.13  
    0:06:07   18857.6      0.10      35.0       0.0                               -8.13  
    0:06:07   18857.6      0.10      35.0       0.0                               -8.13  
    0:06:07   18857.6      0.10      35.0       0.0                               -8.13  
    0:06:08   18859.6      0.10      33.5       0.0 cpu/PC/current_pc_reg_29_/D     -8.13  
    0:06:09   18860.7      0.10      33.5       0.0 cpu/PC/current_pc_reg_5_/D     -8.13  
    0:06:10   18861.5      0.09      33.5       0.0 cpu/PC/current_pc_reg_5_/D     -8.13  
    0:06:10   18863.5      0.09      33.4       0.0 cpu/PC/current_pc_reg_5_/D     -8.13  
    0:06:11   18866.0      0.09      33.3       0.0 cpu/PC/current_pc_reg_5_/D     -8.13  
    0:06:12   18867.4      0.09      33.3       0.0 cpu/PC/current_pc_reg_29_/D     -8.13  
    0:06:13   18870.3      0.09      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D     -8.16  
    0:06:14   18870.8      0.09      33.3       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D     -8.16  
    0:06:14   18871.1      0.09      33.3       0.0 cpu/PC/current_pc_reg_20_/D     -8.16  
    0:06:15   18872.6      0.09      33.3       0.0 cpu/PC/current_pc_reg_20_/D     -8.16  
    0:06:15   18872.6      0.09      33.2       0.0 cpu/PC/current_pc_reg_20_/D     -8.16  
    0:06:15   18873.4      0.09      33.2       0.0 cpu/PC/current_pc_reg_20_/D     -8.16  
    0:06:16   18875.5      0.09      33.2       0.0 cpu/PC/current_pc_reg_20_/D     -8.16  
    0:06:16   18876.1      0.09      33.2       0.0 cpu/PC/current_pc_reg_20_/D     -8.16  
    0:06:17   18876.7      0.09      33.1       0.0 cpu/PC/current_pc_reg_20_/D     -8.16  
    0:06:18   18877.0      0.09      33.1       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_16_/D     -8.16  
    0:06:19   18877.3      0.09      33.1       0.0                               -8.16  
    0:06:20   18876.9      0.09      33.0       0.0                               -8.16  
    0:06:20   18876.4      0.09      33.0       0.0                               -8.16  
    0:06:20   18875.9      0.09      33.1       0.0                               -8.16  
    0:06:20   18875.2      0.09      33.1       0.0                               -8.16  
    0:06:20   18873.2      0.09      33.1       0.0                               -8.16  
    0:06:21   18872.5      0.09      33.1       0.0                               -8.16  
    0:06:21   18872.1      0.09      33.1       0.0                               -8.16  
    0:06:21   18871.2      0.09      33.1       0.0                               -8.16  
    0:06:21   18870.0      0.09      33.1       0.0                               -8.16  
    0:06:22   18869.5      0.09      33.1       0.0                               -8.16  
    0:06:22   18869.3      0.09      33.1       0.0                               -8.16  
    0:06:22   18868.7      0.09      33.1       0.0                               -8.16  
    0:06:22   18868.5      0.09      33.1       0.0                               -8.16  
    0:06:22   18868.3      0.09      33.1       0.0                               -8.16  
    0:06:22   18867.0      0.09      33.1       0.0                               -8.16  
    0:06:23   18866.3      0.09      33.1       0.0                               -8.16  
    0:06:23   18865.7      0.09      33.1       0.0                               -8.16  
    0:06:23   18865.6      0.09      33.1       0.0                               -8.16  
    0:06:24   18865.6      0.09      33.1       0.0                               -8.16  
    0:06:35   18857.3      0.10      35.7       0.0                               -8.16  
    0:06:39   18851.0      0.10      35.8       0.0                               -8.16  
    0:06:43   18846.3      0.10      35.8       0.0                               -8.16  
    0:06:46   18841.7      0.10      35.5       0.0                               -8.16  
    0:06:49   18839.4      0.10      35.9       0.0                               -8.16  
    0:06:52   18836.7      0.10      35.8       0.0                               -8.16  
    0:06:54   18834.1      0.10      35.8       0.0                               -8.16  
    0:06:56   18832.4      0.10      35.8       0.0                               -8.16  
    0:06:58   18831.4      0.10      35.8       0.0                               -8.16  
    0:06:59   18829.7      0.10      35.8       0.0                               -8.16  
    0:07:00   18828.1      0.10      35.8       0.0                               -8.16  
    0:07:01   18827.2      0.10      35.8       0.0                               -8.16  
    0:07:02   18826.7      0.10      35.8       0.0                               -8.16  
    0:07:02   18825.5      0.10      35.8       0.0                               -8.16  
    0:07:03   18824.2      0.10      35.8       0.0                               -8.16  
    0:07:03   18823.7      0.10      36.1       0.0                               -8.16  
    0:07:03   18823.7      0.10      36.1       0.0                               -8.16  
    0:07:03   18823.7      0.10      36.1       0.0                               -8.16  
    0:07:04   18804.1      0.12      39.0       0.0                               -8.16  
    0:07:04   18798.4      0.12      39.0       0.0                               -8.16  
    0:07:04   18797.4      0.12      39.0       0.0                               -8.16  
    0:07:04   18797.4      0.12      39.0       0.0                               -8.16  
    0:07:04   18797.4      0.12      39.0       0.0                               -8.16  
    0:07:04   18797.4      0.12      39.0       0.0                               -8.16  
    0:07:04   18797.4      0.12      39.0       0.0                               -8.16  
    0:07:04   18797.4      0.12      39.0       0.0                               -8.16  
    0:07:05   18801.0      0.10      36.2       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:06   18802.4      0.10      36.2       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:06   18803.8      0.10      36.1       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:07   18805.2      0.10      35.8       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:08   18807.2      0.10      35.6       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:09   18808.4      0.10      35.5       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:09   18809.2      0.10      35.5       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:10   18811.4      0.10      35.3       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:10   18812.2      0.10      35.3       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:11   18812.9      0.10      35.3       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:11   18813.7      0.10      35.2       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:12   18813.7      0.10      35.2       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:13   18815.8      0.10      35.1       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:14   18816.6      0.10      35.1       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:14   18816.9      0.10      35.1       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:15   18817.8      0.10      35.0       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:15   18818.5      0.10      34.9       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:16   18819.4      0.10      34.8       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:16   18819.8      0.10      34.7       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:16   18819.8      0.10      34.7       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:17   18822.2      0.10      34.6       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:18   18823.0      0.10      34.4       0.0 cpu/PC/current_pc_reg_5_/D     -8.16  
    0:07:18   18822.8      0.10      34.4       0.0 cpu/PC/current_pc_reg_3_/D     -8.16  
    0:07:18   18822.8      0.10      34.3       0.0 cpu/PC/current_pc_reg_3_/D     -8.16  
    0:07:19   18823.3      0.10      34.3       0.0 cpu/PC/current_pc_reg_3_/D     -8.16  
    0:07:19   18823.5      0.10      34.3       0.0 cpu/PC/current_pc_reg_7_/D     -8.16  
    0:07:19   18823.6      0.10      34.1       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:20   18824.0      0.10      34.1       0.0 cpu/PC/current_pc_reg_3_/D     -8.16  
    0:07:20   18823.8      0.10      34.1       0.0 cpu/PC/current_pc_reg_3_/D     -8.16  
    0:07:21   18823.8      0.10      34.0       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:22   18824.1      0.10      34.0       0.0 cpu/PC/current_pc_reg_6_/D     -8.16  
    0:07:22   18824.2      0.10      34.0       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:23   18825.1      0.10      34.0       0.0 cpu/PC/current_pc_reg_6_/D     -8.16  
    0:07:24   18825.1      0.10      34.0       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:24   18825.2      0.10      34.0       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:25   18825.2      0.10      34.0       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:25   18825.3      0.10      34.0       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:25   18826.1      0.10      34.0       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:25   18826.2      0.10      34.0       0.0 cpu/PC/current_pc_reg_6_/D     -8.16  
    0:07:26   18826.4      0.10      33.9       0.0 cpu/PC/current_pc_reg_6_/D     -8.16  
    0:07:26   18826.6      0.10      33.9       0.0 cpu/PC/current_pc_reg_6_/D     -8.16  
    0:07:27   18826.6      0.10      33.9       0.0 cpu/PC/current_pc_reg_6_/D     -8.16  
    0:07:27   18826.3      0.10      33.9       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:28   18826.3      0.10      33.9       0.0 cpu/PC/current_pc_reg_31_/D     -8.16  
    0:07:28   18826.3      0.10      34.1       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:29   18825.8      0.10      34.0       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:29   18826.8      0.10      33.9       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:29   18827.8      0.10      33.8       0.0 cpu/PC/current_pc_reg_14_/D     -8.16  
    0:07:29   18827.8      0.10      33.8       0.0 cpu/PC/current_pc_reg_10_/D     -8.16  
    0:07:30   18827.8      0.10      33.8       0.0 cpu/PC/current_pc_reg_31_/D     -8.16  
    0:07:30   18828.0      0.10      33.8       0.0 cpu/PC/current_pc_reg_14_/D     -8.16  
    0:07:30   18828.5      0.10      33.8       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:30   18829.1      0.10      33.7       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:30   18829.0      0.10      33.7       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:30   18829.1      0.10      33.7       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:31   18829.4      0.10      33.6       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:31   18829.4      0.10      33.6       0.0 cpu/PC/current_pc_reg_2_/D     -8.16  
    0:07:32   18829.6      0.10      33.6       0.0 cpu/PC/current_pc_reg_14_/D     -8.16  
    0:07:33   18830.0      0.10      33.6       0.0 cpu/PC/current_pc_reg_6_/D     -8.16  
    0:07:33   18830.0      0.10      33.6       0.0 cpu/PC/current_pc_reg_21_/D     -8.16  
    0:07:34   18870.3      0.10      33.6       0.0 DM1/i_SRAM/BWEB[0]            -3.02  
    0:07:35   18873.0      0.10      33.6       0.0 DM1/i_SRAM/BWEB[8]            -2.35  
    0:07:36   18876.8      0.10      33.6       0.0 DM1/i_SRAM/BWEB[17]           -1.58  
    0:07:37   18888.9      0.10      33.6       0.0 DM1/i_SRAM/A[12]              -0.21  
    0:07:38   18892.3      0.09      33.6       0.0                                0.00  
    0:07:38   18892.1      0.09      33.5       0.0                                0.00  
    0:07:39   18892.1      0.09      33.5       0.0                                0.00  
    0:07:39   18891.9      0.09      33.5       0.0                                0.00  
    0:07:40   18892.1      0.09      33.5       0.0                                0.00  
    0:07:40   18892.0      0.09      33.5       0.0                                0.00  
    0:07:40   18892.0      0.09      33.5       0.0                                0.00  
    0:07:41   18892.0      0.09      33.5       0.0                                0.00  
    0:07:41   18891.8      0.09      33.5       0.0                                0.00  
    0:07:41   18891.7      0.09      33.5       0.0                                0.00  
    0:07:41   18891.6      0.09      33.5       0.0                                0.00  
    0:07:42   18891.7      0.09      33.5       0.0                                0.00  
    0:07:42   18891.6      0.09      33.5       0.0                                0.00  
    0:07:42   18891.6      0.09      33.4       0.0                                0.00  
    0:07:42   18891.3      0.09      33.4       0.0                                0.00  
    0:07:42   18892.0      0.09      33.4       0.0                                0.00  
    0:07:42   18891.8      0.09      33.3       0.0                                0.00  
    0:07:43   18891.9      0.09      33.3       0.0                                0.00  
    0:07:43   18892.2      0.09      33.3       0.0                                0.00  
    0:07:43   18892.2      0.09      33.3       0.0                                0.00  
    0:07:43   18893.0      0.09      33.3       0.0                                0.00  
    0:07:44   18894.1      0.09      33.3       0.0                                0.00  
    0:07:44   18897.2      0.09      33.2       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:45   18897.3      0.09      33.2       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:45   18897.5      0.09      33.2       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:46   18898.2      0.09      33.2       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:46   18898.8      0.09      33.2       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:47   18900.2      0.09      33.2       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:47   18900.4      0.09      33.1       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:47   18900.9      0.09      33.0       0.0 cpu/Reg_EX_MEM/MEM_rs2_data_reg_9_/D      0.00  
    0:07:48   18900.7      0.09      33.0       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:48   18900.8      0.09      33.0       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:48   18901.0      0.09      33.0       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:49   18901.5      0.09      32.9       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:49   18901.3      0.09      32.8       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:49   18901.8      0.09      32.8       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:50   18902.6      0.09      32.7       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:50   18904.5      0.09      32.7       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:51   18905.1      0.09      32.7       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:51   18905.5      0.09      32.7       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:52   18906.1      0.09      32.7       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:52   18906.2      0.09      32.7       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:52   18906.8      0.09      32.7       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:53   18906.9      0.09      32.6       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:53   18907.4      0.09      32.5       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:53   18907.6      0.09      32.5       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:54   18907.8      0.09      32.5       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:54   18908.2      0.09      32.5       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:55   18908.4      0.09      32.5       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:55   18909.5      0.09      32.4       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:56   18910.5      0.09      32.4       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:56   18911.0      0.09      32.4       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:57   18911.2      0.09      32.4       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:57   18911.4      0.09      32.3       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:58   18911.3      0.09      32.3       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:58   18911.1      0.09      32.3       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:07:58   18911.1      0.09      32.3       0.0 cpu/PC/current_pc_reg_22_/D      0.00  
    0:08:02   18911.5      0.09      32.4       0.0                                0.00  
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOss0p72v1p62v125c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOff0p88v1p98vm40c.db'
Loading db file '/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/sim/SRAM/SRAM_ss0p72v0p72vm40c_100a.db'
Loading db file '/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/sim/SRAM/SRAM_ff0p88v0p88v125c_100a.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'DM1/CLK': 3003 load(s), 1 driver(s)
1
#   Create Report
#timing report(setup time)
report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 4 -sort_by group > ../syn/timing_max_rpt.txt
#timing report(hold time)
report_timing -path full -delay min -nworst 1 -max_paths 1 -significant_digits 4 -sort_by group > ../syn/timing_min_rpt.txt
#area report
report_area -nosplit > ../syn/area_rpt.txt
#report power
report_power -analysis_effort low > ../syn/power_rpt.txt
#   Save syntheized file
write -hierarchy -format verilog -output {../syn/top_syn.v}
Writing verilog file '/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/syn/top_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module JB_target_gen using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module FP_calculator using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module MUL using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 17 nets to module CPU using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf -version 3.0 -context verilog {../syn/top_syn.sdf}
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/syn/top_syn.sdf'. (WT-3)
1
1
dc_shell> exit

Thank you...
