// Seed: 2641255520
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47
);
  inout wire id_47;
  output wire id_46;
  inout wire id_45;
  output wire id_44;
  input wire id_43;
  input wire id_42;
  input wire id_41;
  input wire id_40;
  inout wire id_39;
  output wire id_38;
  output wire id_37;
  input wire id_36;
  output wire id_35;
  input wire id_34;
  input wire id_33;
  input wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_48[1 : 1];
  localparam id_49 = 1;
  wire ["" : 1] id_50;
endmodule
module module_1 #(
    parameter id_18 = 32'd52,
    parameter id_3  = 32'd20,
    parameter id_6  = 32'd57
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_2,
      id_14,
      id_2,
      id_1,
      id_1,
      id_4,
      id_2,
      id_13,
      id_14,
      id_7,
      id_11,
      id_13,
      id_8,
      id_12,
      id_2,
      id_13,
      id_15,
      id_4,
      id_11,
      id_16,
      id_11,
      id_13,
      id_14,
      id_1,
      id_16,
      id_4,
      id_4,
      id_11,
      id_11,
      id_13,
      id_16,
      id_14,
      id_4,
      id_5,
      id_5,
      id_1,
      id_12,
      id_16,
      id_2,
      id_14,
      id_2,
      id_12,
      id_4,
      id_13,
      id_15
  );
  inout reg id_10;
  output logic [7:0] id_9;
  input wire id_8;
  output wire id_7;
  inout wire _id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire id_1;
  logic [1 : -1] _id_18;
  assign id_9[id_3] = 1;
  wire [(  id_6  ) : id_18] id_19;
  always @(posedge id_5) begin : LABEL_0
    id_10 <= id_13;
  end
endmodule
