#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11ee0efc0 .scope module, "FIFO_tb" "FIFO_tb" 2 9;
 .timescale -9 -12;
P_0x60000287ef40 .param/l "ASIZE" 0 2 12, +C4<00000000000000000000000000000011>;
P_0x60000287ef80 .param/l "DEPTH" 0 2 13, +C4<00000000000000000000000000000001000>;
P_0x60000287efc0 .param/l "DSIZE" 0 2 11, +C4<00000000000000000000000000001000>;
v0x600002f787e0_0 .var/i "i", 31 0;
v0x600002f78870_0 .var "rclk", 0 0;
v0x600002f78900_0 .net "rdata", 7 0, L_0x60000367e680;  1 drivers
v0x600002f78990_0 .net "rempty", 0 0, v0x600002f7e9a0_0;  1 drivers
v0x600002f78a20_0 .var "rinc", 0 0;
v0x600002f78ab0_0 .var "rrst_n", 0 0;
v0x600002f78b40_0 .var/i "seed", 31 0;
v0x600002f78bd0_0 .var "wclk", 0 0;
v0x600002f78c60_0 .var "wdata", 7 0;
v0x600002f78cf0_0 .net "wfull", 0 0, v0x600002f7fa80_0;  1 drivers
v0x600002f78d80_0 .var "winc", 0 0;
v0x600002f78e10_0 .var "wrst_n", 0 0;
S_0x11ee0e0e0 .scope module, "fifo" "FIFO" 2 20, 3 11 0, S_0x11ee0efc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /OUTPUT 1 "wfull";
    .port_info 2 /OUTPUT 1 "rempty";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
    .port_info 7 /INPUT 1 "rinc";
    .port_info 8 /INPUT 1 "rclk";
    .port_info 9 /INPUT 1 "rrst_n";
P_0x60000337db00 .param/l "ASIZE" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x60000337db40 .param/l "DSIZE" 0 3 11, +C4<00000000000000000000000000001000>;
v0x600002f7fe70_0 .net "raddr", 2 0, L_0x600002c7c6e0;  1 drivers
v0x600002f7ff00_0 .net "rclk", 0 0, v0x600002f78870_0;  1 drivers
v0x600002f78000_0 .net "rdata", 7 0, L_0x60000367e680;  alias, 1 drivers
v0x600002f78090_0 .net "rempty", 0 0, v0x600002f7e9a0_0;  alias, 1 drivers
v0x600002f78120_0 .net "rinc", 0 0, v0x600002f78a20_0;  1 drivers
v0x600002f781b0_0 .net "rptr", 3 0, v0x600002f7ebe0_0;  1 drivers
v0x600002f78240_0 .net "rq2_wptr", 3 0, v0x600002f7f210_0;  1 drivers
v0x600002f782d0_0 .net "rrst_n", 0 0, v0x600002f78ab0_0;  1 drivers
v0x600002f78360_0 .net "waddr", 2 0, L_0x600002c7c8c0;  1 drivers
v0x600002f783f0_0 .net "wclk", 0 0, v0x600002f78bd0_0;  1 drivers
v0x600002f78480_0 .net "wdata", 7 0, v0x600002f78c60_0;  1 drivers
v0x600002f78510_0 .net "wfull", 0 0, v0x600002f7fa80_0;  alias, 1 drivers
v0x600002f785a0_0 .net "winc", 0 0, v0x600002f78d80_0;  1 drivers
v0x600002f78630_0 .net "wptr", 3 0, v0x600002f7fcc0_0;  1 drivers
v0x600002f786c0_0 .net "wq2_rptr", 3 0, v0x600002f7ef40_0;  1 drivers
v0x600002f78750_0 .net "wrst_n", 0 0, v0x600002f78e10_0;  1 drivers
S_0x11ee0d420 .scope module, "fifomem" "FIFO_memory" 3 38, 4 13 0, S_0x11ee0e0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /INPUT 8 "wdata";
    .port_info 2 /INPUT 3 "waddr";
    .port_info 3 /INPUT 3 "raddr";
    .port_info 4 /INPUT 1 "wclk_en";
    .port_info 5 /INPUT 1 "wfull";
    .port_info 6 /INPUT 1 "wclk";
P_0x60000287f000 .param/l "ADDR_SIZE" 0 4 14, +C4<00000000000000000000000000000011>;
P_0x60000287f040 .param/l "DATA_SIZE" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x60000287f080 .param/l "DEPTH" 1 4 21, +C4<00000000000000000000000000000001000>;
L_0x60000367e680 .functor BUFZ 8, L_0x600002c7c5a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002f7d950_0 .net *"_ivl_0", 7 0, L_0x600002c7c5a0;  1 drivers
v0x600002f7dd40_0 .net *"_ivl_2", 4 0, L_0x600002c7c640;  1 drivers
L_0x120078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002f7dcb0_0 .net *"_ivl_5", 1 0, L_0x120078010;  1 drivers
v0x600002f7ddd0 .array "mem", 7 0, 7 0;
v0x600002f7de60_0 .net "raddr", 2 0, L_0x600002c7c6e0;  alias, 1 drivers
v0x600002f7def0_0 .net "rdata", 7 0, L_0x60000367e680;  alias, 1 drivers
v0x600002f7df80_0 .net "waddr", 2 0, L_0x600002c7c8c0;  alias, 1 drivers
v0x600002f7e010_0 .net "wclk", 0 0, v0x600002f78bd0_0;  alias, 1 drivers
v0x600002f7e0a0_0 .net "wclk_en", 0 0, v0x600002f78d80_0;  alias, 1 drivers
v0x600002f7e130_0 .net "wdata", 7 0, v0x600002f78c60_0;  alias, 1 drivers
v0x600002f7e1c0_0 .net "wfull", 0 0, v0x600002f7fa80_0;  alias, 1 drivers
E_0x60000087a340 .event posedge, v0x600002f7e010_0;
L_0x600002c7c5a0 .array/port v0x600002f7ddd0, L_0x600002c7c640;
L_0x600002c7c640 .concat [ 3 2 0 0], L_0x600002c7c6e0, L_0x120078010;
S_0x11ee056c0 .scope module, "rptr_empty" "rptr_empty" 3 48, 5 9 0, S_0x11ee0e0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "rempty";
    .port_info 1 /OUTPUT 3 "raddr";
    .port_info 2 /OUTPUT 4 "rptr";
    .port_info 3 /INPUT 4 "rq2_wptr";
    .port_info 4 /INPUT 1 "rinc";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rrst_n";
P_0x60000087a300 .param/l "ADDR_SIZE" 0 5 9, +C4<00000000000000000000000000000011>;
L_0x60000367df80 .functor NOT 4, L_0x600002c7c140, C4<0000>, C4<0000>, C4<0000>;
L_0x60000367e300 .functor AND 4, L_0x600002c7c780, L_0x60000367df80, C4<1111>, C4<1111>;
L_0x60000367e6f0 .functor XOR 4, L_0x600002c7c3c0, L_0x600002c7c1e0, C4<0000>, C4<0000>;
v0x600002f7e250_0 .net *"_ivl_10", 3 0, L_0x60000367df80;  1 drivers
v0x600002f7e2e0_0 .net *"_ivl_12", 3 0, L_0x60000367e300;  1 drivers
v0x600002f7e370_0 .net *"_ivl_16", 3 0, L_0x600002c7c3c0;  1 drivers
v0x600002f7e400_0 .net *"_ivl_18", 2 0, L_0x600002c7c320;  1 drivers
v0x600002f7e490_0 .net *"_ivl_2", 3 0, L_0x600002c7c780;  1 drivers
L_0x1200780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002f7e520_0 .net *"_ivl_20", 0 0, L_0x1200780e8;  1 drivers
L_0x120078058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f7e5b0_0 .net *"_ivl_5", 2 0, L_0x120078058;  1 drivers
v0x600002f7e640_0 .net *"_ivl_6", 3 0, L_0x600002c7c140;  1 drivers
L_0x1200780a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f7e6d0_0 .net *"_ivl_9", 2 0, L_0x1200780a0;  1 drivers
v0x600002f7e760_0 .net "raddr", 2 0, L_0x600002c7c6e0;  alias, 1 drivers
v0x600002f7e7f0_0 .var "rbin", 3 0;
v0x600002f7e880_0 .net "rbin_next", 3 0, L_0x600002c7c1e0;  1 drivers
v0x600002f7e910_0 .net "rclk", 0 0, v0x600002f78870_0;  alias, 1 drivers
v0x600002f7e9a0_0 .var "rempty", 0 0;
v0x600002f7ea30_0 .net "rempty_val", 0 0, L_0x600002c7c820;  1 drivers
v0x600002f7eac0_0 .net "rgray_next", 3 0, L_0x60000367e6f0;  1 drivers
v0x600002f7eb50_0 .net "rinc", 0 0, v0x600002f78a20_0;  alias, 1 drivers
v0x600002f7ebe0_0 .var "rptr", 3 0;
v0x600002f7ec70_0 .net "rq2_wptr", 3 0, v0x600002f7f210_0;  alias, 1 drivers
v0x600002f7ed00_0 .net "rrst_n", 0 0, v0x600002f78ab0_0;  alias, 1 drivers
E_0x60000087a440/0 .event negedge, v0x600002f7ed00_0;
E_0x60000087a440/1 .event posedge, v0x600002f7e910_0;
E_0x60000087a440 .event/or E_0x60000087a440/0, E_0x60000087a440/1;
L_0x600002c7c6e0 .part v0x600002f7e7f0_0, 0, 3;
L_0x600002c7c780 .concat [ 1 3 0 0], v0x600002f78a20_0, L_0x120078058;
L_0x600002c7c140 .concat [ 1 3 0 0], v0x600002f7e9a0_0, L_0x1200780a0;
L_0x600002c7c1e0 .arith/sum 4, v0x600002f7e7f0_0, L_0x60000367e300;
L_0x600002c7c320 .part L_0x600002c7c1e0, 1, 3;
L_0x600002c7c3c0 .concat [ 3 1 0 0], L_0x600002c7c320, L_0x1200780e8;
L_0x600002c7c820 .cmp/eq 4, L_0x60000367e6f0, v0x600002f7f210_0;
S_0x11ee05830 .scope module, "sync_r2w" "two_ff_sync" 3 24, 6 9 0, S_0x11ee0e0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q2";
    .port_info 1 /INPUT 4 "din";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
P_0x60000087a400 .param/l "SIZE" 0 6 9, +C4<000000000000000000000000000000100>;
v0x600002f7ed90_0 .net "clk", 0 0, v0x600002f78bd0_0;  alias, 1 drivers
v0x600002f7ee20_0 .net "din", 3 0, v0x600002f7ebe0_0;  alias, 1 drivers
v0x600002f7eeb0_0 .var "q1", 3 0;
v0x600002f7ef40_0 .var "q2", 3 0;
v0x600002f7efd0_0 .net "rst_n", 0 0, v0x600002f78e10_0;  alias, 1 drivers
E_0x60000087a500/0 .event negedge, v0x600002f7efd0_0;
E_0x60000087a500/1 .event posedge, v0x600002f7e010_0;
E_0x60000087a500 .event/or E_0x60000087a500/0, E_0x60000087a500/1;
S_0x11ee05db0 .scope module, "sync_w2r" "two_ff_sync" 3 31, 6 9 0, S_0x11ee0e0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q2";
    .port_info 1 /INPUT 4 "din";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
P_0x60000087a580 .param/l "SIZE" 0 6 9, +C4<000000000000000000000000000000100>;
v0x600002f7f060_0 .net "clk", 0 0, v0x600002f78870_0;  alias, 1 drivers
v0x600002f7f0f0_0 .net "din", 3 0, v0x600002f7fcc0_0;  alias, 1 drivers
v0x600002f7f180_0 .var "q1", 3 0;
v0x600002f7f210_0 .var "q2", 3 0;
v0x600002f7f2a0_0 .net "rst_n", 0 0, v0x600002f78ab0_0;  alias, 1 drivers
S_0x11ee05f20 .scope module, "wptr_full" "wptr_full" 3 58, 7 9 0, S_0x11ee0e0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "wfull";
    .port_info 1 /OUTPUT 3 "waddr";
    .port_info 2 /OUTPUT 4 "wptr";
    .port_info 3 /INPUT 4 "wq2_rptr";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
P_0x60000087a680 .param/l "ADDR_SIZE" 0 7 9, +C4<00000000000000000000000000000011>;
L_0x60000367e760 .functor NOT 4, L_0x600002c7ca00, C4<0000>, C4<0000>, C4<0000>;
L_0x60000367e7d0 .functor AND 4, L_0x600002c7c960, L_0x60000367e760, C4<1111>, C4<1111>;
L_0x60000367e840 .functor XOR 4, L_0x600002c7cbe0, L_0x600002c7caa0, C4<0000>, C4<0000>;
v0x600002f7f330_0 .net *"_ivl_10", 3 0, L_0x60000367e760;  1 drivers
v0x600002f7f3c0_0 .net *"_ivl_12", 3 0, L_0x60000367e7d0;  1 drivers
v0x600002f7f450_0 .net *"_ivl_16", 3 0, L_0x600002c7cbe0;  1 drivers
v0x600002f7f4e0_0 .net *"_ivl_18", 2 0, L_0x600002c7cb40;  1 drivers
v0x600002f7f570_0 .net *"_ivl_2", 3 0, L_0x600002c7c960;  1 drivers
L_0x1200781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002f7f600_0 .net *"_ivl_20", 0 0, L_0x1200781c0;  1 drivers
L_0x120078130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f7f690_0 .net *"_ivl_5", 2 0, L_0x120078130;  1 drivers
v0x600002f7f720_0 .net *"_ivl_6", 3 0, L_0x600002c7ca00;  1 drivers
L_0x120078178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002f7f7b0_0 .net *"_ivl_9", 2 0, L_0x120078178;  1 drivers
v0x600002f7f840_0 .net "waddr", 2 0, L_0x600002c7c8c0;  alias, 1 drivers
v0x600002f7f8d0_0 .var "wbin", 3 0;
v0x600002f7f960_0 .net "wbin_next", 3 0, L_0x600002c7caa0;  1 drivers
v0x600002f7f9f0_0 .net "wclk", 0 0, v0x600002f78bd0_0;  alias, 1 drivers
v0x600002f7fa80_0 .var "wfull", 0 0;
v0x600002f7fb10_0 .net "wfull_val", 0 0, L_0x600002c7cc80;  1 drivers
v0x600002f7fba0_0 .net "wgray_next", 3 0, L_0x60000367e840;  1 drivers
v0x600002f7fc30_0 .net "winc", 0 0, v0x600002f78d80_0;  alias, 1 drivers
v0x600002f7fcc0_0 .var "wptr", 3 0;
v0x600002f7fd50_0 .net "wq2_rptr", 3 0, v0x600002f7ef40_0;  alias, 1 drivers
v0x600002f7fde0_0 .net "wrst_n", 0 0, v0x600002f78e10_0;  alias, 1 drivers
L_0x600002c7c8c0 .part v0x600002f7f8d0_0, 0, 3;
L_0x600002c7c960 .concat [ 1 3 0 0], v0x600002f78d80_0, L_0x120078130;
L_0x600002c7ca00 .concat [ 1 3 0 0], v0x600002f7fa80_0, L_0x120078178;
L_0x600002c7caa0 .arith/sum 4, v0x600002f7f8d0_0, L_0x60000367e7d0;
L_0x600002c7cb40 .part L_0x600002c7caa0, 1, 3;
L_0x600002c7cbe0 .concat [ 3 1 0 0], L_0x600002c7cb40, L_0x1200781c0;
L_0x600002c7cc80 .part v0x600002f7ef40_0, 0, 1;
    .scope S_0x11ee05830;
T_0 ;
    %wait E_0x60000087a500;
    %load/vec4 v0x600002f7efd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x600002f7eeb0_0, 0;
    %assign/vec4 v0x600002f7ef40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600002f7eeb0_0;
    %load/vec4 v0x600002f7ee20_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x600002f7eeb0_0, 0;
    %assign/vec4 v0x600002f7ef40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11ee05db0;
T_1 ;
    %wait E_0x60000087a440;
    %load/vec4 v0x600002f7f2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x600002f7f180_0, 0;
    %assign/vec4 v0x600002f7f210_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600002f7f180_0;
    %load/vec4 v0x600002f7f0f0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x600002f7f180_0, 0;
    %assign/vec4 v0x600002f7f210_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11ee0d420;
T_2 ;
    %wait E_0x60000087a340;
    %load/vec4 v0x600002f7e0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x600002f7e1c0_0;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x600002f7e130_0;
    %load/vec4 v0x600002f7df80_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002f7ddd0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11ee056c0;
T_3 ;
    %wait E_0x60000087a440;
    %load/vec4 v0x600002f7ed00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x600002f7ebe0_0, 0;
    %assign/vec4 v0x600002f7e7f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002f7e880_0;
    %load/vec4 v0x600002f7eac0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x600002f7ebe0_0, 0;
    %assign/vec4 v0x600002f7e7f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11ee056c0;
T_4 ;
    %wait E_0x60000087a440;
    %load/vec4 v0x600002f7ed00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002f7e9a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002f7ea30_0;
    %assign/vec4 v0x600002f7e9a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11ee05f20;
T_5 ;
    %wait E_0x60000087a500;
    %load/vec4 v0x600002f7fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x600002f7fcc0_0, 0;
    %assign/vec4 v0x600002f7f8d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002f7f960_0;
    %load/vec4 v0x600002f7fba0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x600002f7fcc0_0, 0;
    %assign/vec4 v0x600002f7f8d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11ee05f20;
T_6 ;
    %wait E_0x60000087a500;
    %load/vec4 v0x600002f7fde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002f7fa80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002f7fb10_0;
    %assign/vec4 v0x600002f7fa80_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11ee0efc0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f787e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002f78b40_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x11ee0efc0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x600002f78bd0_0;
    %inv;
    %store/vec4 v0x600002f78bd0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x11ee0efc0;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x600002f78870_0;
    %inv;
    %store/vec4 v0x600002f78870_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x11ee0efc0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f78e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f78ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78a20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002f78c60_0, 0, 8;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78ab0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f78e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f78ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f78a20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f787e0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x600002f787e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_func 2 57 "$random" 32, v0x600002f78b40_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x600002f78c60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f78d80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78d80_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x600002f787e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f787e0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f78d80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f787e0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x600002f787e0_0;
    %pad/s 35;
    %cmpi/s 11, 0, 35;
    %jmp/0xz T_10.3, 5;
    %vpi_func 2 68 "$random" 32, v0x600002f78b40_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x600002f78c60_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x600002f787e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f787e0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002f78c60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f78d80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78d80_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x600002f78cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %vpi_call 2 83 "$display", "FAIL: wfull deasserted after write attempt at t=%0t. Possible overflow.", $time {0 0 0};
    %vpi_call 2 84 "$fatal" {0 0 0};
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f78a20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f787e0_0, 0, 32;
T_10.6 ;
    %load/vec4 v0x600002f787e0_0;
    %pad/s 35;
    %cmpi/s 11, 0, 35;
    %jmp/0xz T_10.7, 5;
    %delay 20000, 0;
    %load/vec4 v0x600002f787e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f787e0_0, 0, 32;
    %jmp T_10.6;
T_10.7 ;
    %vpi_call 2 95 "$display", "\012--- TEST CASE 4: wfull timing verification ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78ab0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f78e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f78ab0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78d80_0, 0, 1;
    %load/vec4 v0x600002f78cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %vpi_call 2 108 "$display", "FAIL: wfull=1 after reset at t=%0t. Expected wfull=0 for empty FIFO", $time {0 0 0};
    %vpi_call 2 109 "$fatal" {0 0 0};
T_10.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002f787e0_0, 0, 32;
T_10.10 ;
    %load/vec4 v0x600002f787e0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_10.11, 5;
    %load/vec4 v0x600002f78cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %vpi_call 2 116 "$display", "FAIL: wfull asserted too early at t=%0t after %0d writes. Expected wfull=0 until %0d writes.", $time, v0x600002f787e0_0, P_0x60000287ef80 {0 0 0};
    %vpi_call 2 118 "$fatal" {0 0 0};
T_10.12 ;
    %load/vec4 v0x600002f787e0_0;
    %pad/s 8;
    %store/vec4 v0x600002f78c60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002f78d80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002f78d80_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x600002f787e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002f787e0_0, 0, 32;
    %jmp T_10.10;
T_10.11 ;
    %delay 20000, 0;
    %load/vec4 v0x600002f78cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %vpi_call 2 131 "$display", "FAIL: wfull not asserted at t=%0t after %0d writes. wfull=%b, expected=1", $time, P_0x60000287ef80, v0x600002f78cf0_0 {0 0 0};
    %vpi_call 2 133 "$fatal" {0 0 0};
T_10.14 ;
    %vpi_call 2 139 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "FIFO_tb.v";
    "FIFO.v";
    "FIFO_memory.v";
    "rptr_empty.v";
    "two_ff_sync.v";
    "wptr_full.v";
