Analysis & Synthesis report for 3710-Group-5-Project
Tue Feb 24 00:08:36 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |branch_TOP|branch_FSM:fsm|PS
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: clock_div:u_div
 15. Parameter Settings for User Entity Instance: data_path:dp
 16. Parameter Settings for User Entity Instance: data_path:dp|ram:u_ram
 17. Parameter Settings for User Entity Instance: data_path:dp|ram:u_ram|bram:bram0
 18. Parameter Settings for User Entity Instance: data_path:dp|ram:u_ram|bram:bram1
 19. Port Connectivity Checks: "data_path:dp|mux_2to1:LS_cntl"
 20. Port Connectivity Checks: "data_path:dp|mux_2to1:Rsrc_Imm_mux"
 21. Port Connectivity Checks: "data_path:dp"
 22. Port Connectivity Checks: "branch_FSM:fsm|decoder:u_decoder"
 23. Port Connectivity Checks: "branch_FSM:fsm"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 24 00:08:36 2026           ;
; Quartus Prime Version           ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name                   ; 3710-Group-5-Project                            ;
; Top-level Entity Name           ; branch_TOP                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 16743                                           ;
; Total pins                      ; 57                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 1                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+--------------------+----------------------+
; Option                                                                          ; Setting            ; Default Value        ;
+---------------------------------------------------------------------------------+--------------------+----------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                      ;
; Top-level entity name                                                           ; branch_TOP         ; 3710-Group-5-Project ;
; Family name                                                                     ; Cyclone V          ; Cyclone V            ;
; Use smart compilation                                                           ; Off                ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                   ;
; Enable compact report table                                                     ; Off                ; Off                  ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                  ;
; Preserve fewer node names                                                       ; On                 ; On                   ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable               ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto               ; Auto                 ;
; Safe State Machine                                                              ; Off                ; Off                  ;
; Extract Verilog State Machines                                                  ; On                 ; On                   ;
; Extract VHDL State Machines                                                     ; On                 ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                   ;
; Parallel Synthesis                                                              ; On                 ; On                   ;
; DSP Block Balancing                                                             ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                 ; On                   ;
; Power-Up Don't Care                                                             ; On                 ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                  ;
; Remove Duplicate Registers                                                      ; On                 ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                  ;
; Optimization Technique                                                          ; Balanced           ; Balanced             ;
; Carry Chain Length                                                              ; 70                 ; 70                   ;
; Auto Carry Chains                                                               ; On                 ; On                   ;
; Auto Open-Drain Pins                                                            ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                  ;
; Auto ROM Replacement                                                            ; On                 ; On                   ;
; Auto RAM Replacement                                                            ; On                 ; On                   ;
; Auto DSP Block Replacement                                                      ; On                 ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                   ;
; Strict RAM Replacement                                                          ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                  ;
; Auto Resource Sharing                                                           ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                 ; On                   ;
; Report Parameter Settings                                                       ; On                 ; On                   ;
; Report Source Assignments                                                       ; On                 ; On                   ;
; Report Connectivity Checks                                                      ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                    ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation   ;
; HDL message level                                                               ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                  ;
; Clock MUX Protection                                                            ; On                 ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                  ;
; Block Design Naming                                                             ; Auto               ; Auto                 ;
; SDC constraint protection                                                       ; Off                ; Off                  ;
; Synthesis Effort                                                                ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                   ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                  ;
+---------------------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+---------+
; branch_TOP.v                     ; yes             ; User Verilog HDL File  ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v     ;         ;
; data_path.v                      ; yes             ; User Verilog HDL File  ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v      ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File  ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/decoder.v        ;         ;
; hex7seg.v                        ; yes             ; User Verilog HDL File  ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/hex7seg.v        ;         ;
; instr_buffer.v                   ; yes             ; User Verilog HDL File  ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/instr_buffer.v   ;         ;
; MUXs.v                           ; yes             ; User Verilog HDL File  ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/MUXs.v           ;         ;
; pc.v                             ; yes             ; User Verilog HDL File  ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/pc.v             ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File  ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/regfile.v        ;         ;
; util/clock_div.v                 ; yes             ; User Verilog HDL File  ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/util/clock_div.v ;         ;
; bram.v                           ; yes             ; User Verilog HDL File  ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v           ;         ;
; branch_FSM.v                     ; yes             ; User Verilog HDL File  ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_FSM.v     ;         ;
; alu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/alu.v            ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimate of Logic utilization (ALMs needed) ; 11582                   ;
;                                             ;                         ;
; Combinational ALUT usage for logic          ; 7442                    ;
;     -- 7 input functions                    ; 85                      ;
;     -- 6 input functions                    ; 5805                    ;
;     -- 5 input functions                    ; 109                     ;
;     -- 4 input functions                    ; 134                     ;
;     -- <=3 input functions                  ; 1309                    ;
;                                             ;                         ;
; Dedicated logic registers                   ; 16743                   ;
;                                             ;                         ;
; I/O pins                                    ; 57                      ;
;                                             ;                         ;
; Total DSP Blocks                            ; 1                       ;
;                                             ;                         ;
; Maximum fan-out node                        ; clock_div:u_div|clk_out ;
; Maximum fan-out                             ; 16711                   ;
; Total fan-out                               ; 89914                   ;
; Average fan-out                             ; 3.70                    ;
+---------------------------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                      ; Entity Name  ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------+--------------+--------------+
; |branch_TOP                       ; 7442 (0)            ; 16743 (0)                 ; 0                 ; 1          ; 57   ; 0            ; |branch_TOP                                              ; branch_TOP   ; work         ;
;    |branch_FSM:fsm|               ; 68 (68)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|branch_FSM:fsm                               ; branch_FSM   ; work         ;
;    |clock_div:u_div|              ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|clock_div:u_div                              ; clock_div    ; work         ;
;    |data_path:dp|                 ; 7292 (27)           ; 16698 (0)                 ; 0                 ; 1          ; 0    ; 0            ; |branch_TOP|data_path:dp                                 ; data_path    ; work         ;
;       |RegBank:RegBank|           ; 0 (0)               ; 256 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank                 ; RegBank      ; work         ;
;          |Register:Inst0|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst0  ; Register     ; work         ;
;          |Register:Inst10|        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst10 ; Register     ; work         ;
;          |Register:Inst11|        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst11 ; Register     ; work         ;
;          |Register:Inst12|        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst12 ; Register     ; work         ;
;          |Register:Inst13|        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst13 ; Register     ; work         ;
;          |Register:Inst14|        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst14 ; Register     ; work         ;
;          |Register:Inst15|        ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst15 ; Register     ; work         ;
;          |Register:Inst1|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst1  ; Register     ; work         ;
;          |Register:Inst2|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst2  ; Register     ; work         ;
;          |Register:Inst3|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst3  ; Register     ; work         ;
;          |Register:Inst4|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst4  ; Register     ; work         ;
;          |Register:Inst5|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst5  ; Register     ; work         ;
;          |Register:Inst6|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst6  ; Register     ; work         ;
;          |Register:Inst7|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst7  ; Register     ; work         ;
;          |Register:Inst8|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst8  ; Register     ; work         ;
;          |Register:Inst9|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst9  ; Register     ; work         ;
;       |alu:alu|                   ; 236 (236)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |branch_TOP|data_path:dp|alu:alu                         ; alu          ; work         ;
;       |instr_buffer:instr_buffer| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|instr_buffer:instr_buffer       ; instr_buffer ; work         ;
;       |mux_16to1:Rdest_mux|       ; 85 (85)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|mux_16to1:Rdest_mux             ; mux_16to1    ; work         ;
;       |mux_16to1:Rsrc_mux|        ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|mux_16to1:Rsrc_mux              ; mux_16to1    ; work         ;
;       |mux_2to1:LS_cntl|          ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|mux_2to1:LS_cntl                ; mux_2to1     ; work         ;
;       |mux_2to1:Rsrc_Imm_mux|     ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|mux_2to1:Rsrc_Imm_mux           ; mux_2to1     ; work         ;
;       |mux_2to1:alu_mux|          ; 111 (111)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|mux_2to1:alu_mux                ; mux_2to1     ; work         ;
;       |pc:pc1|                    ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|pc:pc1                          ; pc           ; work         ;
;       |ram:u_ram|                 ; 6727 (4)            ; 16416 (0)                 ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|ram:u_ram                       ; ram          ; work         ;
;          |bram:bram0|             ; 3467 (3467)         ; 8208 (8208)               ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|ram:u_ram|bram:bram0            ; bram         ; work         ;
;          |bram:bram1|             ; 3240 (3240)         ; 8208 (8208)               ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|ram:u_ram|bram:bram1            ; bram         ; work         ;
;          |mux_2to1:mux_out_a|     ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|data_path:dp|ram:u_ram|mux_2to1:mux_out_a    ; mux_2to1     ; work         ;
;    |hex7seg:h0|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|hex7seg:h0                                   ; hex7seg      ; work         ;
;    |hex7seg:h1|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|hex7seg:h1                                   ; hex7seg      ; work         ;
;    |hex7seg:h2|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|hex7seg:h2                                   ; hex7seg      ; work         ;
;    |hex7seg:h3|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|hex7seg:h3                                   ; hex7seg      ; work         ;
;    |hex7seg:h4|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|hex7seg:h4                                   ; hex7seg      ; work         ;
;    |hex7seg:h5|                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |branch_TOP|hex7seg:h5                                   ; hex7seg      ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |branch_TOP|branch_FSM:fsm|PS                                                                     ;
+---------------+--------------+------------+------------+-------------+---------------+--------------+-------------+
; Name          ; PS.S6_BRANCH ; PS.S5_DOUT ; PS.S4_LOAD ; PS.S3_STORE ; PS.S2_EXECUTE ; PS.S1_DECODE ; PS.S0_FETCH ;
+---------------+--------------+------------+------------+-------------+---------------+--------------+-------------+
; PS.S0_FETCH   ; 0            ; 0          ; 0          ; 0           ; 0             ; 0            ; 0           ;
; PS.S1_DECODE  ; 0            ; 0          ; 0          ; 0           ; 0             ; 1            ; 1           ;
; PS.S2_EXECUTE ; 0            ; 0          ; 0          ; 0           ; 1             ; 0            ; 1           ;
; PS.S3_STORE   ; 0            ; 0          ; 0          ; 1           ; 0             ; 0            ; 1           ;
; PS.S4_LOAD    ; 0            ; 0          ; 1          ; 0           ; 0             ; 0            ; 1           ;
; PS.S5_DOUT    ; 0            ; 1          ; 0          ; 0           ; 0             ; 0            ; 1           ;
; PS.S6_BRANCH  ; 1            ; 0          ; 0          ; 0           ; 0             ; 0            ; 1           ;
+---------------+--------------+------------+------------+-------------+---------------+--------------+-------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; rtl~0                                                  ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; branch_FSM:fsm|PS~4                   ; Lost fanout        ;
; branch_FSM:fsm|PS~5                   ; Lost fanout        ;
; branch_FSM:fsm|PS~6                   ; Lost fanout        ;
; data_path:dp|pc:pc1|pc_count[10..15]  ; Lost fanout        ;
; Total Number of Removed Registers = 9 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 16743 ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 327   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16703 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |branch_TOP|data_path:dp|alu:alu|ShiftLeft0        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |branch_TOP|data_path:dp|alu:alu|ShiftLeft0        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |branch_TOP|data_path:dp|alu:alu|ShiftRight0       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |branch_TOP|data_path:dp|alu:alu|ShiftRight1       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |branch_TOP|data_path:dp|alu:alu|ShiftRight0       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |branch_TOP|data_path:dp|alu:alu|ShiftRight1       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |branch_TOP|data_path:dp|alu:alu|ShiftLeft0        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |branch_TOP|data_path:dp|alu:alu|ShiftRight1       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |branch_TOP|branch_FSM:fsm|wEnable                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |branch_TOP|branch_FSM:fsm|wEnable                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |branch_TOP|branch_FSM:fsm|wEnable                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |branch_TOP|branch_FSM:fsm|wEnable                 ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |branch_TOP|data_path:dp|mux_16to1:Rsrc_mux|Mux6   ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |branch_TOP|data_path:dp|mux_16to1:Rdest_mux|Mux12 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |branch_TOP|data_path:dp|alu:alu|ShiftLeft0        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |branch_TOP|data_path:dp|alu:alu|Selector20        ;
; 257:1              ; 14 bits   ; 2394 LEs      ; 280 LEs              ; 2114 LEs               ; No         ; |branch_TOP|data_path:dp|mux_2to1:alu_mux|out[11]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_div:u_div ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; DIV            ; 6000000 ; Signed Integer                    ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:dp                                  ;
+----------------+------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                            ; Type   ;
+----------------+------------------------------------------------------------------+--------+
; DATA_FILE      ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch.hex ; String ;
+----------------+------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:dp|ram:u_ram                                ;
+----------------+------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                            ; Type           ;
+----------------+------------------------------------------------------------------+----------------+
; DATA_WIDTH     ; 16                                                               ; Signed Integer ;
; ADDR_WIDTH     ; 10                                                               ; Signed Integer ;
; DATA_FILE0     ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch.hex ; String         ;
; DATA_FILE1     ;                                                                  ; String         ;
+----------------+------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:dp|ram:u_ram|bram:bram0                     ;
+----------------+------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                            ; Type           ;
+----------------+------------------------------------------------------------------+----------------+
; DATA_WIDTH     ; 16                                                               ; Signed Integer ;
; ADDR_WIDTH     ; 9                                                                ; Signed Integer ;
; DATA_FILE      ; C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch.hex ; String         ;
+----------------+------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:dp|ram:u_ram|bram:bram1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                        ;
; ADDR_WIDTH     ; 9     ; Signed Integer                                        ;
; DATA_FILE      ;       ; String                                                ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|mux_2to1:LS_cntl"                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|mux_2to1:Rsrc_Imm_mux"                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "in1[15..8]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp"                                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_count[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r0              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r1              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r2              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r3              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r4              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r5[15..4]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r6[15..4]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r7              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r8              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r9              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r10             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r11             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r12             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r13             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r14             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r15             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "branch_FSM:fsm|decoder:u_decoder"                                                                                             ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Imm_in ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "Imm_in[15..8]" have no fanouts ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "branch_FSM:fsm"                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; decoder_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 16743                       ;
;     CLR               ; 8                           ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 16384                       ;
;     ENA CLR           ; 287                         ;
;     ENA SLD           ; 32                          ;
; arriav_lcell_comb     ; 7449                        ;
;     arith             ; 77                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 32                          ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 26                          ;
;     extend            ; 85                          ;
;         7 data inputs ; 85                          ;
;     normal            ; 7287                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 170                         ;
;         2 data inputs ; 917                         ;
;         3 data inputs ; 177                         ;
;         4 data inputs ; 108                         ;
;         5 data inputs ; 109                         ;
;         6 data inputs ; 5805                        ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 57                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 5.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Tue Feb 24 00:08:10 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 3710-Group-5-Project -c 3710-Group-5-Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file branch_top.v
    Info (12023): Found entity 1: branch_TOP File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_path.v
    Info (12023): Found entity 1: data_path File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex7seg.v
    Info (12023): Found entity 1: hex7seg File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/hex7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instr_buffer.v
    Info (12023): Found entity 1: instr_buffer File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/instr_buffer.v Line: 1
Warning (12019): Can't analyze file -- file load_store_FSM.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file muxs.v
    Info (12023): Found entity 1: mux_16to1 File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/MUXs.v Line: 1
    Info (12023): Found entity 2: mux_2to1 File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/MUXs.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/pc.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file regfile.v
    Info (12023): Found entity 1: Register File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/regfile.v Line: 23
    Info (12023): Found entity 2: RegBank File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/regfile.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file util/clock_div.v
    Info (12023): Found entity 1: clock_div File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/util/clock_div.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file bram.v
    Info (12023): Found entity 1: bram File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v Line: 4
    Info (12023): Found entity 2: ram File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v Line: 60
Warning (12019): Can't analyze file -- file branch.txt is missing
Info (12021): Found 1 design units, including 1 entities, in source file lab4b-tbs/load_store_tb.v
    Info (12023): Found entity 1: load_store_TB File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/LAB4b-tbs/load_store_TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file branch_fsm.v
    Info (12023): Found entity 1: branch_FSM File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_FSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/alu.v Line: 16
Info (12127): Elaborating entity "branch_TOP" for the top level hierarchy
Info (12128): Elaborating entity "clock_div" for hierarchy "clock_div:u_div" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v Line: 23
Info (12128): Elaborating entity "branch_FSM" for hierarchy "branch_FSM:fsm" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v Line: 93
Info (12128): Elaborating entity "decoder" for hierarchy "branch_FSM:fsm|decoder:u_decoder" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_FSM.v Line: 157
Info (12128): Elaborating entity "data_path" for hierarchy "data_path:dp" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v Line: 143
Info (12128): Elaborating entity "RegBank" for hierarchy "data_path:dp|RegBank:RegBank" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v Line: 128
Info (12128): Elaborating entity "Register" for hierarchy "data_path:dp|RegBank:RegBank|Register:Inst0" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/regfile.v Line: 63
Info (12128): Elaborating entity "mux_16to1" for hierarchy "data_path:dp|mux_16to1:Rdest_mux" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v Line: 150
Info (12128): Elaborating entity "mux_2to1" for hierarchy "data_path:dp|mux_2to1:Rsrc_Imm_mux" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v Line: 178
Info (12128): Elaborating entity "alu" for hierarchy "data_path:dp|alu:alu" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v Line: 186
Warning (10240): Verilog HDL Always Construct warning at alu.v(70): inferring latch(es) for variable "prod32", which holds its previous value in one or more paths through the always construct File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/alu.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at alu.v(70): inferring latch(es) for variable "tmp17", which holds its previous value in one or more paths through the always construct File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/alu.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at alu.v(70): inferring latch(es) for variable "carry_out", which holds its previous value in one or more paths through the always construct File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/alu.v Line: 70
Info (12128): Elaborating entity "ram" for hierarchy "data_path:dp|ram:u_ram" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v Line: 203
Info (12128): Elaborating entity "bram" for hierarchy "data_path:dp|ram:u_ram|bram:bram0" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v Line: 99
Warning (10850): Verilog HDL warning at bram.v(30): number of words (31) in memory file does not match the number of elements in the address range [0:511] File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v Line: 30
Info (12128): Elaborating entity "bram" for hierarchy "data_path:dp|ram:u_ram|bram:bram1" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v Line: 113
Info (12128): Elaborating entity "pc" for hierarchy "data_path:dp|pc:pc1" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v Line: 239
Info (12128): Elaborating entity "instr_buffer" for hierarchy "data_path:dp|instr_buffer:instr_buffer" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/data_path.v Line: 262
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7seg:h0" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v Line: 149
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "data_path:dp|ram:u_ram|bram:bram1|ram" is uninferred due to asynchronous read logic File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v Line: 22
    Info (276007): RAM logic "data_path:dp|ram:u_ram|bram:bram0|ram" is uninferred due to asynchronous read logic File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/bram.v Line: 22
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v Line: 4
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v Line: 4
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/output_files/3710-Group-5-Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/branch_TOP.v Line: 3
Info (21057): Implemented 23995 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 23937 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5109 megabytes
    Info: Processing ended: Tue Feb 24 00:08:36 2026
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mmess/OneDrive/Documents/GitHub/3710-Group-5/output_files/3710-Group-5-Project.map.smsg.


