
SAME70.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001410  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00401410  00401410  00011410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a9c  20400000  00401418  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000c0  20400a9c  00401eb4  00020a9c  2**2
                  ALLOC
  4 .stack        00002004  20400b5c  00401f74  00020a9c  2**0
                  ALLOC
  5 .heap         00000200  20402b60  00403f78  00020a9c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020a9c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020aca  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000d2c8  00000000  00000000  00020b23  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001c0f  00000000  00000000  0002ddeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000029a5  00000000  00000000  0002f9fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000005b8  00000000  00000000  0003239f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000680  00000000  00000000  00032957  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001c9f3  00000000  00000000  00032fd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000749c  00000000  00000000  0004f9ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00089352  00000000  00000000  00056e66  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00000de4  00000000  00000000  000e01b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	60 2b 40 20 41 09 40 00 3d 09 40 00 3d 09 40 00     `+@ A.@.=.@.=.@.
  400010:	3d 09 40 00 3d 09 40 00 3d 09 40 00 00 00 00 00     =.@.=.@.=.@.....
	...
  40002c:	3d 09 40 00 3d 09 40 00 00 00 00 00 3d 09 40 00     =.@.=.@.....=.@.
  40003c:	3d 09 40 00 3d 09 40 00 3d 09 40 00 3d 09 40 00     =.@.=.@.=.@.=.@.
  40004c:	3d 09 40 00 3d 09 40 00 3d 09 40 00 3d 09 40 00     =.@.=.@.=.@.=.@.
  40005c:	3d 09 40 00 3d 09 40 00 00 00 00 00 a5 04 40 00     =.@.=.@.......@.
  40006c:	b9 04 40 00 cd 04 40 00 3d 09 40 00 3d 09 40 00     ..@...@.=.@.=.@.
  40007c:	3d 09 40 00 e1 04 40 00 f5 04 40 00 3d 09 40 00     =.@...@...@.=.@.
  40008c:	3d 09 40 00 3d 09 40 00 3d 09 40 00 3d 09 40 00     =.@.=.@.=.@.=.@.
  40009c:	3d 09 40 00 3d 09 40 00 3d 09 40 00 3d 09 40 00     =.@.=.@.=.@.=.@.
  4000ac:	3d 09 40 00 3d 09 40 00 3d 09 40 00 3d 09 40 00     =.@.=.@.=.@.=.@.
  4000bc:	3d 09 40 00 3d 09 40 00 3d 09 40 00 3d 09 40 00     =.@.=.@.=.@.=.@.
  4000cc:	3d 09 40 00 00 00 00 00 3d 09 40 00 00 00 00 00     =.@.....=.@.....
  4000dc:	3d 09 40 00 3d 09 40 00 3d 09 40 00 3d 09 40 00     =.@.=.@.=.@.=.@.
  4000ec:	3d 09 40 00 3d 09 40 00 3d 09 40 00 3d 09 40 00     =.@.=.@.=.@.=.@.
  4000fc:	3d 09 40 00 3d 09 40 00 3d 09 40 00 3d 09 40 00     =.@.=.@.=.@.=.@.
  40010c:	3d 09 40 00 3d 09 40 00 00 00 00 00 00 00 00 00     =.@.=.@.........
  40011c:	00 00 00 00 3d 09 40 00 3d 09 40 00 3d 09 40 00     ....=.@.=.@.=.@.
  40012c:	3d 09 40 00 3d 09 40 00 00 00 00 00 3d 09 40 00     =.@.=.@.....=.@.
  40013c:	3d 09 40 00                                         =.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400a9c 	.word	0x20400a9c
  40015c:	00000000 	.word	0x00000000
  400160:	00401418 	.word	0x00401418

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00401418 	.word	0x00401418
  4001a0:	20400aa0 	.word	0x20400aa0
  4001a4:	00401418 	.word	0x00401418
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001bc:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x50>)
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001c8:	4a0e      	ldr	r2, [pc, #56]	; (400204 <sysclk_init+0x58>)
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001ce:	4c0f      	ldr	r4, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	2000      	movs	r0, #0
  4001de:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	4802      	ldr	r0, [pc, #8]	; (4001f0 <sysclk_init+0x44>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x48>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	00400b15 	.word	0x00400b15
  4001f8:	004005a5 	.word	0x004005a5
  4001fc:	004005f9 	.word	0x004005f9
  400200:	00400609 	.word	0x00400609
  400204:	20183f01 	.word	0x20183f01
  400208:	400e0600 	.word	0x400e0600
  40020c:	00400619 	.word	0x00400619
  400210:	00400509 	.word	0x00400509
  400214:	00400541 	.word	0x00400541
  400218:	00400a09 	.word	0x00400a09

0040021c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40021c:	6301      	str	r1, [r0, #48]	; 0x30
  40021e:	4770      	bx	lr

00400220 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400220:	6341      	str	r1, [r0, #52]	; 0x34
  400222:	4770      	bx	lr

00400224 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400224:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400226:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40022a:	d03a      	beq.n	4002a2 <pio_set_peripheral+0x7e>
  40022c:	d813      	bhi.n	400256 <pio_set_peripheral+0x32>
  40022e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400232:	d025      	beq.n	400280 <pio_set_peripheral+0x5c>
  400234:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400238:	d10a      	bne.n	400250 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40023a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40023c:	4313      	orrs	r3, r2
  40023e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400240:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400242:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400244:	400b      	ands	r3, r1
  400246:	ea23 0302 	bic.w	r3, r3, r2
  40024a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40024c:	6042      	str	r2, [r0, #4]
  40024e:	4770      	bx	lr
	switch (ul_type) {
  400250:	2900      	cmp	r1, #0
  400252:	d1fb      	bne.n	40024c <pio_set_peripheral+0x28>
  400254:	4770      	bx	lr
  400256:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40025a:	d021      	beq.n	4002a0 <pio_set_peripheral+0x7c>
  40025c:	d809      	bhi.n	400272 <pio_set_peripheral+0x4e>
  40025e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400262:	d1f3      	bne.n	40024c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400264:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400266:	4313      	orrs	r3, r2
  400268:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40026a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40026c:	4313      	orrs	r3, r2
  40026e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400270:	e7ec      	b.n	40024c <pio_set_peripheral+0x28>
	switch (ul_type) {
  400272:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400276:	d013      	beq.n	4002a0 <pio_set_peripheral+0x7c>
  400278:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40027c:	d010      	beq.n	4002a0 <pio_set_peripheral+0x7c>
  40027e:	e7e5      	b.n	40024c <pio_set_peripheral+0x28>
{
  400280:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400282:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400284:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400286:	43d3      	mvns	r3, r2
  400288:	4021      	ands	r1, r4
  40028a:	461c      	mov	r4, r3
  40028c:	4019      	ands	r1, r3
  40028e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400290:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400292:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400294:	400b      	ands	r3, r1
  400296:	4023      	ands	r3, r4
  400298:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  40029a:	6042      	str	r2, [r0, #4]
}
  40029c:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002a0:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002a2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002a4:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4002a6:	400b      	ands	r3, r1
  4002a8:	ea23 0302 	bic.w	r3, r3, r2
  4002ac:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4002ae:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4002b0:	4313      	orrs	r3, r2
  4002b2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002b4:	e7ca      	b.n	40024c <pio_set_peripheral+0x28>

004002b6 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4002b6:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4002b8:	f012 0f01 	tst.w	r2, #1
  4002bc:	d10d      	bne.n	4002da <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  4002be:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4002c0:	f012 0f0a 	tst.w	r2, #10
  4002c4:	d00b      	beq.n	4002de <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  4002c6:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  4002c8:	f012 0f02 	tst.w	r2, #2
  4002cc:	d109      	bne.n	4002e2 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4002ce:	f012 0f08 	tst.w	r2, #8
  4002d2:	d008      	beq.n	4002e6 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  4002d4:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  4002d8:	e005      	b.n	4002e6 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  4002da:	6641      	str	r1, [r0, #100]	; 0x64
  4002dc:	e7f0      	b.n	4002c0 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  4002de:	6241      	str	r1, [r0, #36]	; 0x24
  4002e0:	e7f2      	b.n	4002c8 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  4002e2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  4002e6:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4002e8:	6001      	str	r1, [r0, #0]
  4002ea:	4770      	bx	lr

004002ec <pio_set_output>:
{
  4002ec:	b410      	push	{r4}
  4002ee:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4002f0:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4002f2:	b94c      	cbnz	r4, 400308 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  4002f4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4002f6:	b14b      	cbz	r3, 40030c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  4002f8:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4002fa:	b94a      	cbnz	r2, 400310 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  4002fc:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4002fe:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400300:	6001      	str	r1, [r0, #0]
}
  400302:	f85d 4b04 	ldr.w	r4, [sp], #4
  400306:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400308:	6641      	str	r1, [r0, #100]	; 0x64
  40030a:	e7f4      	b.n	4002f6 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40030c:	6541      	str	r1, [r0, #84]	; 0x54
  40030e:	e7f4      	b.n	4002fa <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400310:	6301      	str	r1, [r0, #48]	; 0x30
  400312:	e7f4      	b.n	4002fe <pio_set_output+0x12>

00400314 <pio_configure>:
{
  400314:	b570      	push	{r4, r5, r6, lr}
  400316:	b082      	sub	sp, #8
  400318:	4605      	mov	r5, r0
  40031a:	4616      	mov	r6, r2
  40031c:	461c      	mov	r4, r3
	switch (ul_type) {
  40031e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400322:	d014      	beq.n	40034e <pio_configure+0x3a>
  400324:	d90a      	bls.n	40033c <pio_configure+0x28>
  400326:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40032a:	d024      	beq.n	400376 <pio_configure+0x62>
  40032c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400330:	d021      	beq.n	400376 <pio_configure+0x62>
  400332:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400336:	d017      	beq.n	400368 <pio_configure+0x54>
		return 0;
  400338:	2000      	movs	r0, #0
  40033a:	e01a      	b.n	400372 <pio_configure+0x5e>
	switch (ul_type) {
  40033c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400340:	d005      	beq.n	40034e <pio_configure+0x3a>
  400342:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400346:	d002      	beq.n	40034e <pio_configure+0x3a>
  400348:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40034c:	d1f4      	bne.n	400338 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40034e:	4632      	mov	r2, r6
  400350:	4628      	mov	r0, r5
  400352:	4b11      	ldr	r3, [pc, #68]	; (400398 <pio_configure+0x84>)
  400354:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400356:	f014 0f01 	tst.w	r4, #1
  40035a:	d102      	bne.n	400362 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  40035c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  40035e:	2001      	movs	r0, #1
  400360:	e007      	b.n	400372 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400362:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400364:	2001      	movs	r0, #1
  400366:	e004      	b.n	400372 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400368:	461a      	mov	r2, r3
  40036a:	4631      	mov	r1, r6
  40036c:	4b0b      	ldr	r3, [pc, #44]	; (40039c <pio_configure+0x88>)
  40036e:	4798      	blx	r3
	return 1;
  400370:	2001      	movs	r0, #1
}
  400372:	b002      	add	sp, #8
  400374:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400376:	f004 0301 	and.w	r3, r4, #1
  40037a:	9300      	str	r3, [sp, #0]
  40037c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400380:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400384:	bf14      	ite	ne
  400386:	2200      	movne	r2, #0
  400388:	2201      	moveq	r2, #1
  40038a:	4631      	mov	r1, r6
  40038c:	4628      	mov	r0, r5
  40038e:	4c04      	ldr	r4, [pc, #16]	; (4003a0 <pio_configure+0x8c>)
  400390:	47a0      	blx	r4
	return 1;
  400392:	2001      	movs	r0, #1
		break;
  400394:	e7ed      	b.n	400372 <pio_configure+0x5e>
  400396:	bf00      	nop
  400398:	00400225 	.word	0x00400225
  40039c:	004002b7 	.word	0x004002b7
  4003a0:	004002ed 	.word	0x004002ed

004003a4 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4003a4:	f012 0f10 	tst.w	r2, #16
  4003a8:	d012      	beq.n	4003d0 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  4003aa:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4003ae:	f012 0f20 	tst.w	r2, #32
  4003b2:	d007      	beq.n	4003c4 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  4003b4:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  4003b8:	f012 0f40 	tst.w	r2, #64	; 0x40
  4003bc:	d005      	beq.n	4003ca <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  4003be:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  4003c2:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  4003c4:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  4003c8:	e7f6      	b.n	4003b8 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  4003ca:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  4003ce:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  4003d0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4003d4:	4770      	bx	lr

004003d6 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  4003d6:	6401      	str	r1, [r0, #64]	; 0x40
  4003d8:	4770      	bx	lr

004003da <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4003da:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4003dc:	4770      	bx	lr

004003de <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4003de:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4003e0:	4770      	bx	lr
	...

004003e4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4003e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4003e8:	4604      	mov	r4, r0
  4003ea:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4003ec:	4b0e      	ldr	r3, [pc, #56]	; (400428 <pio_handler_process+0x44>)
  4003ee:	4798      	blx	r3
  4003f0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4003f2:	4620      	mov	r0, r4
  4003f4:	4b0d      	ldr	r3, [pc, #52]	; (40042c <pio_handler_process+0x48>)
  4003f6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4003f8:	4005      	ands	r5, r0
  4003fa:	d013      	beq.n	400424 <pio_handler_process+0x40>
  4003fc:	4c0c      	ldr	r4, [pc, #48]	; (400430 <pio_handler_process+0x4c>)
  4003fe:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400402:	e003      	b.n	40040c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400404:	42b4      	cmp	r4, r6
  400406:	d00d      	beq.n	400424 <pio_handler_process+0x40>
  400408:	3410      	adds	r4, #16
		while (status != 0) {
  40040a:	b15d      	cbz	r5, 400424 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40040c:	6820      	ldr	r0, [r4, #0]
  40040e:	4540      	cmp	r0, r8
  400410:	d1f8      	bne.n	400404 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400412:	6861      	ldr	r1, [r4, #4]
  400414:	4229      	tst	r1, r5
  400416:	d0f5      	beq.n	400404 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400418:	68e3      	ldr	r3, [r4, #12]
  40041a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40041c:	6863      	ldr	r3, [r4, #4]
  40041e:	ea25 0503 	bic.w	r5, r5, r3
  400422:	e7ef      	b.n	400404 <pio_handler_process+0x20>
  400424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400428:	004003db 	.word	0x004003db
  40042c:	004003df 	.word	0x004003df
  400430:	20400ab8 	.word	0x20400ab8

00400434 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400436:	4c18      	ldr	r4, [pc, #96]	; (400498 <pio_handler_set+0x64>)
  400438:	6826      	ldr	r6, [r4, #0]
  40043a:	2e06      	cmp	r6, #6
  40043c:	d82a      	bhi.n	400494 <pio_handler_set+0x60>
  40043e:	f04f 0c00 	mov.w	ip, #0
  400442:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400444:	4f15      	ldr	r7, [pc, #84]	; (40049c <pio_handler_set+0x68>)
  400446:	e004      	b.n	400452 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400448:	3401      	adds	r4, #1
  40044a:	b2e4      	uxtb	r4, r4
  40044c:	46a4      	mov	ip, r4
  40044e:	42a6      	cmp	r6, r4
  400450:	d309      	bcc.n	400466 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400452:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400454:	0125      	lsls	r5, r4, #4
  400456:	597d      	ldr	r5, [r7, r5]
  400458:	428d      	cmp	r5, r1
  40045a:	d1f5      	bne.n	400448 <pio_handler_set+0x14>
  40045c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400460:	686d      	ldr	r5, [r5, #4]
  400462:	4295      	cmp	r5, r2
  400464:	d1f0      	bne.n	400448 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400466:	4d0d      	ldr	r5, [pc, #52]	; (40049c <pio_handler_set+0x68>)
  400468:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  40046c:	eb05 040e 	add.w	r4, r5, lr
  400470:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400474:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400476:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400478:	9906      	ldr	r1, [sp, #24]
  40047a:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  40047c:	3601      	adds	r6, #1
  40047e:	4566      	cmp	r6, ip
  400480:	d005      	beq.n	40048e <pio_handler_set+0x5a>
  400482:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400484:	461a      	mov	r2, r3
  400486:	4b06      	ldr	r3, [pc, #24]	; (4004a0 <pio_handler_set+0x6c>)
  400488:	4798      	blx	r3

	return 0;
  40048a:	2000      	movs	r0, #0
  40048c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  40048e:	4902      	ldr	r1, [pc, #8]	; (400498 <pio_handler_set+0x64>)
  400490:	600e      	str	r6, [r1, #0]
  400492:	e7f6      	b.n	400482 <pio_handler_set+0x4e>
		return 1;
  400494:	2001      	movs	r0, #1
}
  400496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400498:	20400b28 	.word	0x20400b28
  40049c:	20400ab8 	.word	0x20400ab8
  4004a0:	004003a5 	.word	0x004003a5

004004a4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4004a4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4004a6:	210a      	movs	r1, #10
  4004a8:	4801      	ldr	r0, [pc, #4]	; (4004b0 <PIOA_Handler+0xc>)
  4004aa:	4b02      	ldr	r3, [pc, #8]	; (4004b4 <PIOA_Handler+0x10>)
  4004ac:	4798      	blx	r3
  4004ae:	bd08      	pop	{r3, pc}
  4004b0:	400e0e00 	.word	0x400e0e00
  4004b4:	004003e5 	.word	0x004003e5

004004b8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4004b8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4004ba:	210b      	movs	r1, #11
  4004bc:	4801      	ldr	r0, [pc, #4]	; (4004c4 <PIOB_Handler+0xc>)
  4004be:	4b02      	ldr	r3, [pc, #8]	; (4004c8 <PIOB_Handler+0x10>)
  4004c0:	4798      	blx	r3
  4004c2:	bd08      	pop	{r3, pc}
  4004c4:	400e1000 	.word	0x400e1000
  4004c8:	004003e5 	.word	0x004003e5

004004cc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4004cc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4004ce:	210c      	movs	r1, #12
  4004d0:	4801      	ldr	r0, [pc, #4]	; (4004d8 <PIOC_Handler+0xc>)
  4004d2:	4b02      	ldr	r3, [pc, #8]	; (4004dc <PIOC_Handler+0x10>)
  4004d4:	4798      	blx	r3
  4004d6:	bd08      	pop	{r3, pc}
  4004d8:	400e1200 	.word	0x400e1200
  4004dc:	004003e5 	.word	0x004003e5

004004e0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4004e0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4004e2:	2110      	movs	r1, #16
  4004e4:	4801      	ldr	r0, [pc, #4]	; (4004ec <PIOD_Handler+0xc>)
  4004e6:	4b02      	ldr	r3, [pc, #8]	; (4004f0 <PIOD_Handler+0x10>)
  4004e8:	4798      	blx	r3
  4004ea:	bd08      	pop	{r3, pc}
  4004ec:	400e1400 	.word	0x400e1400
  4004f0:	004003e5 	.word	0x004003e5

004004f4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4004f4:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4004f6:	2111      	movs	r1, #17
  4004f8:	4801      	ldr	r0, [pc, #4]	; (400500 <PIOE_Handler+0xc>)
  4004fa:	4b02      	ldr	r3, [pc, #8]	; (400504 <PIOE_Handler+0x10>)
  4004fc:	4798      	blx	r3
  4004fe:	bd08      	pop	{r3, pc}
  400500:	400e1600 	.word	0x400e1600
  400504:	004003e5 	.word	0x004003e5

00400508 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400508:	2803      	cmp	r0, #3
  40050a:	d011      	beq.n	400530 <pmc_mck_set_division+0x28>
  40050c:	2804      	cmp	r0, #4
  40050e:	d012      	beq.n	400536 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400510:	2802      	cmp	r0, #2
  400512:	bf0c      	ite	eq
  400514:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400518:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40051a:	4a08      	ldr	r2, [pc, #32]	; (40053c <pmc_mck_set_division+0x34>)
  40051c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40051e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400522:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400524:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400526:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400528:	f013 0f08 	tst.w	r3, #8
  40052c:	d0fb      	beq.n	400526 <pmc_mck_set_division+0x1e>
}
  40052e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400530:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400534:	e7f1      	b.n	40051a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400536:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40053a:	e7ee      	b.n	40051a <pmc_mck_set_division+0x12>
  40053c:	400e0600 	.word	0x400e0600

00400540 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400540:	4a17      	ldr	r2, [pc, #92]	; (4005a0 <pmc_switch_mck_to_pllack+0x60>)
  400542:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400544:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400548:	4318      	orrs	r0, r3
  40054a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40054c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40054e:	f013 0f08 	tst.w	r3, #8
  400552:	d10a      	bne.n	40056a <pmc_switch_mck_to_pllack+0x2a>
  400554:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400558:	4911      	ldr	r1, [pc, #68]	; (4005a0 <pmc_switch_mck_to_pllack+0x60>)
  40055a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40055c:	f012 0f08 	tst.w	r2, #8
  400560:	d103      	bne.n	40056a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400562:	3b01      	subs	r3, #1
  400564:	d1f9      	bne.n	40055a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400566:	2001      	movs	r0, #1
  400568:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40056a:	4a0d      	ldr	r2, [pc, #52]	; (4005a0 <pmc_switch_mck_to_pllack+0x60>)
  40056c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40056e:	f023 0303 	bic.w	r3, r3, #3
  400572:	f043 0302 	orr.w	r3, r3, #2
  400576:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400578:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40057a:	f013 0f08 	tst.w	r3, #8
  40057e:	d10a      	bne.n	400596 <pmc_switch_mck_to_pllack+0x56>
  400580:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400584:	4906      	ldr	r1, [pc, #24]	; (4005a0 <pmc_switch_mck_to_pllack+0x60>)
  400586:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400588:	f012 0f08 	tst.w	r2, #8
  40058c:	d105      	bne.n	40059a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40058e:	3b01      	subs	r3, #1
  400590:	d1f9      	bne.n	400586 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400592:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400594:	4770      	bx	lr
	return 0;
  400596:	2000      	movs	r0, #0
  400598:	4770      	bx	lr
  40059a:	2000      	movs	r0, #0
  40059c:	4770      	bx	lr
  40059e:	bf00      	nop
  4005a0:	400e0600 	.word	0x400e0600

004005a4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4005a4:	b9a0      	cbnz	r0, 4005d0 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005a6:	480e      	ldr	r0, [pc, #56]	; (4005e0 <pmc_switch_mainck_to_xtal+0x3c>)
  4005a8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4005aa:	0209      	lsls	r1, r1, #8
  4005ac:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4005ae:	4a0d      	ldr	r2, [pc, #52]	; (4005e4 <pmc_switch_mainck_to_xtal+0x40>)
  4005b0:	401a      	ands	r2, r3
  4005b2:	4b0d      	ldr	r3, [pc, #52]	; (4005e8 <pmc_switch_mainck_to_xtal+0x44>)
  4005b4:	4313      	orrs	r3, r2
  4005b6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005b8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4005ba:	4602      	mov	r2, r0
  4005bc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4005be:	f013 0f01 	tst.w	r3, #1
  4005c2:	d0fb      	beq.n	4005bc <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4005c4:	4a06      	ldr	r2, [pc, #24]	; (4005e0 <pmc_switch_mainck_to_xtal+0x3c>)
  4005c6:	6a11      	ldr	r1, [r2, #32]
  4005c8:	4b08      	ldr	r3, [pc, #32]	; (4005ec <pmc_switch_mainck_to_xtal+0x48>)
  4005ca:	430b      	orrs	r3, r1
  4005cc:	6213      	str	r3, [r2, #32]
  4005ce:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005d0:	4903      	ldr	r1, [pc, #12]	; (4005e0 <pmc_switch_mainck_to_xtal+0x3c>)
  4005d2:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4005d4:	4a06      	ldr	r2, [pc, #24]	; (4005f0 <pmc_switch_mainck_to_xtal+0x4c>)
  4005d6:	401a      	ands	r2, r3
  4005d8:	4b06      	ldr	r3, [pc, #24]	; (4005f4 <pmc_switch_mainck_to_xtal+0x50>)
  4005da:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005dc:	620b      	str	r3, [r1, #32]
  4005de:	4770      	bx	lr
  4005e0:	400e0600 	.word	0x400e0600
  4005e4:	ffc8fffc 	.word	0xffc8fffc
  4005e8:	00370001 	.word	0x00370001
  4005ec:	01370000 	.word	0x01370000
  4005f0:	fec8fffc 	.word	0xfec8fffc
  4005f4:	01370002 	.word	0x01370002

004005f8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4005f8:	4b02      	ldr	r3, [pc, #8]	; (400604 <pmc_osc_is_ready_mainck+0xc>)
  4005fa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4005fc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400600:	4770      	bx	lr
  400602:	bf00      	nop
  400604:	400e0600 	.word	0x400e0600

00400608 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400608:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40060c:	4b01      	ldr	r3, [pc, #4]	; (400614 <pmc_disable_pllack+0xc>)
  40060e:	629a      	str	r2, [r3, #40]	; 0x28
  400610:	4770      	bx	lr
  400612:	bf00      	nop
  400614:	400e0600 	.word	0x400e0600

00400618 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400618:	4b02      	ldr	r3, [pc, #8]	; (400624 <pmc_is_locked_pllack+0xc>)
  40061a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40061c:	f000 0002 	and.w	r0, r0, #2
  400620:	4770      	bx	lr
  400622:	bf00      	nop
  400624:	400e0600 	.word	0x400e0600

00400628 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400628:	283f      	cmp	r0, #63	; 0x3f
  40062a:	d81e      	bhi.n	40066a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40062c:	281f      	cmp	r0, #31
  40062e:	d80c      	bhi.n	40064a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400630:	4b11      	ldr	r3, [pc, #68]	; (400678 <pmc_enable_periph_clk+0x50>)
  400632:	699a      	ldr	r2, [r3, #24]
  400634:	2301      	movs	r3, #1
  400636:	4083      	lsls	r3, r0
  400638:	4393      	bics	r3, r2
  40063a:	d018      	beq.n	40066e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40063c:	2301      	movs	r3, #1
  40063e:	fa03 f000 	lsl.w	r0, r3, r0
  400642:	4b0d      	ldr	r3, [pc, #52]	; (400678 <pmc_enable_periph_clk+0x50>)
  400644:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400646:	2000      	movs	r0, #0
  400648:	4770      	bx	lr
		ul_id -= 32;
  40064a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40064c:	4b0a      	ldr	r3, [pc, #40]	; (400678 <pmc_enable_periph_clk+0x50>)
  40064e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400652:	2301      	movs	r3, #1
  400654:	4083      	lsls	r3, r0
  400656:	4393      	bics	r3, r2
  400658:	d00b      	beq.n	400672 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40065a:	2301      	movs	r3, #1
  40065c:	fa03 f000 	lsl.w	r0, r3, r0
  400660:	4b05      	ldr	r3, [pc, #20]	; (400678 <pmc_enable_periph_clk+0x50>)
  400662:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400666:	2000      	movs	r0, #0
  400668:	4770      	bx	lr
		return 1;
  40066a:	2001      	movs	r0, #1
  40066c:	4770      	bx	lr
	return 0;
  40066e:	2000      	movs	r0, #0
  400670:	4770      	bx	lr
  400672:	2000      	movs	r0, #0
}
  400674:	4770      	bx	lr
  400676:	bf00      	nop
  400678:	400e0600 	.word	0x400e0600

0040067c <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  40067c:	4770      	bx	lr
	...

00400680 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400680:	4a10      	ldr	r2, [pc, #64]	; (4006c4 <pmc_enable_waitmode+0x44>)
  400682:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  400684:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400688:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  40068c:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40068e:	6a11      	ldr	r1, [r2, #32]
  400690:	4b0d      	ldr	r3, [pc, #52]	; (4006c8 <pmc_enable_waitmode+0x48>)
  400692:	430b      	orrs	r3, r1
  400694:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400696:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400698:	f013 0f08 	tst.w	r3, #8
  40069c:	d0fb      	beq.n	400696 <pmc_enable_waitmode+0x16>
  40069e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4006a2:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  4006a4:	3b01      	subs	r3, #1
  4006a6:	d1fc      	bne.n	4006a2 <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  4006a8:	4a06      	ldr	r2, [pc, #24]	; (4006c4 <pmc_enable_waitmode+0x44>)
  4006aa:	6a13      	ldr	r3, [r2, #32]
  4006ac:	f013 0f08 	tst.w	r3, #8
  4006b0:	d0fb      	beq.n	4006aa <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  4006b2:	4a04      	ldr	r2, [pc, #16]	; (4006c4 <pmc_enable_waitmode+0x44>)
  4006b4:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4006b6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4006ba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  4006be:	6713      	str	r3, [r2, #112]	; 0x70
  4006c0:	4770      	bx	lr
  4006c2:	bf00      	nop
  4006c4:	400e0600 	.word	0x400e0600
  4006c8:	00370004 	.word	0x00370004

004006cc <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  4006cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  4006d0:	1e43      	subs	r3, r0, #1
  4006d2:	2b04      	cmp	r3, #4
  4006d4:	f200 8105 	bhi.w	4008e2 <pmc_sleep+0x216>
  4006d8:	e8df f013 	tbh	[pc, r3, lsl #1]
  4006dc:	00050005 	.word	0x00050005
  4006e0:	00130013 	.word	0x00130013
  4006e4:	00f4      	.short	0x00f4
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  4006e6:	4a80      	ldr	r2, [pc, #512]	; (4008e8 <pmc_sleep+0x21c>)
  4006e8:	6913      	ldr	r3, [r2, #16]
  4006ea:	f023 0304 	bic.w	r3, r3, #4
  4006ee:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  4006f0:	2201      	movs	r2, #1
  4006f2:	4b7e      	ldr	r3, [pc, #504]	; (4008ec <pmc_sleep+0x220>)
  4006f4:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4006f6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4006fa:	b662      	cpsie	i
  __ASM volatile ("wfi");
  4006fc:	bf30      	wfi
  4006fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400702:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400704:	2803      	cmp	r0, #3
  400706:	bf0c      	ite	eq
  400708:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40070a:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  40070e:	4b78      	ldr	r3, [pc, #480]	; (4008f0 <pmc_sleep+0x224>)
  400710:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400712:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400714:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400718:	2200      	movs	r2, #0
  40071a:	4b74      	ldr	r3, [pc, #464]	; (4008ec <pmc_sleep+0x220>)
  40071c:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  40071e:	2201      	movs	r2, #1
  400720:	4b74      	ldr	r3, [pc, #464]	; (4008f4 <pmc_sleep+0x228>)
  400722:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  400724:	4b74      	ldr	r3, [pc, #464]	; (4008f8 <pmc_sleep+0x22c>)
  400726:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  400728:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  40072a:	4a74      	ldr	r2, [pc, #464]	; (4008fc <pmc_sleep+0x230>)
  40072c:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400730:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  400732:	4a73      	ldr	r2, [pc, #460]	; (400900 <pmc_sleep+0x234>)
  400734:	433a      	orrs	r2, r7
  400736:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  400738:	f005 0903 	and.w	r9, r5, #3
  40073c:	f1b9 0f01 	cmp.w	r9, #1
  400740:	f240 8089 	bls.w	400856 <pmc_sleep+0x18a>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  400744:	f025 0103 	bic.w	r1, r5, #3
  400748:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  40074c:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40074e:	461a      	mov	r2, r3
  400750:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400752:	f013 0f08 	tst.w	r3, #8
  400756:	d0fb      	beq.n	400750 <pmc_sleep+0x84>
	if (mckr & PMC_MCKR_PRES_Msk) {
  400758:	f011 0f70 	tst.w	r1, #112	; 0x70
  40075c:	d008      	beq.n	400770 <pmc_sleep+0xa4>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  40075e:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  400762:	4b65      	ldr	r3, [pc, #404]	; (4008f8 <pmc_sleep+0x22c>)
  400764:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400766:	461a      	mov	r2, r3
  400768:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40076a:	f013 0f08 	tst.w	r3, #8
  40076e:	d0fb      	beq.n	400768 <pmc_sleep+0x9c>
	pmc_disable_pllack();
  400770:	4b64      	ldr	r3, [pc, #400]	; (400904 <pmc_sleep+0x238>)
  400772:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400774:	4a60      	ldr	r2, [pc, #384]	; (4008f8 <pmc_sleep+0x22c>)
  400776:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400778:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  40077c:	d0fb      	beq.n	400776 <pmc_sleep+0xaa>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40077e:	4a5e      	ldr	r2, [pc, #376]	; (4008f8 <pmc_sleep+0x22c>)
  400780:	6a11      	ldr	r1, [r2, #32]
  400782:	4b61      	ldr	r3, [pc, #388]	; (400908 <pmc_sleep+0x23c>)
  400784:	400b      	ands	r3, r1
  400786:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40078a:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40078c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40078e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400792:	d0fb      	beq.n	40078c <pmc_sleep+0xc0>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  400794:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  400798:	4a58      	ldr	r2, [pc, #352]	; (4008fc <pmc_sleep+0x230>)
  40079a:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  40079c:	2c04      	cmp	r4, #4
  40079e:	d05c      	beq.n	40085a <pmc_sleep+0x18e>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  4007a0:	4c52      	ldr	r4, [pc, #328]	; (4008ec <pmc_sleep+0x220>)
  4007a2:	2301      	movs	r3, #1
  4007a4:	7023      	strb	r3, [r4, #0]
  4007a6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4007aa:	b662      	cpsie	i

		pmc_enable_waitmode();
  4007ac:	4b57      	ldr	r3, [pc, #348]	; (40090c <pmc_sleep+0x240>)
  4007ae:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  4007b0:	b672      	cpsid	i
  4007b2:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  4007b6:	2300      	movs	r3, #0
  4007b8:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4007ba:	f017 0f02 	tst.w	r7, #2
  4007be:	d055      	beq.n	40086c <pmc_sleep+0x1a0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4007c0:	4a4d      	ldr	r2, [pc, #308]	; (4008f8 <pmc_sleep+0x22c>)
  4007c2:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4007c4:	4952      	ldr	r1, [pc, #328]	; (400910 <pmc_sleep+0x244>)
  4007c6:	4019      	ands	r1, r3
  4007c8:	4b52      	ldr	r3, [pc, #328]	; (400914 <pmc_sleep+0x248>)
  4007ca:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4007cc:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4007ce:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  4007d0:	4b51      	ldr	r3, [pc, #324]	; (400918 <pmc_sleep+0x24c>)
  4007d2:	400b      	ands	r3, r1
  4007d4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4007d8:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  4007da:	4b50      	ldr	r3, [pc, #320]	; (40091c <pmc_sleep+0x250>)
  4007dc:	4033      	ands	r3, r6
  4007de:	2b00      	cmp	r3, #0
  4007e0:	d06e      	beq.n	4008c0 <pmc_sleep+0x1f4>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  4007e2:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  4007e6:	4b44      	ldr	r3, [pc, #272]	; (4008f8 <pmc_sleep+0x22c>)
  4007e8:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  4007ea:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  4007ec:	f1b9 0f02 	cmp.w	r9, #2
  4007f0:	d104      	bne.n	4007fc <pmc_sleep+0x130>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  4007f2:	4a41      	ldr	r2, [pc, #260]	; (4008f8 <pmc_sleep+0x22c>)
  4007f4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007f6:	f013 0f02 	tst.w	r3, #2
  4007fa:	d0fb      	beq.n	4007f4 <pmc_sleep+0x128>
	mckr = PMC->PMC_MCKR;
  4007fc:	4a3e      	ldr	r2, [pc, #248]	; (4008f8 <pmc_sleep+0x22c>)
  4007fe:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400800:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  400804:	f005 0070 	and.w	r0, r5, #112	; 0x70
  400808:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40080a:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40080c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40080e:	f013 0f08 	tst.w	r3, #8
  400812:	d0fb      	beq.n	40080c <pmc_sleep+0x140>
	EFC0->EEFC_FMR = fmr_setting;
  400814:	4b39      	ldr	r3, [pc, #228]	; (4008fc <pmc_sleep+0x230>)
  400816:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  40081a:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  40081e:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400820:	461a      	mov	r2, r3
  400822:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400824:	f013 0f08 	tst.w	r3, #8
  400828:	d0fb      	beq.n	400822 <pmc_sleep+0x156>
	while (!(PMC->PMC_SR & pll_sr));
  40082a:	4a33      	ldr	r2, [pc, #204]	; (4008f8 <pmc_sleep+0x22c>)
  40082c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40082e:	420b      	tst	r3, r1
  400830:	d0fc      	beq.n	40082c <pmc_sleep+0x160>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  400832:	2200      	movs	r2, #0
  400834:	4b2f      	ldr	r3, [pc, #188]	; (4008f4 <pmc_sleep+0x228>)
  400836:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  400838:	4b39      	ldr	r3, [pc, #228]	; (400920 <pmc_sleep+0x254>)
  40083a:	681b      	ldr	r3, [r3, #0]
  40083c:	b11b      	cbz	r3, 400846 <pmc_sleep+0x17a>
			callback_clocks_restored();
  40083e:	4798      	blx	r3
			callback_clocks_restored = NULL;
  400840:	2200      	movs	r2, #0
  400842:	4b37      	ldr	r3, [pc, #220]	; (400920 <pmc_sleep+0x254>)
  400844:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  400846:	2201      	movs	r2, #1
  400848:	4b28      	ldr	r3, [pc, #160]	; (4008ec <pmc_sleep+0x220>)
  40084a:	701a      	strb	r2, [r3, #0]
  40084c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400850:	b662      	cpsie	i
  400852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  400856:	4629      	mov	r1, r5
  400858:	e77e      	b.n	400758 <pmc_sleep+0x8c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40085a:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  40085e:	6a11      	ldr	r1, [r2, #32]
  400860:	4b30      	ldr	r3, [pc, #192]	; (400924 <pmc_sleep+0x258>)
  400862:	400b      	ands	r3, r1
  400864:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400868:	6213      	str	r3, [r2, #32]
  40086a:	e799      	b.n	4007a0 <pmc_sleep+0xd4>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  40086c:	f017 0f01 	tst.w	r7, #1
  400870:	d0b3      	beq.n	4007da <pmc_sleep+0x10e>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  400872:	4b21      	ldr	r3, [pc, #132]	; (4008f8 <pmc_sleep+0x22c>)
  400874:	6a1b      	ldr	r3, [r3, #32]
  400876:	f013 0f01 	tst.w	r3, #1
  40087a:	d10b      	bne.n	400894 <pmc_sleep+0x1c8>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40087c:	491e      	ldr	r1, [pc, #120]	; (4008f8 <pmc_sleep+0x22c>)
  40087e:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  400880:	4a29      	ldr	r2, [pc, #164]	; (400928 <pmc_sleep+0x25c>)
  400882:	401a      	ands	r2, r3
  400884:	4b29      	ldr	r3, [pc, #164]	; (40092c <pmc_sleep+0x260>)
  400886:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400888:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40088a:	460a      	mov	r2, r1
  40088c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40088e:	f013 0f01 	tst.w	r3, #1
  400892:	d0fb      	beq.n	40088c <pmc_sleep+0x1c0>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  400894:	4b18      	ldr	r3, [pc, #96]	; (4008f8 <pmc_sleep+0x22c>)
  400896:	6a1b      	ldr	r3, [r3, #32]
  400898:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40089c:	d108      	bne.n	4008b0 <pmc_sleep+0x1e4>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40089e:	4a16      	ldr	r2, [pc, #88]	; (4008f8 <pmc_sleep+0x22c>)
  4008a0:	6a11      	ldr	r1, [r2, #32]
  4008a2:	4b23      	ldr	r3, [pc, #140]	; (400930 <pmc_sleep+0x264>)
  4008a4:	430b      	orrs	r3, r1
  4008a6:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4008a8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008aa:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4008ae:	d0fb      	beq.n	4008a8 <pmc_sleep+0x1dc>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4008b0:	4a11      	ldr	r2, [pc, #68]	; (4008f8 <pmc_sleep+0x22c>)
  4008b2:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  4008b4:	4b18      	ldr	r3, [pc, #96]	; (400918 <pmc_sleep+0x24c>)
  4008b6:	400b      	ands	r3, r1
  4008b8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4008bc:	6213      	str	r3, [r2, #32]
  4008be:	e78c      	b.n	4007da <pmc_sleep+0x10e>
	uint32_t pll_sr = 0;
  4008c0:	2100      	movs	r1, #0
  4008c2:	e793      	b.n	4007ec <pmc_sleep+0x120>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4008c4:	4a08      	ldr	r2, [pc, #32]	; (4008e8 <pmc_sleep+0x21c>)
  4008c6:	6913      	ldr	r3, [r2, #16]
  4008c8:	f043 0304 	orr.w	r3, r3, #4
  4008cc:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  4008ce:	4a19      	ldr	r2, [pc, #100]	; (400934 <pmc_sleep+0x268>)
  4008d0:	4b19      	ldr	r3, [pc, #100]	; (400938 <pmc_sleep+0x26c>)
  4008d2:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  4008d4:	2201      	movs	r2, #1
  4008d6:	4b05      	ldr	r3, [pc, #20]	; (4008ec <pmc_sleep+0x220>)
  4008d8:	701a      	strb	r2, [r3, #0]
  4008da:	f3bf 8f5f 	dmb	sy
  4008de:	b662      	cpsie	i
  __ASM volatile ("wfi");
  4008e0:	bf30      	wfi
  4008e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4008e6:	bf00      	nop
  4008e8:	e000ed00 	.word	0xe000ed00
  4008ec:	2040000a 	.word	0x2040000a
  4008f0:	0040067d 	.word	0x0040067d
  4008f4:	20400b2c 	.word	0x20400b2c
  4008f8:	400e0600 	.word	0x400e0600
  4008fc:	400e0c00 	.word	0x400e0c00
  400900:	00370008 	.word	0x00370008
  400904:	00400609 	.word	0x00400609
  400908:	fec8ffff 	.word	0xfec8ffff
  40090c:	00400681 	.word	0x00400681
  400910:	fec8fffc 	.word	0xfec8fffc
  400914:	01370002 	.word	0x01370002
  400918:	ffc8ff87 	.word	0xffc8ff87
  40091c:	07ff0000 	.word	0x07ff0000
  400920:	20400b30 	.word	0x20400b30
  400924:	ffc8fffe 	.word	0xffc8fffe
  400928:	ffc8fffc 	.word	0xffc8fffc
  40092c:	00370001 	.word	0x00370001
  400930:	01370000 	.word	0x01370000
  400934:	a5000004 	.word	0xa5000004
  400938:	400e1810 	.word	0x400e1810

0040093c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40093c:	e7fe      	b.n	40093c <Dummy_Handler>
	...

00400940 <Reset_Handler>:
{
  400940:	b500      	push	{lr}
  400942:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400944:	4b25      	ldr	r3, [pc, #148]	; (4009dc <Reset_Handler+0x9c>)
  400946:	4a26      	ldr	r2, [pc, #152]	; (4009e0 <Reset_Handler+0xa0>)
  400948:	429a      	cmp	r2, r3
  40094a:	d010      	beq.n	40096e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  40094c:	4b25      	ldr	r3, [pc, #148]	; (4009e4 <Reset_Handler+0xa4>)
  40094e:	4a23      	ldr	r2, [pc, #140]	; (4009dc <Reset_Handler+0x9c>)
  400950:	429a      	cmp	r2, r3
  400952:	d20c      	bcs.n	40096e <Reset_Handler+0x2e>
  400954:	3b01      	subs	r3, #1
  400956:	1a9b      	subs	r3, r3, r2
  400958:	f023 0303 	bic.w	r3, r3, #3
  40095c:	3304      	adds	r3, #4
  40095e:	4413      	add	r3, r2
  400960:	491f      	ldr	r1, [pc, #124]	; (4009e0 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400962:	f851 0b04 	ldr.w	r0, [r1], #4
  400966:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40096a:	429a      	cmp	r2, r3
  40096c:	d1f9      	bne.n	400962 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40096e:	4b1e      	ldr	r3, [pc, #120]	; (4009e8 <Reset_Handler+0xa8>)
  400970:	4a1e      	ldr	r2, [pc, #120]	; (4009ec <Reset_Handler+0xac>)
  400972:	429a      	cmp	r2, r3
  400974:	d20a      	bcs.n	40098c <Reset_Handler+0x4c>
  400976:	3b01      	subs	r3, #1
  400978:	1a9b      	subs	r3, r3, r2
  40097a:	f023 0303 	bic.w	r3, r3, #3
  40097e:	3304      	adds	r3, #4
  400980:	4413      	add	r3, r2
                *pDest++ = 0;
  400982:	2100      	movs	r1, #0
  400984:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400988:	4293      	cmp	r3, r2
  40098a:	d1fb      	bne.n	400984 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40098c:	4a18      	ldr	r2, [pc, #96]	; (4009f0 <Reset_Handler+0xb0>)
  40098e:	4b19      	ldr	r3, [pc, #100]	; (4009f4 <Reset_Handler+0xb4>)
  400990:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400994:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400996:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40099a:	fab3 f383 	clz	r3, r3
  40099e:	095b      	lsrs	r3, r3, #5
  4009a0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4009a2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4009a4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4009a8:	2200      	movs	r2, #0
  4009aa:	4b13      	ldr	r3, [pc, #76]	; (4009f8 <Reset_Handler+0xb8>)
  4009ac:	701a      	strb	r2, [r3, #0]
	return flags;
  4009ae:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4009b0:	4a12      	ldr	r2, [pc, #72]	; (4009fc <Reset_Handler+0xbc>)
  4009b2:	6813      	ldr	r3, [r2, #0]
  4009b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4009b8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4009ba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009be:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4009c2:	b129      	cbz	r1, 4009d0 <Reset_Handler+0x90>
		cpu_irq_enable();
  4009c4:	2201      	movs	r2, #1
  4009c6:	4b0c      	ldr	r3, [pc, #48]	; (4009f8 <Reset_Handler+0xb8>)
  4009c8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4009ca:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4009ce:	b662      	cpsie	i
        __libc_init_array();
  4009d0:	4b0b      	ldr	r3, [pc, #44]	; (400a00 <Reset_Handler+0xc0>)
  4009d2:	4798      	blx	r3
        main();
  4009d4:	4b0b      	ldr	r3, [pc, #44]	; (400a04 <Reset_Handler+0xc4>)
  4009d6:	4798      	blx	r3
  4009d8:	e7fe      	b.n	4009d8 <Reset_Handler+0x98>
  4009da:	bf00      	nop
  4009dc:	20400000 	.word	0x20400000
  4009e0:	00401418 	.word	0x00401418
  4009e4:	20400a9c 	.word	0x20400a9c
  4009e8:	20400b5c 	.word	0x20400b5c
  4009ec:	20400a9c 	.word	0x20400a9c
  4009f0:	e000ed00 	.word	0xe000ed00
  4009f4:	00400000 	.word	0x00400000
  4009f8:	2040000a 	.word	0x2040000a
  4009fc:	e000ed88 	.word	0xe000ed88
  400a00:	00401279 	.word	0x00401279
  400a04:	00400e51 	.word	0x00400e51

00400a08 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400a08:	4b3b      	ldr	r3, [pc, #236]	; (400af8 <SystemCoreClockUpdate+0xf0>)
  400a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a0c:	f003 0303 	and.w	r3, r3, #3
  400a10:	2b01      	cmp	r3, #1
  400a12:	d01d      	beq.n	400a50 <SystemCoreClockUpdate+0x48>
  400a14:	b183      	cbz	r3, 400a38 <SystemCoreClockUpdate+0x30>
  400a16:	2b02      	cmp	r3, #2
  400a18:	d036      	beq.n	400a88 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400a1a:	4b37      	ldr	r3, [pc, #220]	; (400af8 <SystemCoreClockUpdate+0xf0>)
  400a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a1e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a22:	2b70      	cmp	r3, #112	; 0x70
  400a24:	d05f      	beq.n	400ae6 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400a26:	4b34      	ldr	r3, [pc, #208]	; (400af8 <SystemCoreClockUpdate+0xf0>)
  400a28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400a2a:	4934      	ldr	r1, [pc, #208]	; (400afc <SystemCoreClockUpdate+0xf4>)
  400a2c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400a30:	680b      	ldr	r3, [r1, #0]
  400a32:	40d3      	lsrs	r3, r2
  400a34:	600b      	str	r3, [r1, #0]
  400a36:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400a38:	4b31      	ldr	r3, [pc, #196]	; (400b00 <SystemCoreClockUpdate+0xf8>)
  400a3a:	695b      	ldr	r3, [r3, #20]
  400a3c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400a40:	bf14      	ite	ne
  400a42:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400a46:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400a4a:	4b2c      	ldr	r3, [pc, #176]	; (400afc <SystemCoreClockUpdate+0xf4>)
  400a4c:	601a      	str	r2, [r3, #0]
  400a4e:	e7e4      	b.n	400a1a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400a50:	4b29      	ldr	r3, [pc, #164]	; (400af8 <SystemCoreClockUpdate+0xf0>)
  400a52:	6a1b      	ldr	r3, [r3, #32]
  400a54:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a58:	d003      	beq.n	400a62 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400a5a:	4a2a      	ldr	r2, [pc, #168]	; (400b04 <SystemCoreClockUpdate+0xfc>)
  400a5c:	4b27      	ldr	r3, [pc, #156]	; (400afc <SystemCoreClockUpdate+0xf4>)
  400a5e:	601a      	str	r2, [r3, #0]
  400a60:	e7db      	b.n	400a1a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400a62:	4a29      	ldr	r2, [pc, #164]	; (400b08 <SystemCoreClockUpdate+0x100>)
  400a64:	4b25      	ldr	r3, [pc, #148]	; (400afc <SystemCoreClockUpdate+0xf4>)
  400a66:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400a68:	4b23      	ldr	r3, [pc, #140]	; (400af8 <SystemCoreClockUpdate+0xf0>)
  400a6a:	6a1b      	ldr	r3, [r3, #32]
  400a6c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a70:	2b10      	cmp	r3, #16
  400a72:	d005      	beq.n	400a80 <SystemCoreClockUpdate+0x78>
  400a74:	2b20      	cmp	r3, #32
  400a76:	d1d0      	bne.n	400a1a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400a78:	4a22      	ldr	r2, [pc, #136]	; (400b04 <SystemCoreClockUpdate+0xfc>)
  400a7a:	4b20      	ldr	r3, [pc, #128]	; (400afc <SystemCoreClockUpdate+0xf4>)
  400a7c:	601a      	str	r2, [r3, #0]
          break;
  400a7e:	e7cc      	b.n	400a1a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400a80:	4a22      	ldr	r2, [pc, #136]	; (400b0c <SystemCoreClockUpdate+0x104>)
  400a82:	4b1e      	ldr	r3, [pc, #120]	; (400afc <SystemCoreClockUpdate+0xf4>)
  400a84:	601a      	str	r2, [r3, #0]
          break;
  400a86:	e7c8      	b.n	400a1a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400a88:	4b1b      	ldr	r3, [pc, #108]	; (400af8 <SystemCoreClockUpdate+0xf0>)
  400a8a:	6a1b      	ldr	r3, [r3, #32]
  400a8c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a90:	d016      	beq.n	400ac0 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400a92:	4a1c      	ldr	r2, [pc, #112]	; (400b04 <SystemCoreClockUpdate+0xfc>)
  400a94:	4b19      	ldr	r3, [pc, #100]	; (400afc <SystemCoreClockUpdate+0xf4>)
  400a96:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400a98:	4b17      	ldr	r3, [pc, #92]	; (400af8 <SystemCoreClockUpdate+0xf0>)
  400a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a9c:	f003 0303 	and.w	r3, r3, #3
  400aa0:	2b02      	cmp	r3, #2
  400aa2:	d1ba      	bne.n	400a1a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400aa4:	4a14      	ldr	r2, [pc, #80]	; (400af8 <SystemCoreClockUpdate+0xf0>)
  400aa6:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400aa8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400aaa:	4814      	ldr	r0, [pc, #80]	; (400afc <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400aac:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400ab0:	6803      	ldr	r3, [r0, #0]
  400ab2:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400ab6:	b2d2      	uxtb	r2, r2
  400ab8:	fbb3 f3f2 	udiv	r3, r3, r2
  400abc:	6003      	str	r3, [r0, #0]
  400abe:	e7ac      	b.n	400a1a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ac0:	4a11      	ldr	r2, [pc, #68]	; (400b08 <SystemCoreClockUpdate+0x100>)
  400ac2:	4b0e      	ldr	r3, [pc, #56]	; (400afc <SystemCoreClockUpdate+0xf4>)
  400ac4:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400ac6:	4b0c      	ldr	r3, [pc, #48]	; (400af8 <SystemCoreClockUpdate+0xf0>)
  400ac8:	6a1b      	ldr	r3, [r3, #32]
  400aca:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ace:	2b10      	cmp	r3, #16
  400ad0:	d005      	beq.n	400ade <SystemCoreClockUpdate+0xd6>
  400ad2:	2b20      	cmp	r3, #32
  400ad4:	d1e0      	bne.n	400a98 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400ad6:	4a0b      	ldr	r2, [pc, #44]	; (400b04 <SystemCoreClockUpdate+0xfc>)
  400ad8:	4b08      	ldr	r3, [pc, #32]	; (400afc <SystemCoreClockUpdate+0xf4>)
  400ada:	601a      	str	r2, [r3, #0]
          break;
  400adc:	e7dc      	b.n	400a98 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400ade:	4a0b      	ldr	r2, [pc, #44]	; (400b0c <SystemCoreClockUpdate+0x104>)
  400ae0:	4b06      	ldr	r3, [pc, #24]	; (400afc <SystemCoreClockUpdate+0xf4>)
  400ae2:	601a      	str	r2, [r3, #0]
          break;
  400ae4:	e7d8      	b.n	400a98 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400ae6:	4a05      	ldr	r2, [pc, #20]	; (400afc <SystemCoreClockUpdate+0xf4>)
  400ae8:	6813      	ldr	r3, [r2, #0]
  400aea:	4909      	ldr	r1, [pc, #36]	; (400b10 <SystemCoreClockUpdate+0x108>)
  400aec:	fba1 1303 	umull	r1, r3, r1, r3
  400af0:	085b      	lsrs	r3, r3, #1
  400af2:	6013      	str	r3, [r2, #0]
  400af4:	4770      	bx	lr
  400af6:	bf00      	nop
  400af8:	400e0600 	.word	0x400e0600
  400afc:	2040000c 	.word	0x2040000c
  400b00:	400e1810 	.word	0x400e1810
  400b04:	00b71b00 	.word	0x00b71b00
  400b08:	003d0900 	.word	0x003d0900
  400b0c:	007a1200 	.word	0x007a1200
  400b10:	aaaaaaab 	.word	0xaaaaaaab

00400b14 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400b14:	4b12      	ldr	r3, [pc, #72]	; (400b60 <system_init_flash+0x4c>)
  400b16:	4298      	cmp	r0, r3
  400b18:	d911      	bls.n	400b3e <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400b1a:	4b12      	ldr	r3, [pc, #72]	; (400b64 <system_init_flash+0x50>)
  400b1c:	4298      	cmp	r0, r3
  400b1e:	d913      	bls.n	400b48 <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400b20:	4b11      	ldr	r3, [pc, #68]	; (400b68 <system_init_flash+0x54>)
  400b22:	4298      	cmp	r0, r3
  400b24:	d914      	bls.n	400b50 <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400b26:	4b11      	ldr	r3, [pc, #68]	; (400b6c <system_init_flash+0x58>)
  400b28:	4298      	cmp	r0, r3
  400b2a:	d915      	bls.n	400b58 <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400b2c:	4b10      	ldr	r3, [pc, #64]	; (400b70 <system_init_flash+0x5c>)
  400b2e:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400b30:	bf94      	ite	ls
  400b32:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400b36:	4a0f      	ldrhi	r2, [pc, #60]	; (400b74 <system_init_flash+0x60>)
  400b38:	4b0f      	ldr	r3, [pc, #60]	; (400b78 <system_init_flash+0x64>)
  400b3a:	601a      	str	r2, [r3, #0]
  400b3c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400b3e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400b42:	4b0d      	ldr	r3, [pc, #52]	; (400b78 <system_init_flash+0x64>)
  400b44:	601a      	str	r2, [r3, #0]
  400b46:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400b48:	4a0c      	ldr	r2, [pc, #48]	; (400b7c <system_init_flash+0x68>)
  400b4a:	4b0b      	ldr	r3, [pc, #44]	; (400b78 <system_init_flash+0x64>)
  400b4c:	601a      	str	r2, [r3, #0]
  400b4e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400b50:	4a0b      	ldr	r2, [pc, #44]	; (400b80 <system_init_flash+0x6c>)
  400b52:	4b09      	ldr	r3, [pc, #36]	; (400b78 <system_init_flash+0x64>)
  400b54:	601a      	str	r2, [r3, #0]
  400b56:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400b58:	4a0a      	ldr	r2, [pc, #40]	; (400b84 <system_init_flash+0x70>)
  400b5a:	4b07      	ldr	r3, [pc, #28]	; (400b78 <system_init_flash+0x64>)
  400b5c:	601a      	str	r2, [r3, #0]
  400b5e:	4770      	bx	lr
  400b60:	01312cff 	.word	0x01312cff
  400b64:	026259ff 	.word	0x026259ff
  400b68:	039386ff 	.word	0x039386ff
  400b6c:	04c4b3ff 	.word	0x04c4b3ff
  400b70:	05f5e0ff 	.word	0x05f5e0ff
  400b74:	04000500 	.word	0x04000500
  400b78:	400e0c00 	.word	0x400e0c00
  400b7c:	04000100 	.word	0x04000100
  400b80:	04000200 	.word	0x04000200
  400b84:	04000300 	.word	0x04000300

00400b88 <but_callback>:
		pio_set(PIOC,LED1_PIO_IDX_MASK); 
		delay_us(T);
	}
}
// CALLBACK
void but_callback(void){
  400b88:	b508      	push	{r3, lr}
	but_flag = 1;
  400b8a:	2201      	movs	r2, #1
  400b8c:	4b02      	ldr	r3, [pc, #8]	; (400b98 <but_callback+0x10>)
  400b8e:	701a      	strb	r2, [r3, #0]
	delay_ms(100);
  400b90:	4802      	ldr	r0, [pc, #8]	; (400b9c <but_callback+0x14>)
  400b92:	4b03      	ldr	r3, [pc, #12]	; (400ba0 <but_callback+0x18>)
  400b94:	4798      	blx	r3
  400b96:	bd08      	pop	{r3, pc}
  400b98:	20400b37 	.word	0x20400b37
  400b9c:	004d2b25 	.word	0x004d2b25
  400ba0:	20400001 	.word	0x20400001

00400ba4 <but1_callback>:
};
void but1_callback(void){
  400ba4:	b508      	push	{r3, lr}
	but1_flag = 1;
  400ba6:	2201      	movs	r2, #1
  400ba8:	4b02      	ldr	r3, [pc, #8]	; (400bb4 <but1_callback+0x10>)
  400baa:	701a      	strb	r2, [r3, #0]
	delay_ms(100);
  400bac:	4802      	ldr	r0, [pc, #8]	; (400bb8 <but1_callback+0x14>)
  400bae:	4b03      	ldr	r3, [pc, #12]	; (400bbc <but1_callback+0x18>)
  400bb0:	4798      	blx	r3
  400bb2:	bd08      	pop	{r3, pc}
  400bb4:	20400b34 	.word	0x20400b34
  400bb8:	004d2b25 	.word	0x004d2b25
  400bbc:	20400001 	.word	0x20400001

00400bc0 <but2_callback>:
	};
void but2_callback(void){
  400bc0:	b508      	push	{r3, lr}
	but2_flag = 1;
  400bc2:	2201      	movs	r2, #1
  400bc4:	4b02      	ldr	r3, [pc, #8]	; (400bd0 <but2_callback+0x10>)
  400bc6:	701a      	strb	r2, [r3, #0]
	delay_ms(100);
  400bc8:	4802      	ldr	r0, [pc, #8]	; (400bd4 <but2_callback+0x14>)
  400bca:	4b03      	ldr	r3, [pc, #12]	; (400bd8 <but2_callback+0x18>)
  400bcc:	4798      	blx	r3
  400bce:	bd08      	pop	{r3, pc}
  400bd0:	20400b35 	.word	0x20400b35
  400bd4:	004d2b25 	.word	0x004d2b25
  400bd8:	20400001 	.word	0x20400001

00400bdc <but3_callback>:
};
void but3_callback(void){
  400bdc:	b508      	push	{r3, lr}
	but3_flag = 1;
  400bde:	2201      	movs	r2, #1
  400be0:	4b02      	ldr	r3, [pc, #8]	; (400bec <but3_callback+0x10>)
  400be2:	701a      	strb	r2, [r3, #0]
	delay_ms(100);
  400be4:	4802      	ldr	r0, [pc, #8]	; (400bf0 <but3_callback+0x14>)
  400be6:	4b03      	ldr	r3, [pc, #12]	; (400bf4 <but3_callback+0x18>)
  400be8:	4798      	blx	r3
  400bea:	bd08      	pop	{r3, pc}
  400bec:	20400b36 	.word	0x20400b36
  400bf0:	004d2b25 	.word	0x004d2b25
  400bf4:	20400001 	.word	0x20400001

00400bf8 <tone>:
void tone(int freq, int dur){
  400bf8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int T = 1000000/(2*freq);
  400bfc:	0043      	lsls	r3, r0, #1
  400bfe:	4a27      	ldr	r2, [pc, #156]	; (400c9c <tone+0xa4>)
  400c00:	fb92 f9f3 	sdiv	r9, r2, r3
	int idx = (dur * freq)/1000;
  400c04:	fb01 f800 	mul.w	r8, r1, r0
  400c08:	4925      	ldr	r1, [pc, #148]	; (400ca0 <tone+0xa8>)
  400c0a:	fb81 3108 	smull	r3, r1, r1, r8
  400c0e:	ea4f 78e8 	mov.w	r8, r8, asr #31
	for(int i = 0; i <= idx; i++){
  400c12:	ebd8 18a1 	rsbs	r8, r8, r1, asr #6
  400c16:	d43f      	bmi.n	400c98 <tone+0xa0>
		delay_us(T);                        
  400c18:	4c22      	ldr	r4, [pc, #136]	; (400ca4 <tone+0xac>)
  400c1a:	fba9 0104 	umull	r0, r1, r9, r4
  400c1e:	464a      	mov	r2, r9
  400c20:	17d3      	asrs	r3, r2, #31
  400c22:	fb04 1103 	mla	r1, r4, r3, r1
  400c26:	4a20      	ldr	r2, [pc, #128]	; (400ca8 <tone+0xb0>)
  400c28:	2300      	movs	r3, #0
  400c2a:	4c20      	ldr	r4, [pc, #128]	; (400cac <tone+0xb4>)
  400c2c:	2500      	movs	r5, #0
  400c2e:	1900      	adds	r0, r0, r4
  400c30:	4169      	adcs	r1, r5
  400c32:	4c1f      	ldr	r4, [pc, #124]	; (400cb0 <tone+0xb8>)
  400c34:	47a0      	blx	r4
  400c36:	4682      	mov	sl, r0
  400c38:	2400      	movs	r4, #0
		pio_set(PIOB, BUZ_PIO_IDX_MASK); 
  400c3a:	4f1e      	ldr	r7, [pc, #120]	; (400cb4 <tone+0xbc>)
  400c3c:	4e1e      	ldr	r6, [pc, #120]	; (400cb8 <tone+0xc0>)
		pio_clear(PIOC,LED1_PIO_IDX_MASK);   
  400c3e:	4d1f      	ldr	r5, [pc, #124]	; (400cbc <tone+0xc4>)
  400c40:	e010      	b.n	400c64 <tone+0x6c>
		delay_us(T);                        
  400c42:	2033      	movs	r0, #51	; 0x33
  400c44:	f8df b07c 	ldr.w	fp, [pc, #124]	; 400cc4 <tone+0xcc>
  400c48:	47d8      	blx	fp
		pio_clear(PIOB, BUZ_PIO_IDX_MASK);
  400c4a:	2104      	movs	r1, #4
  400c4c:	4638      	mov	r0, r7
  400c4e:	4b1c      	ldr	r3, [pc, #112]	; (400cc0 <tone+0xc8>)
  400c50:	4798      	blx	r3
		pio_set(PIOC,LED1_PIO_IDX_MASK); 
  400c52:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400c56:	4628      	mov	r0, r5
  400c58:	47b0      	blx	r6
		delay_us(T);
  400c5a:	2033      	movs	r0, #51	; 0x33
  400c5c:	47d8      	blx	fp
	for(int i = 0; i <= idx; i++){
  400c5e:	3401      	adds	r4, #1
  400c60:	45a0      	cmp	r8, r4
  400c62:	db19      	blt.n	400c98 <tone+0xa0>
		pio_set(PIOB, BUZ_PIO_IDX_MASK); 
  400c64:	2104      	movs	r1, #4
  400c66:	4638      	mov	r0, r7
  400c68:	47b0      	blx	r6
		pio_clear(PIOC,LED1_PIO_IDX_MASK);   
  400c6a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400c6e:	4628      	mov	r0, r5
  400c70:	4b13      	ldr	r3, [pc, #76]	; (400cc0 <tone+0xc8>)
  400c72:	4798      	blx	r3
		delay_us(T);                        
  400c74:	f1b9 0f00 	cmp.w	r9, #0
  400c78:	d0e3      	beq.n	400c42 <tone+0x4a>
  400c7a:	4650      	mov	r0, sl
  400c7c:	f8df b044 	ldr.w	fp, [pc, #68]	; 400cc4 <tone+0xcc>
  400c80:	47d8      	blx	fp
		pio_clear(PIOB, BUZ_PIO_IDX_MASK);
  400c82:	2104      	movs	r1, #4
  400c84:	4638      	mov	r0, r7
  400c86:	4b0e      	ldr	r3, [pc, #56]	; (400cc0 <tone+0xc8>)
  400c88:	4798      	blx	r3
		pio_set(PIOC,LED1_PIO_IDX_MASK); 
  400c8a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400c8e:	4628      	mov	r0, r5
  400c90:	47b0      	blx	r6
		delay_us(T);
  400c92:	4650      	mov	r0, sl
  400c94:	47d8      	blx	fp
  400c96:	e7e2      	b.n	400c5e <tone+0x66>
  400c98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400c9c:	000f4240 	.word	0x000f4240
  400ca0:	10624dd3 	.word	0x10624dd3
  400ca4:	11e1a300 	.word	0x11e1a300
  400ca8:	005a83e0 	.word	0x005a83e0
  400cac:	005a83df 	.word	0x005a83df
  400cb0:	00400f69 	.word	0x00400f69
  400cb4:	400e1000 	.word	0x400e1000
  400cb8:	0040021d 	.word	0x0040021d
  400cbc:	400e1200 	.word	0x400e1200
  400cc0:	00400221 	.word	0x00400221
  400cc4:	20400001 	.word	0x20400001

00400cc8 <init>:
};


// Funo de inicializao do uC
void init(void){
  400cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ccc:	b082      	sub	sp, #8
	// Initialize the board clock
	sysclk_init();
  400cce:	4b50      	ldr	r3, [pc, #320]	; (400e10 <init+0x148>)
  400cd0:	4798      	blx	r3

	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  400cd2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400cd6:	4b4f      	ldr	r3, [pc, #316]	; (400e14 <init+0x14c>)
  400cd8:	605a      	str	r2, [r3, #4]
	
	// Ativa o PIO na qual o LED foi conectado
	// para que possamos controlar o LED.
	pmc_enable_periph_clk(BUZ_PIO_ID);
  400cda:	200b      	movs	r0, #11
  400cdc:	4c4e      	ldr	r4, [pc, #312]	; (400e18 <init+0x150>)
  400cde:	47a0      	blx	r4
	pmc_enable_periph_clk(LED_PIO_ID);
  400ce0:	200c      	movs	r0, #12
  400ce2:	47a0      	blx	r4
	pmc_enable_periph_clk(LED1_PIO_ID);
  400ce4:	200c      	movs	r0, #12
  400ce6:	47a0      	blx	r4
	pmc_enable_periph_clk(LED2_PIO_ID);
  400ce8:	2010      	movs	r0, #16
  400cea:	47a0      	blx	r4
	pmc_enable_periph_clk(LED3_PIO_ID);
  400cec:	2010      	movs	r0, #16
  400cee:	47a0      	blx	r4
	
	pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_PIO_IDX_MASK, PIO_DEFAULT);
  400cf0:	4e4a      	ldr	r6, [pc, #296]	; (400e1c <init+0x154>)
  400cf2:	2300      	movs	r3, #0
  400cf4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400cf8:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400cfc:	4630      	mov	r0, r6
  400cfe:	4d48      	ldr	r5, [pc, #288]	; (400e20 <init+0x158>)
  400d00:	47a8      	blx	r5
	pio_configure(LED2_PIO, PIO_OUTPUT_0, LED2_PIO_IDX_MASK, PIO_DEFAULT);
  400d02:	4f48      	ldr	r7, [pc, #288]	; (400e24 <init+0x15c>)
  400d04:	2300      	movs	r3, #0
  400d06:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400d0a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400d0e:	4638      	mov	r0, r7
  400d10:	47a8      	blx	r5
	pio_configure(LED3_PIO, PIO_OUTPUT_0, LED3_PIO_IDX_MASK, PIO_DEFAULT);
  400d12:	2300      	movs	r3, #0
  400d14:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400d18:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400d1c:	4638      	mov	r0, r7
  400d1e:	47a8      	blx	r5
	pio_configure(LED_PIO , PIO_OUTPUT_0, LED_PIO_IDX_MASK, PIO_DEFAULT);
  400d20:	2300      	movs	r3, #0
  400d22:	f44f 7280 	mov.w	r2, #256	; 0x100
  400d26:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400d2a:	4630      	mov	r0, r6
  400d2c:	47a8      	blx	r5
	
	pio_set_output(BUZ_PIO, BUZ_PIO_IDX_MASK, 0, 0, 0);
  400d2e:	2200      	movs	r2, #0
  400d30:	9200      	str	r2, [sp, #0]
  400d32:	4613      	mov	r3, r2
  400d34:	2104      	movs	r1, #4
  400d36:	483c      	ldr	r0, [pc, #240]	; (400e28 <init+0x160>)
  400d38:	f8df 8110 	ldr.w	r8, [pc, #272]	; 400e4c <init+0x184>
  400d3c:	47c0      	blx	r8
	
	// Inicializa PIO do botao
	pmc_enable_periph_clk(BUT_PIO_ID);
  400d3e:	200a      	movs	r0, #10
  400d40:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT1_PIO_ID);
  400d42:	200a      	movs	r0, #10
  400d44:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT2_PIO_ID);
  400d46:	2010      	movs	r0, #16
  400d48:	47a0      	blx	r4
	pmc_enable_periph_clk(BUT3_PIO_ID);
  400d4a:	200c      	movs	r0, #12
  400d4c:	47a0      	blx	r4
	
	pio_configure(BUT_PIO , PIO_INPUT, BUT_PIO_IDX_MASK, PIO_PULLUP);
  400d4e:	4c37      	ldr	r4, [pc, #220]	; (400e2c <init+0x164>)
  400d50:	2301      	movs	r3, #1
  400d52:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400d56:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400d5a:	4620      	mov	r0, r4
  400d5c:	47a8      	blx	r5
	pio_configure(BUT1_PIO, PIO_INPUT, BUT_PIO_IDX_MASK, PIO_PULLUP);
  400d5e:	2301      	movs	r3, #1
  400d60:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400d64:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400d68:	4620      	mov	r0, r4
  400d6a:	47a8      	blx	r5
	pio_configure(BUT2_PIO, PIO_INPUT, BUT_PIO_IDX_MASK, PIO_PULLUP);
  400d6c:	2301      	movs	r3, #1
  400d6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400d72:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400d76:	4638      	mov	r0, r7
  400d78:	47a8      	blx	r5
	pio_configure(BUT3_PIO, PIO_INPUT, BUT_PIO_IDX_MASK, PIO_PULLUP);
  400d7a:	2301      	movs	r3, #1
  400d7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400d80:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400d84:	4630      	mov	r0, r6
  400d86:	47a8      	blx	r5
	
	
	pio_handler_set(BUT_PIO , BUT_PIO_ID, BUT_PIO_IDX_MASK, PIO_IT_FALL_EDGE, but_callback);	
  400d88:	4b29      	ldr	r3, [pc, #164]	; (400e30 <init+0x168>)
  400d8a:	9300      	str	r3, [sp, #0]
  400d8c:	2350      	movs	r3, #80	; 0x50
  400d8e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400d92:	210a      	movs	r1, #10
  400d94:	4620      	mov	r0, r4
  400d96:	4d27      	ldr	r5, [pc, #156]	; (400e34 <init+0x16c>)
  400d98:	47a8      	blx	r5
	pio_handler_set(BUT1_PIO, BUT1_PIO_ID, BUT1_PIO_IDX_MASK, PIO_IT_FALL_EDGE, but1_callback);	
  400d9a:	4b27      	ldr	r3, [pc, #156]	; (400e38 <init+0x170>)
  400d9c:	9300      	str	r3, [sp, #0]
  400d9e:	2350      	movs	r3, #80	; 0x50
  400da0:	2204      	movs	r2, #4
  400da2:	210a      	movs	r1, #10
  400da4:	4620      	mov	r0, r4
  400da6:	47a8      	blx	r5
	pio_handler_set(BUT2_PIO, BUT2_PIO_ID, BUT2_PIO_IDX_MASK, PIO_IT_FALL_EDGE, but2_callback);	
  400da8:	4b24      	ldr	r3, [pc, #144]	; (400e3c <init+0x174>)
  400daa:	9300      	str	r3, [sp, #0]
  400dac:	2350      	movs	r3, #80	; 0x50
  400dae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400db2:	2110      	movs	r1, #16
  400db4:	4638      	mov	r0, r7
  400db6:	47a8      	blx	r5
	pio_handler_set(BUT3_PIO, BUT3_PIO_ID, BUT3_PIO_IDX_MASK, PIO_IT_FALL_EDGE, but3_callback);	
  400db8:	4b21      	ldr	r3, [pc, #132]	; (400e40 <init+0x178>)
  400dba:	9300      	str	r3, [sp, #0]
  400dbc:	2350      	movs	r3, #80	; 0x50
  400dbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400dc2:	210c      	movs	r1, #12
  400dc4:	4630      	mov	r0, r6
  400dc6:	47a8      	blx	r5
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400dc8:	4b1e      	ldr	r3, [pc, #120]	; (400e44 <init+0x17c>)
  400dca:	f44f 6180 	mov.w	r1, #1024	; 0x400
  400dce:	6019      	str	r1, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400dd0:	2280      	movs	r2, #128	; 0x80
  400dd2:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400dd6:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400dd8:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400ddc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400de0:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400de2:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400de6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400dea:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400dec:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
	NVIC_SetPriority(BUT2_PIO_ID, 4);
	
	NVIC_EnableIRQ(BUT3_PIO_ID);
	NVIC_SetPriority(BUT3_PIO_ID, 4);
	
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  400df0:	2104      	movs	r1, #4
  400df2:	4620      	mov	r0, r4
  400df4:	4c14      	ldr	r4, [pc, #80]	; (400e48 <init+0x180>)
  400df6:	47a0      	blx	r4
	pio_enable_interrupt(BUT2_PIO, BUT2_PIO_IDX_MASK);
  400df8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400dfc:	4638      	mov	r0, r7
  400dfe:	47a0      	blx	r4
	pio_enable_interrupt(BUT3_PIO, BUT3_PIO_IDX_MASK);
  400e00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400e04:	4630      	mov	r0, r6
  400e06:	47a0      	blx	r4
}
  400e08:	b002      	add	sp, #8
  400e0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e0e:	bf00      	nop
  400e10:	004001ad 	.word	0x004001ad
  400e14:	400e1850 	.word	0x400e1850
  400e18:	00400629 	.word	0x00400629
  400e1c:	400e1200 	.word	0x400e1200
  400e20:	00400315 	.word	0x00400315
  400e24:	400e1400 	.word	0x400e1400
  400e28:	400e1000 	.word	0x400e1000
  400e2c:	400e0e00 	.word	0x400e0e00
  400e30:	00400b89 	.word	0x00400b89
  400e34:	00400435 	.word	0x00400435
  400e38:	00400ba5 	.word	0x00400ba5
  400e3c:	00400bc1 	.word	0x00400bc1
  400e40:	00400bdd 	.word	0x00400bdd
  400e44:	e000e100 	.word	0xe000e100
  400e48:	004003d7 	.word	0x004003d7
  400e4c:	004002ed 	.word	0x004002ed

00400e50 <main>:

int main(void) {
  400e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	init();
  400e54:	4b35      	ldr	r3, [pc, #212]	; (400f2c <main+0xdc>)
  400e56:	4798      	blx	r3
	int i = 0;
	pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  400e58:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400e5c:	4834      	ldr	r0, [pc, #208]	; (400f30 <main+0xe0>)
  400e5e:	4c35      	ldr	r4, [pc, #212]	; (400f34 <main+0xe4>)
  400e60:	47a0      	blx	r4
	pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  400e62:	4d35      	ldr	r5, [pc, #212]	; (400f38 <main+0xe8>)
  400e64:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400e68:	4628      	mov	r0, r5
  400e6a:	47a0      	blx	r4
	pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  400e6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400e70:	4628      	mov	r0, r5
  400e72:	47a0      	blx	r4
	int i = 0;
  400e74:	2600      	movs	r6, #0
	while (1) {
		if(pause){
  400e76:	4c31      	ldr	r4, [pc, #196]	; (400f3c <main+0xec>)
			pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);	
		}
		
		if(but1_flag) {
  400e78:	4d31      	ldr	r5, [pc, #196]	; (400f40 <main+0xf0>)
			pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);	
  400e7a:	4f32      	ldr	r7, [pc, #200]	; (400f44 <main+0xf4>)
		//for (int i=0;i < sizeof(notes);i++){
			int adj = 2;
			int wait = duration[i] * songspeed/adj;
				
			tone(notes[i],duration[i]/adj);
			delay_ms(wait);
  400e7c:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 400f5c <main+0x10c>
  400e80:	e005      	b.n	400e8e <main+0x3e>
			pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);	
  400e82:	2002      	movs	r0, #2
  400e84:	47b8      	blx	r7
		if(but1_flag) {
  400e86:	782b      	ldrb	r3, [r5, #0]
  400e88:	b933      	cbnz	r3, 400e98 <main+0x48>
		if(!pause){
  400e8a:	7823      	ldrb	r3, [r4, #0]
  400e8c:	b163      	cbz	r3, 400ea8 <main+0x58>
		if(pause){
  400e8e:	7823      	ldrb	r3, [r4, #0]
  400e90:	2b00      	cmp	r3, #0
  400e92:	d1f6      	bne.n	400e82 <main+0x32>
		if(but1_flag) {
  400e94:	782b      	ldrb	r3, [r5, #0]
  400e96:	b13b      	cbz	r3, 400ea8 <main+0x58>
			pause = !pause;
  400e98:	7823      	ldrb	r3, [r4, #0]
  400e9a:	fab3 f383 	clz	r3, r3
  400e9e:	095b      	lsrs	r3, r3, #5
  400ea0:	7023      	strb	r3, [r4, #0]
			but1_flag = 0;	
  400ea2:	2300      	movs	r3, #0
  400ea4:	702b      	strb	r3, [r5, #0]
  400ea6:	e7f0      	b.n	400e8a <main+0x3a>
			int wait = duration[i] * songspeed/adj;
  400ea8:	4b27      	ldr	r3, [pc, #156]	; (400f48 <main+0xf8>)
  400eaa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  400eae:	2800      	cmp	r0, #0
  400eb0:	bfb8      	it	lt
  400eb2:	3001      	addlt	r0, #1
  400eb4:	ea4f 0860 	mov.w	r8, r0, asr #1
			tone(notes[i],duration[i]/adj);
  400eb8:	4641      	mov	r1, r8
  400eba:	4b24      	ldr	r3, [pc, #144]	; (400f4c <main+0xfc>)
  400ebc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  400ec0:	4b23      	ldr	r3, [pc, #140]	; (400f50 <main+0x100>)
  400ec2:	4798      	blx	r3
			delay_ms(wait);
  400ec4:	f1b8 0f00 	cmp.w	r8, #0
  400ec8:	d022      	beq.n	400f10 <main+0xc0>
  400eca:	4642      	mov	r2, r8
  400ecc:	17d3      	asrs	r3, r2, #31
  400ece:	fba8 010a 	umull	r0, r1, r8, sl
  400ed2:	fb0a 1103 	mla	r1, sl, r3, r1
  400ed6:	f241 722c 	movw	r2, #5932	; 0x172c
  400eda:	2300      	movs	r3, #0
  400edc:	f241 782b 	movw	r8, #5931	; 0x172b
  400ee0:	f04f 0900 	mov.w	r9, #0
  400ee4:	eb10 0008 	adds.w	r0, r0, r8
  400ee8:	eb41 0109 	adc.w	r1, r1, r9
  400eec:	f8df 8070 	ldr.w	r8, [pc, #112]	; 400f60 <main+0x110>
  400ef0:	47c0      	blx	r8
  400ef2:	4681      	mov	r9, r0
  400ef4:	f8df 806c 	ldr.w	r8, [pc, #108]	; 400f64 <main+0x114>
  400ef8:	47c0      	blx	r8
			pio_clear(PIOB, BUZ_PIO_IDX_MASK);
  400efa:	2104      	movs	r1, #4
  400efc:	4815      	ldr	r0, [pc, #84]	; (400f54 <main+0x104>)
  400efe:	4b16      	ldr	r3, [pc, #88]	; (400f58 <main+0x108>)
  400f00:	4798      	blx	r3
			delay_ms(wait);
  400f02:	4648      	mov	r0, r9
  400f04:	47c0      	blx	r8
				
			if(i <sizeof(notes)) i++;
  400f06:	f5b6 7f4b 	cmp.w	r6, #812	; 0x32c
  400f0a:	d20c      	bcs.n	400f26 <main+0xd6>
  400f0c:	3601      	adds	r6, #1
  400f0e:	e7be      	b.n	400e8e <main+0x3e>
			delay_ms(wait);
  400f10:	2033      	movs	r0, #51	; 0x33
  400f12:	f8df 8050 	ldr.w	r8, [pc, #80]	; 400f64 <main+0x114>
  400f16:	47c0      	blx	r8
			pio_clear(PIOB, BUZ_PIO_IDX_MASK);
  400f18:	2104      	movs	r1, #4
  400f1a:	480e      	ldr	r0, [pc, #56]	; (400f54 <main+0x104>)
  400f1c:	4b0e      	ldr	r3, [pc, #56]	; (400f58 <main+0x108>)
  400f1e:	4798      	blx	r3
			delay_ms(wait);
  400f20:	2033      	movs	r0, #51	; 0x33
  400f22:	47c0      	blx	r8
  400f24:	e7ef      	b.n	400f06 <main+0xb6>
			else {
				i = 0;
				pause = 0;
  400f26:	2600      	movs	r6, #0
  400f28:	7026      	strb	r6, [r4, #0]
  400f2a:	e7b0      	b.n	400e8e <main+0x3e>
  400f2c:	00400cc9 	.word	0x00400cc9
  400f30:	400e1200 	.word	0x400e1200
  400f34:	0040021d 	.word	0x0040021d
  400f38:	400e1400 	.word	0x400e1400
  400f3c:	20400668 	.word	0x20400668
  400f40:	20400b34 	.word	0x20400b34
  400f44:	004006cd 	.word	0x004006cd
  400f48:	20400010 	.word	0x20400010
  400f4c:	2040033c 	.word	0x2040033c
  400f50:	00400bf9 	.word	0x00400bf9
  400f54:	400e1000 	.word	0x400e1000
  400f58:	00400221 	.word	0x00400221
  400f5c:	11e1a300 	.word	0x11e1a300
  400f60:	00400f69 	.word	0x00400f69
  400f64:	20400001 	.word	0x20400001

00400f68 <__aeabi_uldivmod>:
  400f68:	b953      	cbnz	r3, 400f80 <__aeabi_uldivmod+0x18>
  400f6a:	b94a      	cbnz	r2, 400f80 <__aeabi_uldivmod+0x18>
  400f6c:	2900      	cmp	r1, #0
  400f6e:	bf08      	it	eq
  400f70:	2800      	cmpeq	r0, #0
  400f72:	bf1c      	itt	ne
  400f74:	f04f 31ff 	movne.w	r1, #4294967295
  400f78:	f04f 30ff 	movne.w	r0, #4294967295
  400f7c:	f000 b97a 	b.w	401274 <__aeabi_idiv0>
  400f80:	f1ad 0c08 	sub.w	ip, sp, #8
  400f84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  400f88:	f000 f806 	bl	400f98 <__udivmoddi4>
  400f8c:	f8dd e004 	ldr.w	lr, [sp, #4]
  400f90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  400f94:	b004      	add	sp, #16
  400f96:	4770      	bx	lr

00400f98 <__udivmoddi4>:
  400f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400f9c:	468c      	mov	ip, r1
  400f9e:	460d      	mov	r5, r1
  400fa0:	4604      	mov	r4, r0
  400fa2:	9e08      	ldr	r6, [sp, #32]
  400fa4:	2b00      	cmp	r3, #0
  400fa6:	d151      	bne.n	40104c <__udivmoddi4+0xb4>
  400fa8:	428a      	cmp	r2, r1
  400faa:	4617      	mov	r7, r2
  400fac:	d96d      	bls.n	40108a <__udivmoddi4+0xf2>
  400fae:	fab2 fe82 	clz	lr, r2
  400fb2:	f1be 0f00 	cmp.w	lr, #0
  400fb6:	d00b      	beq.n	400fd0 <__udivmoddi4+0x38>
  400fb8:	f1ce 0c20 	rsb	ip, lr, #32
  400fbc:	fa01 f50e 	lsl.w	r5, r1, lr
  400fc0:	fa20 fc0c 	lsr.w	ip, r0, ip
  400fc4:	fa02 f70e 	lsl.w	r7, r2, lr
  400fc8:	ea4c 0c05 	orr.w	ip, ip, r5
  400fcc:	fa00 f40e 	lsl.w	r4, r0, lr
  400fd0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  400fd4:	0c25      	lsrs	r5, r4, #16
  400fd6:	fbbc f8fa 	udiv	r8, ip, sl
  400fda:	fa1f f987 	uxth.w	r9, r7
  400fde:	fb0a cc18 	mls	ip, sl, r8, ip
  400fe2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  400fe6:	fb08 f309 	mul.w	r3, r8, r9
  400fea:	42ab      	cmp	r3, r5
  400fec:	d90a      	bls.n	401004 <__udivmoddi4+0x6c>
  400fee:	19ed      	adds	r5, r5, r7
  400ff0:	f108 32ff 	add.w	r2, r8, #4294967295
  400ff4:	f080 8123 	bcs.w	40123e <__udivmoddi4+0x2a6>
  400ff8:	42ab      	cmp	r3, r5
  400ffa:	f240 8120 	bls.w	40123e <__udivmoddi4+0x2a6>
  400ffe:	f1a8 0802 	sub.w	r8, r8, #2
  401002:	443d      	add	r5, r7
  401004:	1aed      	subs	r5, r5, r3
  401006:	b2a4      	uxth	r4, r4
  401008:	fbb5 f0fa 	udiv	r0, r5, sl
  40100c:	fb0a 5510 	mls	r5, sl, r0, r5
  401010:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401014:	fb00 f909 	mul.w	r9, r0, r9
  401018:	45a1      	cmp	r9, r4
  40101a:	d909      	bls.n	401030 <__udivmoddi4+0x98>
  40101c:	19e4      	adds	r4, r4, r7
  40101e:	f100 33ff 	add.w	r3, r0, #4294967295
  401022:	f080 810a 	bcs.w	40123a <__udivmoddi4+0x2a2>
  401026:	45a1      	cmp	r9, r4
  401028:	f240 8107 	bls.w	40123a <__udivmoddi4+0x2a2>
  40102c:	3802      	subs	r0, #2
  40102e:	443c      	add	r4, r7
  401030:	eba4 0409 	sub.w	r4, r4, r9
  401034:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401038:	2100      	movs	r1, #0
  40103a:	2e00      	cmp	r6, #0
  40103c:	d061      	beq.n	401102 <__udivmoddi4+0x16a>
  40103e:	fa24 f40e 	lsr.w	r4, r4, lr
  401042:	2300      	movs	r3, #0
  401044:	6034      	str	r4, [r6, #0]
  401046:	6073      	str	r3, [r6, #4]
  401048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40104c:	428b      	cmp	r3, r1
  40104e:	d907      	bls.n	401060 <__udivmoddi4+0xc8>
  401050:	2e00      	cmp	r6, #0
  401052:	d054      	beq.n	4010fe <__udivmoddi4+0x166>
  401054:	2100      	movs	r1, #0
  401056:	e886 0021 	stmia.w	r6, {r0, r5}
  40105a:	4608      	mov	r0, r1
  40105c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401060:	fab3 f183 	clz	r1, r3
  401064:	2900      	cmp	r1, #0
  401066:	f040 808e 	bne.w	401186 <__udivmoddi4+0x1ee>
  40106a:	42ab      	cmp	r3, r5
  40106c:	d302      	bcc.n	401074 <__udivmoddi4+0xdc>
  40106e:	4282      	cmp	r2, r0
  401070:	f200 80fa 	bhi.w	401268 <__udivmoddi4+0x2d0>
  401074:	1a84      	subs	r4, r0, r2
  401076:	eb65 0503 	sbc.w	r5, r5, r3
  40107a:	2001      	movs	r0, #1
  40107c:	46ac      	mov	ip, r5
  40107e:	2e00      	cmp	r6, #0
  401080:	d03f      	beq.n	401102 <__udivmoddi4+0x16a>
  401082:	e886 1010 	stmia.w	r6, {r4, ip}
  401086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40108a:	b912      	cbnz	r2, 401092 <__udivmoddi4+0xfa>
  40108c:	2701      	movs	r7, #1
  40108e:	fbb7 f7f2 	udiv	r7, r7, r2
  401092:	fab7 fe87 	clz	lr, r7
  401096:	f1be 0f00 	cmp.w	lr, #0
  40109a:	d134      	bne.n	401106 <__udivmoddi4+0x16e>
  40109c:	1beb      	subs	r3, r5, r7
  40109e:	0c3a      	lsrs	r2, r7, #16
  4010a0:	fa1f fc87 	uxth.w	ip, r7
  4010a4:	2101      	movs	r1, #1
  4010a6:	fbb3 f8f2 	udiv	r8, r3, r2
  4010aa:	0c25      	lsrs	r5, r4, #16
  4010ac:	fb02 3318 	mls	r3, r2, r8, r3
  4010b0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4010b4:	fb0c f308 	mul.w	r3, ip, r8
  4010b8:	42ab      	cmp	r3, r5
  4010ba:	d907      	bls.n	4010cc <__udivmoddi4+0x134>
  4010bc:	19ed      	adds	r5, r5, r7
  4010be:	f108 30ff 	add.w	r0, r8, #4294967295
  4010c2:	d202      	bcs.n	4010ca <__udivmoddi4+0x132>
  4010c4:	42ab      	cmp	r3, r5
  4010c6:	f200 80d1 	bhi.w	40126c <__udivmoddi4+0x2d4>
  4010ca:	4680      	mov	r8, r0
  4010cc:	1aed      	subs	r5, r5, r3
  4010ce:	b2a3      	uxth	r3, r4
  4010d0:	fbb5 f0f2 	udiv	r0, r5, r2
  4010d4:	fb02 5510 	mls	r5, r2, r0, r5
  4010d8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4010dc:	fb0c fc00 	mul.w	ip, ip, r0
  4010e0:	45a4      	cmp	ip, r4
  4010e2:	d907      	bls.n	4010f4 <__udivmoddi4+0x15c>
  4010e4:	19e4      	adds	r4, r4, r7
  4010e6:	f100 33ff 	add.w	r3, r0, #4294967295
  4010ea:	d202      	bcs.n	4010f2 <__udivmoddi4+0x15a>
  4010ec:	45a4      	cmp	ip, r4
  4010ee:	f200 80b8 	bhi.w	401262 <__udivmoddi4+0x2ca>
  4010f2:	4618      	mov	r0, r3
  4010f4:	eba4 040c 	sub.w	r4, r4, ip
  4010f8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4010fc:	e79d      	b.n	40103a <__udivmoddi4+0xa2>
  4010fe:	4631      	mov	r1, r6
  401100:	4630      	mov	r0, r6
  401102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401106:	f1ce 0420 	rsb	r4, lr, #32
  40110a:	fa05 f30e 	lsl.w	r3, r5, lr
  40110e:	fa07 f70e 	lsl.w	r7, r7, lr
  401112:	fa20 f804 	lsr.w	r8, r0, r4
  401116:	0c3a      	lsrs	r2, r7, #16
  401118:	fa25 f404 	lsr.w	r4, r5, r4
  40111c:	ea48 0803 	orr.w	r8, r8, r3
  401120:	fbb4 f1f2 	udiv	r1, r4, r2
  401124:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401128:	fb02 4411 	mls	r4, r2, r1, r4
  40112c:	fa1f fc87 	uxth.w	ip, r7
  401130:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401134:	fb01 f30c 	mul.w	r3, r1, ip
  401138:	42ab      	cmp	r3, r5
  40113a:	fa00 f40e 	lsl.w	r4, r0, lr
  40113e:	d909      	bls.n	401154 <__udivmoddi4+0x1bc>
  401140:	19ed      	adds	r5, r5, r7
  401142:	f101 30ff 	add.w	r0, r1, #4294967295
  401146:	f080 808a 	bcs.w	40125e <__udivmoddi4+0x2c6>
  40114a:	42ab      	cmp	r3, r5
  40114c:	f240 8087 	bls.w	40125e <__udivmoddi4+0x2c6>
  401150:	3902      	subs	r1, #2
  401152:	443d      	add	r5, r7
  401154:	1aeb      	subs	r3, r5, r3
  401156:	fa1f f588 	uxth.w	r5, r8
  40115a:	fbb3 f0f2 	udiv	r0, r3, r2
  40115e:	fb02 3310 	mls	r3, r2, r0, r3
  401162:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401166:	fb00 f30c 	mul.w	r3, r0, ip
  40116a:	42ab      	cmp	r3, r5
  40116c:	d907      	bls.n	40117e <__udivmoddi4+0x1e6>
  40116e:	19ed      	adds	r5, r5, r7
  401170:	f100 38ff 	add.w	r8, r0, #4294967295
  401174:	d26f      	bcs.n	401256 <__udivmoddi4+0x2be>
  401176:	42ab      	cmp	r3, r5
  401178:	d96d      	bls.n	401256 <__udivmoddi4+0x2be>
  40117a:	3802      	subs	r0, #2
  40117c:	443d      	add	r5, r7
  40117e:	1aeb      	subs	r3, r5, r3
  401180:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401184:	e78f      	b.n	4010a6 <__udivmoddi4+0x10e>
  401186:	f1c1 0720 	rsb	r7, r1, #32
  40118a:	fa22 f807 	lsr.w	r8, r2, r7
  40118e:	408b      	lsls	r3, r1
  401190:	fa05 f401 	lsl.w	r4, r5, r1
  401194:	ea48 0303 	orr.w	r3, r8, r3
  401198:	fa20 fe07 	lsr.w	lr, r0, r7
  40119c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4011a0:	40fd      	lsrs	r5, r7
  4011a2:	ea4e 0e04 	orr.w	lr, lr, r4
  4011a6:	fbb5 f9fc 	udiv	r9, r5, ip
  4011aa:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4011ae:	fb0c 5519 	mls	r5, ip, r9, r5
  4011b2:	fa1f f883 	uxth.w	r8, r3
  4011b6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4011ba:	fb09 f408 	mul.w	r4, r9, r8
  4011be:	42ac      	cmp	r4, r5
  4011c0:	fa02 f201 	lsl.w	r2, r2, r1
  4011c4:	fa00 fa01 	lsl.w	sl, r0, r1
  4011c8:	d908      	bls.n	4011dc <__udivmoddi4+0x244>
  4011ca:	18ed      	adds	r5, r5, r3
  4011cc:	f109 30ff 	add.w	r0, r9, #4294967295
  4011d0:	d243      	bcs.n	40125a <__udivmoddi4+0x2c2>
  4011d2:	42ac      	cmp	r4, r5
  4011d4:	d941      	bls.n	40125a <__udivmoddi4+0x2c2>
  4011d6:	f1a9 0902 	sub.w	r9, r9, #2
  4011da:	441d      	add	r5, r3
  4011dc:	1b2d      	subs	r5, r5, r4
  4011de:	fa1f fe8e 	uxth.w	lr, lr
  4011e2:	fbb5 f0fc 	udiv	r0, r5, ip
  4011e6:	fb0c 5510 	mls	r5, ip, r0, r5
  4011ea:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4011ee:	fb00 f808 	mul.w	r8, r0, r8
  4011f2:	45a0      	cmp	r8, r4
  4011f4:	d907      	bls.n	401206 <__udivmoddi4+0x26e>
  4011f6:	18e4      	adds	r4, r4, r3
  4011f8:	f100 35ff 	add.w	r5, r0, #4294967295
  4011fc:	d229      	bcs.n	401252 <__udivmoddi4+0x2ba>
  4011fe:	45a0      	cmp	r8, r4
  401200:	d927      	bls.n	401252 <__udivmoddi4+0x2ba>
  401202:	3802      	subs	r0, #2
  401204:	441c      	add	r4, r3
  401206:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40120a:	eba4 0408 	sub.w	r4, r4, r8
  40120e:	fba0 8902 	umull	r8, r9, r0, r2
  401212:	454c      	cmp	r4, r9
  401214:	46c6      	mov	lr, r8
  401216:	464d      	mov	r5, r9
  401218:	d315      	bcc.n	401246 <__udivmoddi4+0x2ae>
  40121a:	d012      	beq.n	401242 <__udivmoddi4+0x2aa>
  40121c:	b156      	cbz	r6, 401234 <__udivmoddi4+0x29c>
  40121e:	ebba 030e 	subs.w	r3, sl, lr
  401222:	eb64 0405 	sbc.w	r4, r4, r5
  401226:	fa04 f707 	lsl.w	r7, r4, r7
  40122a:	40cb      	lsrs	r3, r1
  40122c:	431f      	orrs	r7, r3
  40122e:	40cc      	lsrs	r4, r1
  401230:	6037      	str	r7, [r6, #0]
  401232:	6074      	str	r4, [r6, #4]
  401234:	2100      	movs	r1, #0
  401236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40123a:	4618      	mov	r0, r3
  40123c:	e6f8      	b.n	401030 <__udivmoddi4+0x98>
  40123e:	4690      	mov	r8, r2
  401240:	e6e0      	b.n	401004 <__udivmoddi4+0x6c>
  401242:	45c2      	cmp	sl, r8
  401244:	d2ea      	bcs.n	40121c <__udivmoddi4+0x284>
  401246:	ebb8 0e02 	subs.w	lr, r8, r2
  40124a:	eb69 0503 	sbc.w	r5, r9, r3
  40124e:	3801      	subs	r0, #1
  401250:	e7e4      	b.n	40121c <__udivmoddi4+0x284>
  401252:	4628      	mov	r0, r5
  401254:	e7d7      	b.n	401206 <__udivmoddi4+0x26e>
  401256:	4640      	mov	r0, r8
  401258:	e791      	b.n	40117e <__udivmoddi4+0x1e6>
  40125a:	4681      	mov	r9, r0
  40125c:	e7be      	b.n	4011dc <__udivmoddi4+0x244>
  40125e:	4601      	mov	r1, r0
  401260:	e778      	b.n	401154 <__udivmoddi4+0x1bc>
  401262:	3802      	subs	r0, #2
  401264:	443c      	add	r4, r7
  401266:	e745      	b.n	4010f4 <__udivmoddi4+0x15c>
  401268:	4608      	mov	r0, r1
  40126a:	e708      	b.n	40107e <__udivmoddi4+0xe6>
  40126c:	f1a8 0802 	sub.w	r8, r8, #2
  401270:	443d      	add	r5, r7
  401272:	e72b      	b.n	4010cc <__udivmoddi4+0x134>

00401274 <__aeabi_idiv0>:
  401274:	4770      	bx	lr
  401276:	bf00      	nop

00401278 <__libc_init_array>:
  401278:	b570      	push	{r4, r5, r6, lr}
  40127a:	4e0f      	ldr	r6, [pc, #60]	; (4012b8 <__libc_init_array+0x40>)
  40127c:	4d0f      	ldr	r5, [pc, #60]	; (4012bc <__libc_init_array+0x44>)
  40127e:	1b76      	subs	r6, r6, r5
  401280:	10b6      	asrs	r6, r6, #2
  401282:	bf18      	it	ne
  401284:	2400      	movne	r4, #0
  401286:	d005      	beq.n	401294 <__libc_init_array+0x1c>
  401288:	3401      	adds	r4, #1
  40128a:	f855 3b04 	ldr.w	r3, [r5], #4
  40128e:	4798      	blx	r3
  401290:	42a6      	cmp	r6, r4
  401292:	d1f9      	bne.n	401288 <__libc_init_array+0x10>
  401294:	4e0a      	ldr	r6, [pc, #40]	; (4012c0 <__libc_init_array+0x48>)
  401296:	4d0b      	ldr	r5, [pc, #44]	; (4012c4 <__libc_init_array+0x4c>)
  401298:	1b76      	subs	r6, r6, r5
  40129a:	f000 f8a7 	bl	4013ec <_init>
  40129e:	10b6      	asrs	r6, r6, #2
  4012a0:	bf18      	it	ne
  4012a2:	2400      	movne	r4, #0
  4012a4:	d006      	beq.n	4012b4 <__libc_init_array+0x3c>
  4012a6:	3401      	adds	r4, #1
  4012a8:	f855 3b04 	ldr.w	r3, [r5], #4
  4012ac:	4798      	blx	r3
  4012ae:	42a6      	cmp	r6, r4
  4012b0:	d1f9      	bne.n	4012a6 <__libc_init_array+0x2e>
  4012b2:	bd70      	pop	{r4, r5, r6, pc}
  4012b4:	bd70      	pop	{r4, r5, r6, pc}
  4012b6:	bf00      	nop
  4012b8:	004013f8 	.word	0x004013f8
  4012bc:	004013f8 	.word	0x004013f8
  4012c0:	00401400 	.word	0x00401400
  4012c4:	004013f8 	.word	0x004013f8

004012c8 <register_fini>:
  4012c8:	4b02      	ldr	r3, [pc, #8]	; (4012d4 <register_fini+0xc>)
  4012ca:	b113      	cbz	r3, 4012d2 <register_fini+0xa>
  4012cc:	4802      	ldr	r0, [pc, #8]	; (4012d8 <register_fini+0x10>)
  4012ce:	f000 b805 	b.w	4012dc <atexit>
  4012d2:	4770      	bx	lr
  4012d4:	00000000 	.word	0x00000000
  4012d8:	004012e9 	.word	0x004012e9

004012dc <atexit>:
  4012dc:	2300      	movs	r3, #0
  4012de:	4601      	mov	r1, r0
  4012e0:	461a      	mov	r2, r3
  4012e2:	4618      	mov	r0, r3
  4012e4:	f000 b81e 	b.w	401324 <__register_exitproc>

004012e8 <__libc_fini_array>:
  4012e8:	b538      	push	{r3, r4, r5, lr}
  4012ea:	4c0a      	ldr	r4, [pc, #40]	; (401314 <__libc_fini_array+0x2c>)
  4012ec:	4d0a      	ldr	r5, [pc, #40]	; (401318 <__libc_fini_array+0x30>)
  4012ee:	1b64      	subs	r4, r4, r5
  4012f0:	10a4      	asrs	r4, r4, #2
  4012f2:	d00a      	beq.n	40130a <__libc_fini_array+0x22>
  4012f4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4012f8:	3b01      	subs	r3, #1
  4012fa:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4012fe:	3c01      	subs	r4, #1
  401300:	f855 3904 	ldr.w	r3, [r5], #-4
  401304:	4798      	blx	r3
  401306:	2c00      	cmp	r4, #0
  401308:	d1f9      	bne.n	4012fe <__libc_fini_array+0x16>
  40130a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40130e:	f000 b877 	b.w	401400 <_fini>
  401312:	bf00      	nop
  401314:	00401410 	.word	0x00401410
  401318:	0040140c 	.word	0x0040140c

0040131c <__retarget_lock_acquire_recursive>:
  40131c:	4770      	bx	lr
  40131e:	bf00      	nop

00401320 <__retarget_lock_release_recursive>:
  401320:	4770      	bx	lr
  401322:	bf00      	nop

00401324 <__register_exitproc>:
  401324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401328:	4d2c      	ldr	r5, [pc, #176]	; (4013dc <__register_exitproc+0xb8>)
  40132a:	4606      	mov	r6, r0
  40132c:	6828      	ldr	r0, [r5, #0]
  40132e:	4698      	mov	r8, r3
  401330:	460f      	mov	r7, r1
  401332:	4691      	mov	r9, r2
  401334:	f7ff fff2 	bl	40131c <__retarget_lock_acquire_recursive>
  401338:	4b29      	ldr	r3, [pc, #164]	; (4013e0 <__register_exitproc+0xbc>)
  40133a:	681c      	ldr	r4, [r3, #0]
  40133c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401340:	2b00      	cmp	r3, #0
  401342:	d03e      	beq.n	4013c2 <__register_exitproc+0x9e>
  401344:	685a      	ldr	r2, [r3, #4]
  401346:	2a1f      	cmp	r2, #31
  401348:	dc1c      	bgt.n	401384 <__register_exitproc+0x60>
  40134a:	f102 0e01 	add.w	lr, r2, #1
  40134e:	b176      	cbz	r6, 40136e <__register_exitproc+0x4a>
  401350:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401354:	2401      	movs	r4, #1
  401356:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40135a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40135e:	4094      	lsls	r4, r2
  401360:	4320      	orrs	r0, r4
  401362:	2e02      	cmp	r6, #2
  401364:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401368:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40136c:	d023      	beq.n	4013b6 <__register_exitproc+0x92>
  40136e:	3202      	adds	r2, #2
  401370:	f8c3 e004 	str.w	lr, [r3, #4]
  401374:	6828      	ldr	r0, [r5, #0]
  401376:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40137a:	f7ff ffd1 	bl	401320 <__retarget_lock_release_recursive>
  40137e:	2000      	movs	r0, #0
  401380:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401384:	4b17      	ldr	r3, [pc, #92]	; (4013e4 <__register_exitproc+0xc0>)
  401386:	b30b      	cbz	r3, 4013cc <__register_exitproc+0xa8>
  401388:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40138c:	f3af 8000 	nop.w
  401390:	4603      	mov	r3, r0
  401392:	b1d8      	cbz	r0, 4013cc <__register_exitproc+0xa8>
  401394:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401398:	6002      	str	r2, [r0, #0]
  40139a:	2100      	movs	r1, #0
  40139c:	6041      	str	r1, [r0, #4]
  40139e:	460a      	mov	r2, r1
  4013a0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4013a4:	f04f 0e01 	mov.w	lr, #1
  4013a8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4013ac:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4013b0:	2e00      	cmp	r6, #0
  4013b2:	d0dc      	beq.n	40136e <__register_exitproc+0x4a>
  4013b4:	e7cc      	b.n	401350 <__register_exitproc+0x2c>
  4013b6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4013ba:	430c      	orrs	r4, r1
  4013bc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4013c0:	e7d5      	b.n	40136e <__register_exitproc+0x4a>
  4013c2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4013c6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4013ca:	e7bb      	b.n	401344 <__register_exitproc+0x20>
  4013cc:	6828      	ldr	r0, [r5, #0]
  4013ce:	f7ff ffa7 	bl	401320 <__retarget_lock_release_recursive>
  4013d2:	f04f 30ff 	mov.w	r0, #4294967295
  4013d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4013da:	bf00      	nop
  4013dc:	20400a98 	.word	0x20400a98
  4013e0:	004013e8 	.word	0x004013e8
  4013e4:	00000000 	.word	0x00000000

004013e8 <_global_impure_ptr>:
  4013e8:	20400670                                p.@ 

004013ec <_init>:
  4013ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4013ee:	bf00      	nop
  4013f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4013f2:	bc08      	pop	{r3}
  4013f4:	469e      	mov	lr, r3
  4013f6:	4770      	bx	lr

004013f8 <__init_array_start>:
  4013f8:	004012c9 	.word	0x004012c9

004013fc <__frame_dummy_init_array_entry>:
  4013fc:	00400165                                e.@.

00401400 <_fini>:
  401400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401402:	bf00      	nop
  401404:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401406:	bc08      	pop	{r3}
  401408:	469e      	mov	lr, r3
  40140a:	4770      	bx	lr

0040140c <__fini_array_start>:
  40140c:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <duration>:
20400010:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400020:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
20400030:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400040:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
20400050:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
20400060:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400070:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400080:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
20400090:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204000a0:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
204000b0:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204000c0:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204000d0:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204000e0:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204000f0:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
20400100:	00fa 0000 007d 0000 007d 0000 00fa 0000     ....}...}.......
20400110:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400120:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400130:	007d 0000 007d 0000 0177 0000 0177 0000     }...}...w...w...
20400140:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
20400150:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
20400160:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400170:	007d 0000 007d 0000 0177 0000 007d 0000     }...}...w...}...
20400180:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400190:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
204001a0:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
204001b0:	00fa 0000 007d 0000 007d 0000 007d 0000     ....}...}...}...
204001c0:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
204001d0:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
204001e0:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
204001f0:	007d 0000 007d 0000 007d 0000 00fa 0000     }...}...}.......
20400200:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400210:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400220:	007d 0000 00fa 0000 007d 0000 007d 0000     }.......}...}...
20400230:	00fa 0000 007d 0000 00fa 0000 007d 0000     ....}.......}...
20400240:	007d 0000 007d 0000 00fa 0000 007d 0000     }...}.......}...
20400250:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
20400260:	0177 0000 00fa 0000 007d 0000 0177 0000     w.......}...w...
20400270:	00fa 0000 007d 0000 0177 0000 007d 0000     ....}...w...}...
20400280:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400290:	007d 0000 007d 0000 007d 0000 0177 0000     }...}...}...w...
204002a0:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
204002b0:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
204002c0:	007d 0000 007d 0000 007d 0000 01f4 0000     }...}...}.......
204002d0:	00fa 0000 007d 0000 0177 0000 00fa 0000     ....}...w.......
204002e0:	007d 0000 0177 0000 007d 0000 007d 0000     }...w...}...}...
204002f0:	007d 0000 007d 0000 007d 0000 007d 0000     }...}...}...}...
20400300:	007d 0000 007d 0000 0177 0000 00fa 0000     }...}...w.......
20400310:	007d 0000 0177 0000 00fa 0000 007d 0000     }...w.......}...
20400320:	0177 0000 007d 0000 007d 0000 007d 0000     w...}...}...}...
20400330:	007d 0000 007d 0000 01f4 0000               }...}.......

2040033c <notes>:
2040033c:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
2040034c:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
2040035c:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
2040036c:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
2040037c:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
2040038c:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
2040039c:	01b8 0000 01ee 0000 020b 0000 020b 0000     ................
204003ac:	0000 0000 020b 0000 024b 0000 01ee 0000     ........K.......
204003bc:	01ee 0000 0000 0000 01b8 0000 0188 0000     ................
204003cc:	01b8 0000 0000 0000 014a 0000 0188 0000     ........J.......
204003dc:	01b8 0000 01b8 0000 0000 0000 01b8 0000     ................
204003ec:	020b 0000 024b 0000 024b 0000 0000 0000     ....K...K.......
204003fc:	024b 0000 0293 0000 02ba 0000 02ba 0000     K...............
2040040c:	0000 0000 0293 0000 024b 0000 0293 0000     ........K.......
2040041c:	01b8 0000 0000 0000 01b8 0000 01ee 0000     ................
2040042c:	020b 0000 020b 0000 0000 0000 024b 0000     ............K...
2040043c:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
2040044c:	020b 0000 01ee 0000 01ee 0000 0000 0000     ................
2040045c:	020b 0000 01b8 0000 01ee 0000 0000 0000     ................
2040046c:	01b8 0000 01b8 0000 01b8 0000 01ee 0000     ................
2040047c:	020b 0000 020b 0000 0000 0000 020b 0000     ................
2040048c:	024b 0000 01ee 0000 01ee 0000 0000 0000     K...............
2040049c:	01b8 0000 0188 0000 01b8 0000 0000 0000     ................
204004ac:	014a 0000 0188 0000 01b8 0000 01b8 0000     J...............
204004bc:	0000 0000 01b8 0000 01ee 0000 020b 0000     ................
204004cc:	020b 0000 0000 0000 020b 0000 024b 0000     ............K...
204004dc:	01ee 0000 01ee 0000 0000 0000 01b8 0000     ................
204004ec:	0188 0000 01b8 0000 0000 0000 014a 0000     ............J...
204004fc:	0188 0000 01b8 0000 01b8 0000 0000 0000     ................
2040050c:	01b8 0000 020b 0000 024b 0000 024b 0000     ........K...K...
2040051c:	0000 0000 024b 0000 0293 0000 02ba 0000     ....K...........
2040052c:	02ba 0000 0000 0000 0293 0000 024b 0000     ............K...
2040053c:	0293 0000 01b8 0000 0000 0000 01b8 0000     ................
2040054c:	01ee 0000 020b 0000 020b 0000 0000 0000     ................
2040055c:	024b 0000 0293 0000 01b8 0000 0000 0000     K...............
2040056c:	01b8 0000 020b 0000 01ee 0000 01ee 0000     ................
2040057c:	0000 0000 020b 0000 01b8 0000 01ee 0000     ................
2040058c:	0000 0000 0293 0000 0000 0000 0000 0000     ................
2040059c:	02ba 0000 0000 0000 0000 0000 0293 0000     ................
204005ac:	0293 0000 0000 0000 0310 0000 0000 0000     ................
204005bc:	0293 0000 024b 0000 0000 0000 0000 0000     ....K...........
204005cc:	024b 0000 0000 0000 0000 0000 020b 0000     K...............
	...
204005e4:	01ee 0000 020b 0000 0000 0000 01ee 0000     ................
204005f4:	0000 0000 01b8 0000 0293 0000 0000 0000     ................
20400604:	0000 0000 02ba 0000 0000 0000 0000 0000     ................
20400614:	0293 0000 0293 0000 0000 0000 0310 0000     ................
20400624:	0000 0000 0293 0000 024b 0000 0000 0000     ........K.......
20400634:	0000 0000 024b 0000 0000 0000 0000 0000     ....K...........
20400644:	020b 0000 0000 0000 0000 0000 01ee 0000     ................
20400654:	020b 0000 0000 0000 01ee 0000 0000 0000     ................
20400664:	01b8 0000                                   ....

20400668 <pause>:
20400668:	0001 0000 0000 0000                         ........

20400670 <impure_data>:
20400670:	0000 0000 095c 2040 09c4 2040 0a2c 2040     ....\.@ ..@ ,.@ 
	...
20400718:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400728:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400a98 <__atexit_recursive_mutex>:
20400a98:	0b38 2040                                   8.@ 
