Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: softMC_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "softMC_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "softMC_top"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : softMC_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : NO
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 98
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_bram_v6.v" into library work
Parsing module <pcie_bram_v6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_tx_sync_rate_v6.v" into library work
Parsing module <GTX_TX_SYNC_RATE_V6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_rx_valid_filter_v6.v" into library work
Parsing module <GTX_RX_VALID_FILTER_V6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_pipe_misc_v6.v" into library work
Parsing module <pcie_pipe_misc_v6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_pipe_lane_v6.v" into library work
Parsing module <pcie_pipe_lane_v6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_brams_v6.v" into library work
Parsing module <pcie_brams_v6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" into library work
Parsing module <gtx_wrapper_v6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_tx_thrtl_ctl.v" into library work
Parsing module <axi_basic_tx_thrtl_ctl>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_tx_pipeline.v" into library work
Parsing module <axi_basic_tx_pipeline>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_rx_pipeline.v" into library work
Parsing module <axi_basic_rx_pipeline>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_rx_null_gen.v" into library work
Parsing module <axi_basic_rx_null_gen>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_upconfig_fix_3451_v6.v" into library work
Parsing module <pcie_upconfig_fix_3451_v6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_pipe_v6.v" into library work
Parsing module <pcie_pipe_v6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_gtx_v6.v" into library work
Parsing module <pcie_gtx_v6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_bram_top_v6.v" into library work
Parsing module <pcie_bram_top_v6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_tx.v" into library work
Parsing module <axi_basic_tx>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_rx.v" into library work
Parsing module <axi_basic_rx>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_reset_delay_v6.v" into library work
Parsing module <pcie_reset_delay_v6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_clocking_v6.v" into library work
Parsing module <pcie_clocking_v6>.
INFO:HDLCompiler:693 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_clocking_v6.v" Line 86. parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" into library work
Parsing module <pcie_2_0_v6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_top.v" into library work
Parsing module <axi_basic_top>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" into library work
Parsing module <pcie_endpoint>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ff.v" into library work
Parsing module <ff>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\syncff.v" into library work
Parsing module <syncff>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ram_2clk_1w_1r.v" into library work
Parsing module <ram_2clk_1w_1r>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 64.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ram_1clk_1w_1r.v" into library work
Parsing module <ram_1clk_1w_1r>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 63.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\sync_fifo.v" into library work
Parsing module <sync_fifo>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 77.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\cross_domain_signal.v" into library work
Parsing module <cross_domain_signal>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\async_fifo.v" into library work
Parsing module <async_fifo>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 80.
Parsing module <async_cmp>.
Parsing module <rd_ptr_empty>.
Parsing module <wr_ptr_full>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_writer.v" into library work
Parsing module <tx_port_writer>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 109.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_monitor_64.v" into library work
Parsing module <tx_port_monitor_64>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 90.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_monitor_32.v" into library work
Parsing module <tx_port_monitor_32>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 90.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_monitor_128.v" into library work
Parsing module <tx_port_monitor_128>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 90.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_channel_gate_64.v" into library work
Parsing module <tx_port_channel_gate_64>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_channel_gate_32.v" into library work
Parsing module <tx_port_channel_gate_32>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_channel_gate_128.v" into library work
Parsing module <tx_port_channel_gate_128>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_buffer_64.v" into library work
Parsing module <tx_port_buffer_64>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 82.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_buffer_32.v" into library work
Parsing module <tx_port_buffer_32>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 72.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_buffer_128.v" into library work
Parsing module <tx_port_buffer_128>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 82.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_selector.v" into library work
Parsing module <tx_engine_selector>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_formatter_64.v" into library work
Parsing module <tx_engine_formatter_64>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_formatter_32.v" into library work
Parsing module <tx_engine_formatter_32>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_formatter_128.v" into library work
Parsing module <tx_engine_formatter_128>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\sg_list_requester.v" into library work
Parsing module <sg_list_requester>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 100.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\sg_list_reader_64.v" into library work
Parsing module <sg_list_reader_64>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\sg_list_reader_32.v" into library work
Parsing module <sg_list_reader_32>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\sg_list_reader_128.v" into library work
Parsing module <sg_list_reader_128>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_requester_mux.v" into library work
Parsing module <rx_port_requester_mux>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_reader.v" into library work
Parsing module <rx_port_reader>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 119.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_channel_gate.v" into library work
Parsing module <rx_port_channel_gate>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\reorder_queue_output.v" into library work
Parsing module <reorder_queue_output>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 63.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\reorder_queue_input.v" into library work
Parsing module <reorder_queue_input>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 62.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\fifo_packer_64.v" into library work
Parsing module <fifo_packer_64>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\fifo_packer_32.v" into library work
Parsing module <fifo_packer_32>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\fifo_packer_128.v" into library work
Parsing module <fifo_packer_128>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\async_fifo_fwft.v" into library work
Parsing module <async_fifo_fwft>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 77.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_qword_aligner_64.v" into library work
Parsing module <tx_qword_aligner_64>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_qword_aligner_128.v" into library work
Parsing module <tx_qword_aligner_128>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_64.v" into library work
Parsing module <tx_port_64>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 97.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_32.v" into library work
Parsing module <tx_port_32>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 97.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_128.v" into library work
Parsing module <tx_port_128>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 97.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_upper_64.v" into library work
Parsing module <tx_engine_upper_64>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 116.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_upper_32.v" into library work
Parsing module <tx_engine_upper_32>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 117.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_upper_128.v" into library work
Parsing module <tx_engine_upper_128>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 114.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_lower_64.v" into library work
Parsing module <tx_engine_lower_64>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_lower_32.v" into library work
Parsing module <tx_engine_lower_32>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_lower_128.v" into library work
Parsing module <tx_engine_lower_128>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_64.v" into library work
Parsing module <rx_port_64>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 122.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_32.v" into library work
Parsing module <rx_port_32>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 122.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_128.v" into library work
Parsing module <rx_port_128>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 122.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_engine_req.v" into library work
Parsing module <rx_engine_req>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 103.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\reorder_queue.v" into library work
Parsing module <reorder_queue>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 69.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\interrupt_controller.v" into library work
Parsing module <interrupt_controller>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_64.v" into library work
Parsing module <tx_engine_64>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 115.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_32.v" into library work
Parsing module <tx_engine_32>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 115.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_128.v" into library work
Parsing module <tx_engine_128>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 115.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\translation_layer_64.v" into library work
Parsing module <translation_layer_64>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\translation_layer_32.v" into library work
Parsing module <translation_layer_32>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\translation_layer_128.v" into library work
Parsing module <translation_layer_128>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_engine_64.v" into library work
Parsing module <rx_engine_64>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 129.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_engine_32.v" into library work
Parsing module <rx_engine_32>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 128.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_engine_128.v" into library work
Parsing module <rx_engine_128>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 128.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\recv_credit_flow_ctrl.v" into library work
Parsing module <recv_credit_flow_ctrl>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\interrupt.v" into library work
Parsing module <interrupt>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\demux_1_to_n.v" into library work
Parsing module <demux_1_to_n>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 63.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\channel_64.v" into library work
Parsing module <channel_64>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 141.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\channel_32.v" into library work
Parsing module <channel_32>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 141.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\channel_128.v" into library work
Parsing module <channel_128>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 141.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\translation_layer.v" into library work
Parsing module <translation_layer>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_endpoint_64.v" into library work
Parsing module <riffa_endpoint_64>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 118.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_endpoint_32.v" into library work
Parsing module <riffa_endpoint_32>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 117.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_endpoint_128.v" into library work
Parsing module <riffa_endpoint_128>.
Parsing verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\/common_functions.v" included at line 120.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\instr_decoder.v" into library work
Parsing verilog file "softMC.inc" included at line 3.
Parsing module <instr_decoder>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_pcie_app.v" into library work
Parsing module <softMC_pcie_app>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\pipe_reg.v" into library work
Parsing module <pipe_reg>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_endpoint.v" into library work
Parsing module <riffa_endpoint>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\instr_dispatcher.v" into library work
Parsing verilog file "softMC.inc" included at line 3.
Parsing module <instr_dispatcher>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\read_capturer.v" into library work
Parsing module <read_capturer>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\maint_handler.v" into library work
Parsing verilog file "softMC.inc" included at line 3.
Parsing module <maint_handler>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\maint_ctrl.v" into library work
Parsing module <maint_ctrl_top>.
Parsing module <maint_ctrl>.
Parsing module <periodic_rd_ctrl>.
Parsing module <zq_calib_ctrl>.
Parsing module <autoref_ctrl>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\iseq_dispatcher.v" into library work
Parsing module <iseq_dispatcher>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" into library work
Parsing module <pcie_app_v6>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\rdback_fifo.v" into library work
Parsing module <rdback_fifo>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\instr_fifo.v" into library work
Parsing module <instr_fifo>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\instr_receiver.v" into library work
Parsing verilog file "softMC.inc" included at line 3.
Parsing module <instr_receiver>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\autoref_config.v" into library work
Parsing module <autoref_config>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC.v" into library work
Parsing verilog file "softMC.inc" included at line 3.
Parsing module <softMC>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_top_v6_pcie_v2_5.v" into library work
Parsing module <riffa_top_v6_pcie_v2_5>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" into library work
Parsing verilog file "softMC.inc" included at line 3.
Parsing module <softMC_top>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\arb_mux.v" into library work
Parsing module <arb_mux>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\arb_row_col.v" into library work
Parsing module <arb_row_col>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\arb_select.v" into library work
Parsing module <arb_select>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\bank_cntrl.v" into library work
Parsing module <bank_cntrl>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\bank_common.v" into library work
Parsing module <bank_common>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\bank_compare.v" into library work
Parsing module <bank_compare>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\bank_mach.v" into library work
Parsing module <bank_mach>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\bank_queue.v" into library work
Parsing module <bank_queue>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\bank_state.v" into library work
Parsing module <bank_state>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\col_mach.v" into library work
Parsing module <col_mach>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\mc.v" into library work
Parsing module <mc>.
INFO:HDLCompiler:693 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\mc.v" Line 202. parameter declaration becomes local in mc with formal parameter declaration list
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\rank_cntrl.v" into library work
Parsing module <rank_cntrl>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\rank_common.v" into library work
Parsing module <rank_common>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\rank_mach.v" into library work
Parsing module <rank_mach>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\controller\round_robin_arb.v" into library work
Parsing module <round_robin_arb>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ecc\ecc_buf.v" into library work
Parsing module <ecc_buf>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ecc\ecc_dec_fix.v" into library work
Parsing module <ecc_dec_fix>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ecc\ecc_gen.v" into library work
Parsing module <ecc_gen>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ecc\ecc_merge_enc.v" into library work
Parsing module <ecc_merge_enc>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ip_top\clk_ibuf.v" into library work
Parsing module <clk_ibuf>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ip_top\ddr2_ddr3_chipscope.v" into library work
Parsing module <icon5>.
Parsing module <ila384_8>.
Parsing module <vio_async_in256>.
Parsing module <vio_sync_out32>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ip_top\infrastructure.v" into library work
Parsing module <infrastructure>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ip_top\iodelay_ctrl.v" into library work
Parsing module <iodelay_ctrl>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ip_top\mem_intfc.v" into library work
Parsing module <mem_intfc>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ip_top\memc_ui_top.v" into library work
Parsing module <memc_ui_top>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\circ_buffer.v" into library work
Parsing module <circ_buffer>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_ck_iob.v" into library work
Parsing module <phy_ck_iob>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_clock_io.v" into library work
Parsing module <phy_clock_io>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_control_io.v" into library work
Parsing module <phy_control_io>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" into library work
Parsing module <phy_data_io>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_dly_ctrl.v" into library work
Parsing module <phy_dly_ctrl>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_dm_iob.v" into library work
Parsing module <phy_dm_iob>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_dq_iob.v" into library work
Parsing module <phy_dq_iob>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_dqs_iob.v" into library work
Parsing module <phy_dqs_iob>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" into library work
Parsing module <phy_init>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_pd.v" into library work
Parsing module <phy_pd>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_pd_top.v" into library work
Parsing module <phy_pd_top>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdclk_gen.v" into library work
Parsing module <phy_rdclk_gen>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdctrl_sync.v" into library work
Parsing module <phy_rdctrl_sync>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rddata_sync.v" into library work
Parsing module <phy_rddata_sync>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" into library work
Parsing module <phy_rdlvl>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_read.v" into library work
Parsing module <phy_read>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_top.v" into library work
Parsing module <phy_top>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_write.v" into library work
Parsing module <phy_write>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_wrlvl.v" into library work
Parsing module <phy_wrlvl>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\rd_bitslip.v" into library work
Parsing module <rd_bitslip>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ui\ui_cmd.v" into library work
Parsing module <ui_cmd>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ui\ui_rd_data.v" into library work
Parsing module <ui_rd_data>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ui\ui_top.v" into library work
Parsing module <ui_top>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ui\ui_wr_data.v" into library work
Parsing module <ui_wr_data>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_drp_chanalign_fix_3752_v6.v" into library work
Parsing module <GTX_DRP_CHANALIGN_FIX_3752_V6>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" Line 245: Port ddr_parity is not connected to this instance

Elaborating module <softMC_top>.

Elaborating module <iodelay_ctrl(TCQ=100,IODELAY_GRP="IODELAY_MIG",INPUT_CLK_TYPE="DIFFERENTIAL",RST_ACT_LOW=0)>.

Elaborating module <IBUFGDS(DIFF_TERM="TRUE",IBUF_LOW_PWR="FALSE")>.

Elaborating module <BUFG>.

Elaborating module <IDELAYCTRL>.

Elaborating module <infrastructure(TCQ=100,CLK_PERIOD=5000,nCK_PER_CLK=2,MMCM_ADV_BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT_F=6,DIVCLK_DIVIDE=1,CLKOUT_DIVIDE=3,RST_ACT_LOW=0)>.

Elaborating module <MMCM_ADV(BANDWIDTH="OPTIMIZED",CLOCK_HOLD="FALSE",COMPENSATION="INTERNAL",REF_JITTER1=0.005,REF_JITTER2=0.005,STARTUP_WAIT="FALSE",CLKIN1_PERIOD=5.0,CLKIN2_PERIOD=10.0,CLKFBOUT_MULT_F=6,DIVCLK_DIVIDE=1,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=3,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=6,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=3,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=0.0,CLKOUT2_USE_FINE_PS="TRUE",CLKOUT3_DIVIDE=1,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=0.0,CLKOUT3_USE_FINE_PS="FALSE",CLKOUT4_CASCADE="FALSE",CLKOUT4_DIVIDE=1,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT4_USE_FINE_PS="FALSE",CLKOUT5_DIVIDE=1,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLKOUT5_USE_FINE_PS="FALSE",CLKOUT6_DIVIDE=1,CLKOUT6_DUTY_CYCLE=0.5,CLKOUT6_PHASE=0.0,CLKOUT6_USE_FINE_PS="FALSE")>.

Elaborating module <phy_top(TCQ=100,REFCLK_FREQ=200.0,nCS_PER_RANK=1,CAL_WIDTH="HALF",CALIB_ROW_ADD=16'b0,CALIB_COL_ADD=12'b0,CALIB_BA_ADD=3'b0,CS_WIDTH=1,nCK_PER_CLK=2,CKE_WIDTH=1,DRAM_TYPE="DDR3",SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,CLK_PERIOD=5000,BANK_WIDTH=3,CK_WIDTH=2,COL_WIDTH=10,DM_WIDTH=8,DQ_CNT_WIDTH=6,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,DRAM_WIDTH=8,ROW_WIDTH=16,RANK_WIDTH=1,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nAL=0,nCL=5,nCWL=5,tRFC=110000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="OFF",WRLVL="ON",PHASE_DETECT="ON",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,USE_DM_PORT=0,DEBUG_PORT="OFF")>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_top.v" Line 318: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <phy_init(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DRAM_TYPE="DDR3",BANK_WIDTH=3,COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=64,ROW_WIDTH=16,CS_WIDTH=1,CKE_WIDTH=1,CALIB_ROW_ADD=16'b0,CALIB_COL_ADD=12'b0,CALIB_BA_ADD=3'b0,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nAL=0,nCL=5,nCWL=5,tRFC=110000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="OFF",WRLVL="ON",PHASE_DETECT="ON",nSLOTS=1,SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE")>.

Elaborating module <FDRSE>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 764: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 854: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 879: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 888: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 935: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 950: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 973: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 1001: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 1052: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 1065: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 1193: Signal <mem_init_done_r> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 1222: Signal <auto_cnt_r> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1308 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 1097: Found full_case directive in module phy_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 1576: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 1588: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 1672: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 1750: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v" Line 1760: Found full_case directive in module phy_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <phy_control_io(TCQ=100,BANK_WIDTH=3,RANK_WIDTH=1,nCS_PER_RANK=1,CS_WIDTH=1,CKE_WIDTH=1,ROW_WIDTH=16,WRLVL="ON",nCWL=5,DRAM_TYPE="DDR3",REG_CTRL="OFF",REFCLK_FREQ=200.0,IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",DDR2_EARLY_CS=1'b0)>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUF>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b1,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <phy_clock_io(TCQ=100,CK_WIDTH=2,WRLVL="ON",DRAM_TYPE="DDR3",REFCLK_FREQ=200.0,IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <phy_ck_iob(TCQ=100,WRLVL="ON",DRAM_TYPE="DDR3",REFCLK_FREQ=200.0,IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <OBUFDS>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="BUF",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=1)>.

Elaborating module <phy_data_io(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DRAM_TYPE="DDR3",DRAM_WIDTH=8,DM_WIDTH=8,DQ_WIDTH=64,DQS_WIDTH=8,nCWL=5,WRLVL="ON",REFCLK_FREQ=200.0,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,USE_DM_PORT=0)>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" Line 232: Assignment to rst_r ignored, since the identifier is never used

Elaborating module <phy_dqs_iob(DRAM_TYPE="DDR3",REFCLK_FREQ=200.0,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <IOBUFDS_DIFF_OUT(IBUF_LOW_PWR="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_dqs_iob.v" Line 152: Assignment to dqs_ibuf_n ignored, since the identifier is never used

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="IO",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOADABLE",ODELAY_TYPE="VAR_LOADABLE",IDELAY_VALUE=0,ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b1,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b1,INIT_TQ=1'b1,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_dqs_iob.v" Line 288: Assignment to dqs_n_tfb ignored, since the identifier is never used

Elaborating module <ISERDESE1(DATA_RATE="DDR",DATA_WIDTH=4,DYN_CLKDIV_INV_EN="TRUE",DYN_CLK_INV_EN="FALSE",INIT_Q1=1'b0,INIT_Q2=1'b0,INIT_Q3=1'b0,INIT_Q4=1'b0,INTERFACE_TYPE="MEMORY_DDR3",NUM_CE=2,IOBDELAY="IFD",OFB_USED="FALSE",SERDES_MODE="MASTER",SRVAL_Q1=1'b0,SRVAL_Q2=1'b0,SRVAL_Q3=1'b0,SRVAL_Q4=1'b0)>.

Elaborating module <rd_bitslip(TCQ=100)>.

Elaborating module <phy_dq_iob(TCQ=100,nCWL=5,DRAM_TYPE="DDR3",WRLVL="ON",REFCLK_FREQ=200.0,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <IOBUF(IBUF_LOW_PWR="FALSE")>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="IO",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOADABLE",IDELAY_VALUE=0,ODELAY_TYPE="VAR_LOADABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="DATA")>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_dq_iob.v" Line 239: Assignment to wr_data_rise0_r4 ignored, since the identifier is never used

Elaborating module <phy_dly_ctrl(TCQ=100,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,RANK_WIDTH=1,nCWL=5,REG_CTRL="OFF",WRLVL="ON",PHASE_DETECT="ON",DRAM_TYPE="DDR3",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,DEBUG_PORT="OFF")>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_dly_ctrl.v" Line 199: Assignment to dqs_oe_r ignored, since the identifier is never used

Elaborating module <phy_write(TCQ=100,WRLVL="ON",DQ_WIDTH=64,DQS_WIDTH=8,DRAM_TYPE="DDR3",RANK_WIDTH=1,nCWL=5,REG_CTRL="OFF")>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_write.v" Line 269: Assignment to wrdata_en_r7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_write.v" Line 1549: Assignment to wrlvl_done_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_write.v" Line 1634: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_write.v" Line 1758: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_write.v" Line 1761: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_write.v" Line 1764: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_write.v" Line 1767: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <phy_wrlvl(TCQ=100,DQS_CNT_WIDTH=3,DQ_WIDTH=64,DQS_WIDTH=8,DRAM_WIDTH=8,CS_WIDTH=1,CAL_WIDTH="HALF",DQS_TAP_CNT_INDEX=39,SHIFT_TBY4_TAP=32'sb01000,SIM_CAL_OPTION="NONE")>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_wrlvl.v" Line 284: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_wrlvl.v" Line 298: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_wrlvl.v" Line 523: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_wrlvl.v" Line 540: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_wrlvl.v" Line 453: Assignment to wl_state_r1 ignored, since the identifier is never used

Elaborating module <phy_read(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,REFCLK_FREQ=200.0,DQS_WIDTH=8,DQ_WIDTH=64,DRAM_WIDTH=8,IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.

Elaborating module <phy_rdclk_gen(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DQS_WIDTH=8,REFCLK_FREQ=200.0,IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0)>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdclk_gen.v" Line 310: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdclk_gen.v" Line 324: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdclk_gen.v" Line 331: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdclk_gen.v" Line 339: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdclk_gen.v" Line 301: Found full_case directive in module phy_rdclk_gen. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="MEMORY_DDR3",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VARIABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="CLOCK")>.

Elaborating module <BUFIO>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VARIABLE",ODELAY_VALUE=16,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="CLOCK")>.

Elaborating module <BUFR(BUFR_DIVIDE="2",SIM_DEVICE="VIRTEX6")>.
WARNING:HDLCompiler:634 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdclk_gen.v" Line 173: Net <ocbextend_rsync[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdclk_gen.v" Line 180: Net <rsync_bufr[3]> does not have a driver.

Elaborating module <phy_rdctrl_sync(TCQ=100)>.

Elaborating module <SRLC32E>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdctrl_sync.v" Line 195: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <phy_rddata_sync(TCQ=100,DQ_WIDTH=64,DQS_WIDTH=8,DRAM_WIDTH=8,nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.

Elaborating module <circ_buffer(TCQ=100,DATA_WIDTH=108,BUF_DEPTH=6)>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\circ_buffer.v" Line 143: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\circ_buffer.v" Line 170: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <RAM64X1D(INIT=64'b0)>.

Elaborating module <circ_buffer(TCQ=100,DATA_WIDTH=180,BUF_DEPTH=6)>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\circ_buffer.v" Line 143: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\circ_buffer.v" Line 170: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <phy_rdlvl(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,REFCLK_FREQ=200.0,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,DRAM_WIDTH=8,DRAM_TYPE="DDR3",nCL=5,PD_TAP_REQ=0,SIM_CAL_OPTION="NONE",REG_CTRL="OFF",DEBUG_PORT="OFF")>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 170: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 567: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 648: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 708: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 879: Assignment to prev_found_edge_valid_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 919: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 947: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1026: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1047: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1049: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1168: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1180: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1284: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1293: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1297: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1318: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1344: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1357: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1358: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1373: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1396: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1406: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1414: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1480: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1482: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1484: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1498: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1526: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1074: Assignment to found_two_edge_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1542: Result of 31-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1651: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1785: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1810: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1881: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 1992: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 2002: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 2013: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 2055: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v" Line 2109: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <phy_pd_top(TCQ=100,DQS_CNT_WIDTH=3,DQS_WIDTH=8,PD_LHC_WIDTH=16,PD_CALIB_MODE="PARALLEL",PD_MSB_SEL=8,PD_DQS0_ONLY="ON",SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF")>.

Elaborating module <phy_pd(TCQ=100,SIM_CAL_OPTION="NONE",PD_LHC_WIDTH=16)>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_pd.v" Line 199: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_pd.v" Line 229: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_pd.v" Line 416: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_pd.v" Line 417: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_pd.v" Line 593: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:634 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_top.v" Line 981: Net <out_oserdes_wc> does not have a driver.

Elaborating module <softMC(TCQ=100,tCK=2500,nCK_PER_CLK=2,RANK_WIDTH=1,ROW_WIDTH=16,BANK_WIDTH=3,CKE_WIDTH=1,CS_WIDTH=1,nCS_PER_RANK=1,DQ_WIDTH=64)>.

Elaborating module <maint_ctrl_top(RANK_WIDTH=1,TCQ=100,tCK=2500,nCK_PER_CLK=2,MAINT_PRESCALER_PERIOD=200000)>.

Elaborating module <maint_ctrl(TCQ=100,tCK=2500,nCK_PER_CLK=2,MAINT_PRESCALER_PERIOD=200000)>.

Elaborating module <periodic_rd_ctrl(tCK=2500,nCK_PER_CLK=2,TCQ=100,MAINT_PRESCALER_PERIOD=200000)>.

Elaborating module <zq_calib_ctrl(TCQ=100,MAINT_PRESCALER_PERIOD=200000)>.

Elaborating module <autoref_ctrl(TCQ=100)>.

Elaborating module <maint_handler(CS_WIDTH=1)>.

Elaborating module <autoref_config>.

Elaborating module <instr_receiver>.

Elaborating module <instr_fifo>.
WARNING:HDLCompiler:1499 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\instr_fifo.v" Line 39: Empty module <instr_fifo> remains a black box.

Elaborating module <iseq_dispatcher(ROW_WIDTH=16,BANK_WIDTH=3,CKE_WIDTH=1,CS_WIDTH=1,nCS_PER_RANK=1,DQ_WIDTH=64)>.

Elaborating module <pipe_reg(WIDTH=32)>.

Elaborating module <instr_dispatcher(ROW_WIDTH=16,BANK_WIDTH=3,CKE_WIDTH=1,CS_WIDTH=1,nCS_PER_RANK=1,DQ_WIDTH=64)>.

Elaborating module <instr_decoder(ROW_WIDTH=16,BANK_WIDTH=3,CS_WIDTH=1)>.

Elaborating module <rdback_fifo>.
WARNING:HDLCompiler:1499 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\rdback_fifo.v" Line 39: Empty module <rdback_fifo> remains a black box.

Elaborating module <read_capturer(DQ_WIDTH=64)>.

Elaborating module <riffa_top_v6_pcie_v2_5(C_DATA_WIDTH=64,DQ_WIDTH=64)>.

Elaborating module <IBUFDS_GTXE1>.

Elaborating module <IBUF>.

Elaborating module <FDCP(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_top_v6_pcie_v2_5.v" Line 209: Assignment to user_lnk_up ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_top_v6_pcie_v2_5.v" Line 223: Assignment to user_reset ignored, since the identifier is never used

Elaborating module <pcie_endpoint(PL_FAST_TRAIN="FALSE")>.

Elaborating module <FDCP(INIT=1'b0)>.

Elaborating module <axi_basic_top(C_DATA_WIDTH=64,C_FAMILY="V6",C_ROOT_PORT="FALSE",C_PM_PRIORITY="FALSE")>.

Elaborating module <axi_basic_rx(C_DATA_WIDTH=64,C_FAMILY="V6",TCQ=1,REM_WIDTH=1,KEEP_WIDTH=32'sb01000)>.

Elaborating module <axi_basic_rx_pipeline(C_DATA_WIDTH=64,C_FAMILY="V6",TCQ=1,REM_WIDTH=1,KEEP_WIDTH=32'sb01000)>.

Elaborating module <axi_basic_rx_null_gen(C_DATA_WIDTH=64,TCQ=1,KEEP_WIDTH=32'sb01000)>.

Elaborating module <axi_basic_tx(C_DATA_WIDTH=64,C_FAMILY="V6",C_ROOT_PORT="FALSE",C_PM_PRIORITY="FALSE",TCQ=1,REM_WIDTH=1,KEEP_WIDTH=32'sb01000)>.

Elaborating module <axi_basic_tx_pipeline(C_DATA_WIDTH=64,C_PM_PRIORITY="FALSE",TCQ=1,REM_WIDTH=1,KEEP_WIDTH=32'sb01000)>.

Elaborating module <axi_basic_tx_thrtl_ctl(C_DATA_WIDTH=64,C_FAMILY="V6",C_ROOT_PORT="FALSE",TCQ=1)>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_tx_thrtl_ctl.v" Line 650: Assignment to reg_tlast ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" Line 788: Assignment to trn_tecrc_gen ignored, since the identifier is never used

Elaborating module <pcie_reset_delay_v6(PL_FAST_TRAIN="FALSE",REF_CLK_FREQ=0)>.

Elaborating module <pcie_clocking_v6(CAP_LINK_WIDTH=6'b01000,CAP_LINK_SPEED=4'b01,REF_CLK_FREQ=0,USER_CLK_FREQ=3)>.

Elaborating module <MMCM_ADV(CLKFBOUT_MULT_F=10,DIVCLK_DIVIDE=1,CLKFBOUT_PHASE=0,CLKIN1_PERIOD=10,CLKIN2_PERIOD=10,CLKOUT0_DIVIDE_F=4,CLKOUT0_PHASE=0,CLKOUT1_DIVIDE=8,CLKOUT1_PHASE=0,CLKOUT2_DIVIDE=2,CLKOUT2_PHASE=0,CLKOUT3_DIVIDE=2,CLKOUT3_PHASE=0)>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" Line 874: Assignment to block_clk ignored, since the identifier is never used

Elaborating module
<pcie_2_0_v6(REF_CLK_FREQ=0,PIPE_PIPELINE_STAGES=0,AER_BASE_PTR=12'b0100101000,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=16'b01,AER_CAP_INT_MSG_NUM_MSI=5'b01010,AER_CAP_INT_MSG_NUM_MSIX=5'b10101,AER_CAP_NEXTPTR=12'b0101100000,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=4'b01,ALLOW_X8_GEN2="FALSE",BAR0=32'b11111111111111111111110000000000,BAR1=32'b0,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CAPABILITIES_PTR=8'b01000000,CARDBUS_CIS_POINTER=32'b0,CLASS_CODE=24'b01010000000000000000,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=4'b010,CRM_MODULE_RSTS=7'b0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=7,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV
_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DEV_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=16'b0110000000011000,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="TRUE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=8'b0,DSN_BASE_PTR=12'b0100000000,DSN_CAP_ID=16'b011,DSN_CAP_NEXTPTR=12'b0,DSN_CAP_ON="TRUE",DSN_CAP_VERSION=4'b01,ENABLE_MSG_ROUTE=11'b0,ENABLE_RX_TD_ECRC_TRIM="FALSE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=6'b111111,EXT_CFG_XP_CAP_PTR=10'b1111111111,HEADER_TYPE=8'b0,INFER_EI=5'b01100,INTERRUPT_PIN=8'b01,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=10'b1111111111,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LIN
K_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=4'b01,LINK_CAP_MAX_LINK_WIDTH=6'b01000,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=4'b0,LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",LL_ACK_TIMEOUT=15'b0,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=15'b0100110,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=6'b01000,MSI_BASE_PTR=8'b01001000,MSI_CAP_ID=8'b0101,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=8'b01100000,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=8'b10011100,MSIX_CAP_ID=8'b010001,MSIX_CAP_NEXTPTR=8'b0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=29'b0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=29'b0,MSIX_CAP_TABLE_SIZE=11'b0,N_FTS_COMCLK_GE
N1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=255,N_FTS_GEN2=255,PCIE_BASE_PTR=8'b01100000,PCIE_CAP_CAPABILITY_ID=8'b010000,PCIE_CAP_CAPABILITY_VERSION=4'b010,PCIE_CAP_DEVICE_PORT_TYPE=4'b0,PCIE_CAP_INT_MSG_NUM=5'b01,PCIE_CAP_NEXTPTR=8'b0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=8'b01000000,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=8'b01,PM_CAP_NEXTPTR=8'b01001000,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=5'b01111,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=8'b0,PM_DATA4=8'b0,PM_DATA5=8
'b0,PM_DATA6=8'b0,PM_DATA7=8'b0,RECRC_CHK=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=8'b0,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=13'b0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=8'b0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=8'b0,SPARE_BYTE1=8'b0,SPARE_BYTE2=8'b0,SPARE_BYTE3=8'b0,SPARE_WORD0=32'b0,SPARE_WORD1=32'b0,SPARE_WORD2=32'b0,SPARE_WORD3=32'b0,SUBSYSTEM_ID=16'b0111,SUBSYSTEM_VENDOR_ID=16'b01000011101110,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0,TL_TFC_DISABLE="FALSE
",TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=3,VC_BASE_PTR=12'b0,VC_CAP_ID=16'b010,VC_CAP_NEXTPTR=12'b0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=4'b01,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=13'b011111111111,VC0_TOTAL_CREDITS_CD=850,VC0_TOTAL_CREDITS_CH=72,VC0_TOTAL_CREDITS_NPH=4,VC0_TOTAL_CREDITS_PD=64,VC0_TOTAL_CREDITS_PH=4,VC0_TX_LASTPACKET=29,VENDOR_ID=16'b01000011101110,VSEC_BASE_PTR=12'b0,VSEC_CAP_HDR_ID=16'b01001000110100,VSEC_CAP_HDR_LENGTH=12'b011000,VSEC_CAP_HDR_REVISION=4'b01,VSEC_CAP_ID=16'b01011,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=12'b0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=4'b01>.

Elaborating module
<PCIE_2_0(AER_BASE_PTR=12'b0100101000,AER_CAP_ECRC_CHECK_CAPABLE="FALSE",AER_CAP_ECRC_GEN_CAPABLE="FALSE",AER_CAP_ID=16'b01,AER_CAP_INT_MSG_NUM_MSI=5'b01010,AER_CAP_INT_MSG_NUM_MSIX=5'b10101,AER_CAP_NEXTPTR=12'b0101100000,AER_CAP_ON="FALSE",AER_CAP_PERMIT_ROOTERR_UPDATE="TRUE",AER_CAP_VERSION=4'b01,ALLOW_X8_GEN2="FALSE",BAR0=32'b11111111111111111111110000000000,BAR1=32'b0,BAR2=32'b0,BAR3=32'b0,BAR4=32'b0,BAR5=32'b0,CAPABILITIES_PTR=8'b01000000,CARDBUS_CIS_POINTER=32'b0,CLASS_CODE=24'b01010000000000000000,CMD_INTX_IMPLEMENTED="TRUE",CPL_TIMEOUT_DISABLE_SUPPORTED="FALSE",CPL_TIMEOUT_RANGES_SUPPORTED=4'b010,CRM_MODULE_RSTS=7'b0,DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE="TRUE",DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE="TRUE",DEV_CAP_ENDPOINT_L0S_LATENCY=0,DEV_CAP_ENDPOINT_L1_LATENCY=7,DEV_CAP_EXT_TAG_SUPPORTED="FALSE",DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_ROLE_BASED_ERROR="TRUE",DEV_CAP_RSVD_14_12=0,DEV_CAP_RSVD_17_16=0,DEV_CAP_RSVD_31_29=0,DE
V_CONTROL_AUX_POWER_SUPPORTED="FALSE",DEVICE_ID=16'b0110000000011000,DISABLE_ASPM_L1_TIMER="FALSE",DISABLE_BAR_FILTERING="FALSE",DISABLE_ID_CHECK="FALSE",DISABLE_LANE_REVERSAL="TRUE",DISABLE_RX_TC_FILTER="FALSE",DISABLE_SCRAMBLING="FALSE",DNSTREAM_LINK_NUM=8'b0,DSN_BASE_PTR=12'b0100000000,DSN_CAP_ID=16'b011,DSN_CAP_NEXTPTR=12'b0,DSN_CAP_ON="TRUE",DSN_CAP_VERSION=4'b01,ENABLE_MSG_ROUTE=11'b0,ENABLE_RX_TD_ECRC_TRIM="FALSE",ENTER_RVRY_EI_L0="TRUE",EXPANSION_ROM=32'b0,EXT_CFG_CAP_PTR=6'b111111,EXT_CFG_XP_CAP_PTR=10'b1111111111,HEADER_TYPE=8'b0,INFER_EI=5'b01100,INTERRUPT_PIN=8'b01,IS_SWITCH="FALSE",LAST_CONFIG_DWORD=10'b1111111111,LINK_CAP_ASPM_SUPPORT=1,LINK_CAP_CLOCK_POWER_MANAGEMENT="FALSE",LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP="FALSE",LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP="FALSE",LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2=7,LINK_CAP_L0S_EXIT_LATENCY_GEN1=7,LINK_CAP_L0S_EXIT_LATENCY_GEN2=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2=7,LINK_
CAP_L1_EXIT_LATENCY_GEN1=7,LINK_CAP_L1_EXIT_LATENCY_GEN2=7,LINK_CAP_MAX_LINK_SPEED=4'b01,LINK_CAP_MAX_LINK_WIDTH=6'b01000,LINK_CAP_RSVD_23_22=0,LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE="FALSE",LINK_CONTROL_RCB=0,LINK_CTRL2_DEEMPHASIS="FALSE",LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE="FALSE",LINK_CTRL2_TARGET_LINK_SPEED=4'b0,LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",LL_ACK_TIMEOUT=15'b0,LL_ACK_TIMEOUT_EN="FALSE",LL_ACK_TIMEOUT_FUNC=0,LL_REPLAY_TIMEOUT=15'b0100110,LL_REPLAY_TIMEOUT_EN="TRUE",LL_REPLAY_TIMEOUT_FUNC=1,LTSSM_MAX_LINK_WIDTH=6'b01000,MSI_BASE_PTR=8'b01001000,MSI_CAP_ID=8'b0101,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,MSI_CAP_NEXTPTR=8'b01100000,MSI_CAP_ON="TRUE",MSI_CAP_PER_VECTOR_MASKING_CAPABLE="FALSE",MSI_CAP_64_BIT_ADDR_CAPABLE="TRUE",MSIX_BASE_PTR=8'b10011100,MSIX_CAP_ID=8'b010001,MSIX_CAP_NEXTPTR=8'b0,MSIX_CAP_ON="FALSE",MSIX_CAP_PBA_BIR=0,MSIX_CAP_PBA_OFFSET=29'b0,MSIX_CAP_TABLE_BIR=0,MSIX_CAP_TABLE_OFFSET=29'b0,MSIX_CAP_TABLE_SIZE=11'b0,N_FTS_COMCLK_GEN1=255,N_FTS_COMCLK_GEN2=254,N_FTS_GEN1=2
55,N_FTS_GEN2=255,PCIE_BASE_PTR=8'b01100000,PCIE_CAP_CAPABILITY_ID=8'b010000,PCIE_CAP_CAPABILITY_VERSION=4'b010,PCIE_CAP_DEVICE_PORT_TYPE=4'b0,PCIE_CAP_INT_MSG_NUM=5'b01,PCIE_CAP_NEXTPTR=8'b0,PCIE_CAP_ON="TRUE",PCIE_CAP_RSVD_15_14=0,PCIE_CAP_SLOT_IMPLEMENTED="FALSE",PCIE_REVISION=2,PGL0_LANE=0,PGL1_LANE=1,PGL2_LANE=2,PGL3_LANE=3,PGL4_LANE=4,PGL5_LANE=5,PGL6_LANE=6,PGL7_LANE=7,PL_AUTO_CONFIG=0,PL_FAST_TRAIN="FALSE",PM_BASE_PTR=8'b01000000,PM_CAP_AUXCURRENT=0,PM_CAP_DSI="FALSE",PM_CAP_D1SUPPORT="FALSE",PM_CAP_D2SUPPORT="FALSE",PM_CAP_ID=8'b01,PM_CAP_NEXTPTR=8'b01001000,PM_CAP_ON="TRUE",PM_CAP_PME_CLOCK="FALSE",PM_CAP_PMESUPPORT=5'b01111,PM_CAP_RSVD_04=0,PM_CAP_VERSION=3,PM_CSR_BPCCEN="FALSE",PM_CSR_B2B3="FALSE",PM_CSR_NOSOFTRST="TRUE",PM_DATA_SCALE0=2'b0,PM_DATA_SCALE1=2'b0,PM_DATA_SCALE2=2'b0,PM_DATA_SCALE3=2'b0,PM_DATA_SCALE4=2'b0,PM_DATA_SCALE5=2'b0,PM_DATA_SCALE6=2'b0,PM_DATA_SCALE7=2'b0,PM_DATA0=8'b0,PM_DATA1=8'b0,PM_DATA2=8'b0,PM_DATA3=8'b0,PM_DATA4=8'b0,PM_DATA5=8'b0,PM_DATA6=8'b0,PM_DATA7=8'b0,RECRC_CHK
=0,RECRC_CHK_TRIM="FALSE",REVISION_ID=8'b0,ROOT_CAP_CRS_SW_VISIBILITY="FALSE",SELECT_DLL_IF="FALSE",SLOT_CAP_ATT_BUTTON_PRESENT="FALSE",SLOT_CAP_ATT_INDICATOR_PRESENT="FALSE",SLOT_CAP_ELEC_INTERLOCK_PRESENT="FALSE",SLOT_CAP_HOTPLUG_CAPABLE="FALSE",SLOT_CAP_HOTPLUG_SURPRISE="FALSE",SLOT_CAP_MRL_SENSOR_PRESENT="FALSE",SLOT_CAP_NO_CMD_COMPLETED_SUPPORT="FALSE",SLOT_CAP_PHYSICAL_SLOT_NUM=13'b0,SLOT_CAP_POWER_CONTROLLER_PRESENT="FALSE",SLOT_CAP_POWER_INDICATOR_PRESENT="FALSE",SLOT_CAP_SLOT_POWER_LIMIT_SCALE=0,SLOT_CAP_SLOT_POWER_LIMIT_VALUE=8'b0,SPARE_BIT0=0,SPARE_BIT1=0,SPARE_BIT2=0,SPARE_BIT3=0,SPARE_BIT4=0,SPARE_BIT5=0,SPARE_BIT6=0,SPARE_BIT7=0,SPARE_BIT8=0,SPARE_BYTE0=8'b0,SPARE_BYTE1=8'b0,SPARE_BYTE2=8'b0,SPARE_BYTE3=8'b0,SPARE_WORD0=32'b0,SPARE_WORD1=32'b0,SPARE_WORD2=32'b0,SPARE_WORD3=32'b0,SUBSYSTEM_ID=16'b0111,SUBSYSTEM_VENDOR_ID=16'b01000011101110,TL_RBYPASS="FALSE",TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0,TL_TFC_DISABLE="FALSE",TL_TX_CHECKS_DISABLE="FALSE",TL_TX_RAM_
RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,UPCONFIG_CAPABLE="TRUE",UPSTREAM_FACING="TRUE",EXIT_LOOPBACK_ON_EI="TRUE",UR_INV_REQ="TRUE",USER_CLK_FREQ=3,VC_BASE_PTR=12'b0,VC_CAP_ID=16'b010,VC_CAP_NEXTPTR=12'b0,VC_CAP_ON="FALSE",VC_CAP_REJECT_SNOOP_TRANSACTIONS="FALSE",VC_CAP_VERSION=4'b01,VC0_CPL_INFINITE="TRUE",VC0_RX_RAM_LIMIT=13'b011111111111,VC0_TOTAL_CREDITS_CD=850,VC0_TOTAL_CREDITS_CH=72,VC0_TOTAL_CREDITS_NPH=4,VC0_TOTAL_CREDITS_PD=64,VC0_TOTAL_CREDITS_PH=4,VC0_TX_LASTPACKET=29,VENDOR_ID=16'b01000011101110,VSEC_BASE_PTR=12'b0,VSEC_CAP_HDR_ID=16'b01001000110100,VSEC_CAP_HDR_LENGTH=12'b011000,VSEC_CAP_HDR_REVISION=4'b01,VSEC_CAP_ID=16'b01011,VSEC_CAP_IS_LINK_VISIBLE="TRUE",VSEC_CAP_NEXTPTR=12'b0,VSEC_CAP_ON="FALSE",VSEC_CAP_VERSION=4'b01>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1166: Assignment to LL2BADDLLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1167: Assignment to LL2BADTLPERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1168: Assignment to LL2PROTOCOLERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1169: Assignment to LL2REPLAYROERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1170: Assignment to LL2REPLAYTOERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1171: Assignment to LL2SUSPENDOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1172: Assignment to LL2TFCINIT1SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1173: Assignment to LL2TFCINIT2SEQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1252: Assignment to PL2LINKUPN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1253: Assignment to PL2RECEIVERERRN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1254: Assignment to PL2RECOVERYN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1255: Assignment to PL2RXELECIDLE ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1256: Assignment to PL2SUSPENDOK ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1259: Assignment to TL2ASPMSUSPENDCREDITCHECKOKN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1260: Assignment to TL2ASPMSUSPENDREQN ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" Line 1261: Assignment to TL2PPMSUSPENDOKN ignored, since the identifier is never used

Elaborating module <pcie_pipe_v6(NO_OF_LANES=6'b01000,LINK_CAP_MAX_LINK_SPEED=4'b01,PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_pipe_misc_v6(PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_pipe_lane_v6(PIPE_PIPELINE_STAGES=0)>.

Elaborating module <pcie_gtx_v6(NO_OF_LANES=6'b01000,LINK_CAP_MAX_LINK_SPEED=4'b01,REF_CLK_FREQ=0,PL_FAST_TRAIN="FALSE")>.

Elaborating module <gtx_wrapper_v6(NO_OF_LANES=6'b01000,REF_CLK_FREQ=0,PL_FAST_TRAIN="FALSE")>.

Elaborating module <GTX_DRP_CHANALIGN_FIX_3752_V6(C_SIMULATION=0)>.

Elaborating module <GTX_RX_VALID_FILTER_V6(CLK_COR_MIN_LAT=28)>.

Elaborating module <SRL16E(INIT=0)>.

Elaborating module <GTX_TX_SYNC_RATE_V6(C_SIMULATION=0)>.

Elaborating module
<GTXE1(TX_DRIVE_MODE="PIPE",TX_DEEMPH_1=5'b10010,TX_MARGIN_FULL_0=7'b1001101,TX_CLK_SOURCE="RXPLL",POWER_SAVE=10'b0110100,CM_TRIM=2'b01,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,RCV_TERM_GND="TRUE",RCV_TERM_VTTRX="FALSE",RX_DLYALIGN_EDGESET=5'b010,RX_DLYALIGN_LPFINC=4'b0110,RX_DLYALIGN_OVRDSETTING=8'b10000000,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_OVRDSETTING=8'b10000000,TXPLL_CP_CFG=8'b0101,OOBDETECT_THRESHOLD=3'b011,RXPLL_CP_CFG=8'b0101,TX_TDCC_CFG=2'b11,BIAS_CFG=17'b0,AC_CAP_DIS="FALSE",DFE_CFG=8'b011011,SIM_TX_ELEC_IDLE_LEVEL="1",SIM_RECEIVER_DETECT_PASS="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,CHAN_BOND_SEQ_2_CFG=5'b11111,CHAN_BOND_KEEP_ALIGN="TRUE",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_EN_IDLE_RESET_BUF="TRUE",TX_DATA_WIDTH=20,RX_DATA_WIDTH=20,ALIGN_COMMA_WORD=1,CHAN_BOND_1_MAX_SKEW=7,CHAN_BOND_2_MAX_SKEW=1,CHAN
_BOND_SEQ_1_1=10'b01000101,CHAN_BOND_SEQ_1_2=10'b01000101,CHAN_BOND_SEQ_1_3=10'b01000101,CHAN_BOND_SEQ_1_4=10'b0110111100,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0100111100,CHAN_BOND_SEQ_2_2=10'b0100111100,CHAN_BOND_SEQ_2_3=10'b0110111100,CHAN_BOND_SEQ_2_4=10'b0100111100,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="TRUE",CHAN_BOND_SEQ_LEN=4,RX_CLK25_DIVIDER=4,TX_CLK25_DIVIDER=4,CLK_COR_ADJ_LEN=1,CLK_COR_DET_LEN=1,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=30,CLK_COR_MIN_LAT=28,CLK_COR_PRECEDENCE="TRUE",CLK_CORRECT_USE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0100011100,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",COMMA_10B_ENABLE=10'b1111111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="TRUE",MCOMMA_10B_VALUE=10
'b1010000011,MCOMMA_DETECT="TRUE",PCI_EXPRESS_MODE="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RXPLL_DIVSEL_FB=5,TXPLL_DIVSEL_FB=5,RXPLL_DIVSEL_REF=1,TXPLL_DIVSEL_REF=1,RXPLL_DIVSEL_OUT=2,TXPLL_DIVSEL_OUT=2,RXPLL_DIVSEL45_FB=5,TXPLL_DIVSEL45_FB=5,RX_BUFFER_USE="TRUE",RX_DECODE_SEQ_MATCH="TRUE",RX_LOS_INVALID_INCR=8,RX_LOSS_OF_SYNC_FSM="FALSE",RX_LOS_THRESHOLD=128,RX_SLIDE_MODE="OFF",RX_XCLK_SEL="RXREC",TX_BUFFER_USE="FALSE",TX_XCLK_SEL="TXUSR",TXPLL_LKDET_CFG=3'b101,RX_EYE_SCANMODE=2'b0,RX_EYE_OFFSET=8'b01001100,PMA_RX_CFG=25'b010111001110000001001001,TRANS_TIME_NON_P2=8'b010,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_TO_P2=10'b01100100,TRANS_TIME_RATE=8'b11010111,SHOW_REALIGN_COMMA="FALSE",TX_PMADATA_OPT=1'b1,PMA_TX_CFG=20'b10000000000010000010,TXOUTCLK_CTRL="TXPLLREFCLK_DIV1")>.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 475: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 489: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 490: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 498: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 499: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 565: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 566: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 591: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 608: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 609: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 614: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 615: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 621: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 622: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 625: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 475: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 489: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 490: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 498: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 499: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 565: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 566: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 591: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 608: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 609: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 614: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 615: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 621: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 622: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 625: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 475: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 489: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 490: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 498: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 499: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 565: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 566: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 591: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 608: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 609: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 614: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 615: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 621: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 622: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 625: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 475: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 489: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 490: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 498: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 499: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 565: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 566: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 591: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 608: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 609: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 614: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 615: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 621: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 622: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 625: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 475: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 489: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 490: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 498: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 499: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 565: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 566: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 591: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 608: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 609: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 614: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 615: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 621: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 622: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 625: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 475: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 489: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 490: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 498: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 499: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 565: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 566: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 591: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 608: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 609: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 614: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 615: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 621: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 622: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 625: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 475: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 489: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 490: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 498: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 499: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 565: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 566: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 591: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 608: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 609: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 614: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 615: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 621: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 622: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 625: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 475: Size mismatch in connection of port <DFETAP1>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 489: Size mismatch in connection of port <GREFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 490: Size mismatch in connection of port <GREFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 498: Size mismatch in connection of port <NORTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 499: Size mismatch in connection of port <NORTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 565: Size mismatch in connection of port <SOUTHREFCLKRX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 566: Size mismatch in connection of port <SOUTHREFCLKTX>. Formal port size is 2-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 591: Size mismatch in connection of port <TXHEADER>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 606: Size mismatch in connection of port <TXPOSTEMPHASIS>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 608: Size mismatch in connection of port <TXPRBSFORCEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 609: Size mismatch in connection of port <TXPREEMPHASIS>. Formal port size is 4-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 614: Size mismatch in connection of port <TXSEQUENCE>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 615: Size mismatch in connection of port <TXSTARTSEQ>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 619: Size mismatch in connection of port <USRCODEERR>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 620: Size mismatch in connection of port <IGNORESIGDET>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 621: Size mismatch in connection of port <PERFCLKRX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 622: Size mismatch in connection of port <PERFCLKTX>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" Line 625: Size mismatch in connection of port <RXDLYALIGNRESET>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <pcie_bram_top_v6(DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,VC0_TX_LASTPACKET=29,TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_TX_RAM_WRITE_LATENCY=0,VC0_RX_LIMIT=13'b011111111111,TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0)>.
"C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_bram_top_v6.v" Line 126. $display [ $time ] pcie_bram_top_v6 ROWS_TX 1 COLS_TX 4
"C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_bram_top_v6.v" Line 127. $display [ $time ] pcie_bram_top_v6 ROWS_RX 1 COLS_RX 4

Elaborating module <pcie_brams_v6(NUM_BRAMS=4,RAM_RADDR_LATENCY=0,RAM_RDATA_LATENCY=2,RAM_WRITE_LATENCY=0)>.
WARNING:HDLCompiler:1016 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_bram_v6.v" Line 257: Port DOPB is not connected to this instance

Elaborating module <pcie_bram_v6(DOB_REG=1,WIDTH=7'b010010)>.

Elaborating module <RAMB36(DOA_REG=0,DOB_REG=1,READ_WIDTH_A=0,READ_WIDTH_B=7'b010010,WRITE_WIDTH_A=7'b010010,WRITE_WIDTH_B=0,WRITE_MODE_A="NO_CHANGE")>.

Elaborating module <pcie_upconfig_fix_3451_v6(UPSTREAM_FACING="TRUE",PL_FAST_TRAIN="FALSE",LINK_CAP_MAX_LINK_WIDTH=6'b01000)>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" Line 1140: Assignment to rx_func_level_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 310: Port KO_CPL_SPC_HEADER is not connected to this instance

Elaborating module <pcie_app_v6(C_DATA_WIDTH=64,KEEP_WIDTH=32'sb01000,DQ_WIDTH=64)>.
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 205: Assignment to cfg_err_atomic_egress_blocked ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 206: Assignment to cfg_err_internal_cor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 207: Assignment to cfg_err_malformed ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 208: Assignment to cfg_err_mc_blocked ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 209: Assignment to cfg_err_poisoned ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 210: Assignment to cfg_err_norecovery ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 211: Assignment to cfg_err_acs ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 212: Assignment to cfg_err_internal_uncor ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 213: Assignment to cfg_pm_halt_aspm_l0s ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 214: Assignment to cfg_pm_halt_aspm_l1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 215: Assignment to cfg_pm_force_state_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 216: Assignment to cfg_pm_force_state ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 218: Assignment to cfg_err_aer_headerlog ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 219: Assignment to cfg_aer_interrupt_msgnum ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 221: Assignment to cfg_pciecap_interrupt_msgnum ignored, since the identifier is never used

Elaborating module <riffa_endpoint(C_PCI_DATA_WIDTH=64,C_NUM_CHNL=4'b01,C_MAX_READ_REQ_BYTES=512,C_TAG_WIDTH=5,C_ALTERA=0)>.

Elaborating module <translation_layer(C_ALTERA=0,C_PCI_DATA_WIDTH=64)>.

Elaborating module <translation_layer_64(C_ALTERA=0,C_PCI_DATA_WIDTH=64,C_TX_READY_LATENCY=3'b01)>.

Elaborating module <riffa_endpoint_64(C_PCI_DATA_WIDTH=64,C_NUM_CHNL=4'b01,C_MAX_READ_REQ_BYTES=512,C_TAG_WIDTH=5,C_ALTERA=0)>.

Elaborating module <demux_1_to_n(C_FACTOR=4'b01,C_WIDTH=1)>.

Elaborating module <channel_64(C_DATA_WIDTH=64,C_MAX_READ_REQ=32'sb010)>.

Elaborating module <rx_port_64(C_DATA_WIDTH=64,C_MAIN_FIFO_DEPTH=1024,C_SG_FIFO_DEPTH=1024,C_MAX_READ_REQ=32'sb010)>.

Elaborating module <fifo_packer_64>.

Elaborating module <async_fifo_fwft(C_WIDTH=64,C_DEPTH=1024)>.

Elaborating module <async_fifo(C_WIDTH=64,C_DEPTH=1024)>.

Elaborating module <ram_2clk_1w_1r(C_RAM_WIDTH=64,C_RAM_DEPTH=32'sb010000000000)>.

Elaborating module <async_cmp(C_DEPTH_BITS=32'sb01010)>.

Elaborating module <rd_ptr_empty(C_DEPTH_BITS=32'sb01010)>.

Elaborating module <wr_ptr_full(C_DEPTH_BITS=32'sb01010)>.

Elaborating module <sync_fifo(C_WIDTH=64,C_DEPTH=1024,C_PROVIDE_COUNT=1)>.

Elaborating module <ram_1clk_1w_1r(C_RAM_WIDTH=64,C_RAM_DEPTH=32'sb010000000000)>.

Elaborating module <sg_list_requester(C_FIFO_DATA_WIDTH=64,C_FIFO_DEPTH=1024,C_MAX_READ_REQ=32'sb010)>.

Elaborating module <rx_port_requester_mux>.

Elaborating module <sg_list_reader_64(C_DATA_WIDTH=64)>.

Elaborating module <rx_port_reader(C_DATA_WIDTH=64,C_FIFO_DEPTH=1024,C_MAX_READ_REQ=32'sb010)>.

Elaborating module <rx_port_channel_gate(C_DATA_WIDTH=64)>.

Elaborating module <cross_domain_signal>.

Elaborating module <syncff>.

Elaborating module <ff>.

Elaborating module <tx_port_64(C_DATA_WIDTH=64,C_FIFO_DEPTH=512)>.

Elaborating module <tx_port_channel_gate_64(C_DATA_WIDTH=64)>.

Elaborating module <async_fifo(C_WIDTH=65,C_DEPTH=8)>.

Elaborating module <ram_2clk_1w_1r(C_RAM_WIDTH=65,C_RAM_DEPTH=32'sb01000)>.

Elaborating module <async_cmp(C_DEPTH_BITS=32'sb011)>.

Elaborating module <rd_ptr_empty(C_DEPTH_BITS=32'sb011)>.

Elaborating module <wr_ptr_full(C_DEPTH_BITS=32'sb011)>.

Elaborating module <tx_port_monitor_64(C_DATA_WIDTH=64,C_FIFO_DEPTH=512)>.

Elaborating module <tx_port_buffer_64(C_FIFO_DATA_WIDTH=64,C_FIFO_DEPTH=512)>.

Elaborating module <sync_fifo(C_WIDTH=64,C_DEPTH=512,C_PROVIDE_COUNT=1)>.

Elaborating module <ram_1clk_1w_1r(C_RAM_WIDTH=64,C_RAM_DEPTH=32'sb01000000000)>.

Elaborating module <tx_port_writer>.

Elaborating module <rx_engine_64(C_PCI_DATA_WIDTH=64,C_NUM_CHNL=4'b01,C_ALTERA=0,C_MAX_READ_REQ_BYTES=512,C_TAG_WIDTH=5)>.

Elaborating module <rx_engine_req(C_NUM_CHNL=4'b01)>.

Elaborating module <sync_fifo(C_WIDTH=76,C_DEPTH=32'b0110)>.

Elaborating module <ram_1clk_1w_1r(C_RAM_WIDTH=76,C_RAM_DEPTH=32'sb01000)>.

Elaborating module <reorder_queue(C_PCI_DATA_WIDTH=64,C_NUM_CHNL=4'b01,C_MAX_READ_REQ_BYTES=512,C_TAG_WIDTH=5)>.

Elaborating module <ram_1clk_1w_1r(C_RAM_WIDTH=32,C_RAM_DEPTH=32'b0100000000000)>.

Elaborating module <ram_1clk_1w_1r(C_RAM_WIDTH=32'sb01100,C_RAM_DEPTH=32'sb0100000)>.

Elaborating module <ram_1clk_1w_1r(C_RAM_WIDTH=6,C_RAM_DEPTH=32'sb0100000)>.

Elaborating module <reorder_queue_input(C_PCI_DATA_WIDTH=64,C_TAG_WIDTH=5,C_TAG_DW_COUNT_WIDTH=32'sb01000,C_DATA_ADDR_STRIDE_WIDTH=32'sb0110,C_DATA_ADDR_WIDTH=32'sb01011)>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\reorder_queue_input.v" Line 162: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\reorder_queue_input.v" Line 192: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <ram_1clk_1w_1r(C_RAM_WIDTH=32'sb01000,C_RAM_DEPTH=32'sb0100000)>.

Elaborating module <ram_1clk_1w_1r(C_RAM_WIDTH=32'b01100,C_RAM_DEPTH=32'sb0100000)>.

Elaborating module <reorder_queue_output(C_PCI_DATA_WIDTH=64,C_NUM_CHNL=4'b01,C_TAG_WIDTH=5,C_TAG_DW_COUNT_WIDTH=32'sb01000,C_DATA_ADDR_STRIDE_WIDTH=32'sb0110,C_DATA_ADDR_WIDTH=32'sb01011)>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_engine_64.v" Line 373: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <tx_engine_64(C_PCI_DATA_WIDTH=64,C_NUM_CHNL=4'b01,C_ALTERA=0,C_TAG_WIDTH=5)>.

Elaborating module <tx_engine_upper_64(C_PCI_DATA_WIDTH=64,C_NUM_CHNL=4'b01,C_FIFO_DEPTH=512,C_TAG_WIDTH=5,C_ALTERA=0)>.

Elaborating module <tx_engine_selector(C_NUM_CHNL=4'b01)>.

Elaborating module <tx_engine_formatter_64(C_PCI_DATA_WIDTH=64)>.

Elaborating module <tx_engine_lower_64(C_PCI_DATA_WIDTH=64,C_NUM_CHNL=4'b01,C_ALTERA=0)>.

Elaborating module <interrupt(C_NUM_CHNL=4'b01)>.

Elaborating module <interrupt_controller>.

Elaborating module <recv_credit_flow_ctrl>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\recv_credit_flow_ctrl.v" Line 82: Result of 13-bit expression is truncated to fit in 8-bit target.

Elaborating module <softMC_pcie_app(C_PCI_DATA_WIDTH=64,DQ_WIDTH=64)>.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_pcie_app.v" Line 77: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:552 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" Line 316: Input port KO_CPL_SPC_HEADER[7] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" Line 305: Input port dbg_wr_dqs_tap_set[39] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <softMC_top>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v".
        TCQ = 100
        tCK = 2500
        nCK_PER_CLK = 2
        REFCLK_FREQ = 200.000000
        DRAM_TYPE = "DDR3"
        RST_ACT_LOW = 0
        INPUT_CLK_TYPE = "DIFFERENTIAL"
        CLKFBOUT_MULT_F = 6
        DIVCLK_DIVIDE = 1
        CLKOUT_DIVIDE = 3
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        BANK_WIDTH = 3
        CK_WIDTH = 2
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_CNT_WIDTH = 6
        DQ_WIDTH = 64
        DM_WIDTH = 8
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        ROW_WIDTH = 16
        RANK_WIDTH = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CAL_WIDTH = "HALF"
        CALIB_ROW_ADD = 16'b0000000000000000
        CALIB_COL_ADD = 12'b000000000000
        CALIB_BA_ADD = 3'b000
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 5
        nCWL = 5
        tRFC = 110000
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        PD_TAP_REQ = 0
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_DM_PORT = 0
        SIM_BYPASS_INIT_CAL = "NONE"
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
        SIMULATION = "OFF"
WARNING:Xst:2898 - Port 'dbg_wr_dqs_tap_set', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_wr_dq_tap_set', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_sel_idel_cpt', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_sel_idel_rsync', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_pd_msb_sel', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_pd_byte_sel', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_wr_tap_set_en', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_idel_up_all', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_idel_down_all', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_idel_up_cpt', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_idel_down_cpt', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_idel_up_rsync', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_idel_down_rsync', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_sel_all_idel_cpt', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_sel_all_idel_rsync', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_pd_off', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_pd_maintain_off', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_pd_maintain_0_only', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_pd_inc_cpt', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_pd_dec_cpt', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_pd_inc_dqs', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_pd_dec_dqs', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_pd_disab_hyst', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_pd_disab_hyst_0', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_inc_rd_fps', unconnected in block instance 'xil_phy', is tied to GND.
WARNING:Xst:2898 - Port 'dbg_dec_rd_fps', unconnected in block instance 'xil_phy', is tied to GND.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_wl_dqs_inverted> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_wr_calib_clk_delay> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_wl_odelay_dqs_tap_cnt> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_wl_odelay_dq_tap_cnt> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_tap_cnt_during_wrlvl> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_rd_data_edge_detect> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_rdlvl_start> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_rdlvl_done> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_rdlvl_err> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_cpt_first_edge_cnt> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_cpt_second_edge_cnt> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_rd_bitslip_cnt> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_rd_clkdly_cnt> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_rd_active_dly> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_rd_data> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_cpt_tap_cnt> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_rsync_tap_cnt> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_dqs_tap_cnt> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_dq_tap_cnt> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_phy_pd> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_phy_read> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_phy_rdlvl> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_phy_top> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <ddr_parity> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_wrlvl_start> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_wrlvl_done> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_wrlvl_err> of the instance <xil_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_top.v" line 305: Output port <dbg_wl_edge_detect_valid> of the instance <xil_phy> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <softMC_top> synthesized.

Synthesizing Unit <iodelay_ctrl>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ip_top\iodelay_ctrl.v".
        TCQ = 100
        IODELAY_GRP = "IODELAY_MIG"
        INPUT_CLK_TYPE = "DIFFERENTIAL"
        RST_ACT_LOW = 0
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_idelayctrl>.
    Set property "syn_maxfan = 10" for signal <rst_ref_sync_r>.
WARNING:Xst:647 - Input <clk_ref> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit register for signal <rst_ref_sync_r>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <iodelay_ctrl> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\ip_top\infrastructure.v".
        TCQ = 100
        CLK_PERIOD = 5000
        nCK_PER_CLK = 2
        INPUT_CLK_TYPE = "DIFFERENTIAL"
        MMCM_ADV_BANDWIDTH = "OPTIMIZED"
        CLKFBOUT_MULT_F = 6
        DIVCLK_DIVIDE = 1
        CLKOUT_DIVIDE = 3
        RST_ACT_LOW = 0
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
    Set property "syn_maxfan = 10" for signal <pll_lock>.
    Found 8-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <phy_top>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_top.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200.000000
        DRAM_TYPE = "DDR3"
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        BANK_WIDTH = 3
        CK_WIDTH = 2
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_CNT_WIDTH = 6
        DQ_WIDTH = 64
        DM_WIDTH = 8
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        ROW_WIDTH = 16
        RANK_WIDTH = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CAL_WIDTH = "HALF"
        CALIB_ROW_ADD = 16'b0000000000000000
        CALIB_COL_ADD = 12'b000000000000
        CALIB_BA_ADD = 3'b000
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 5
        nCWL = 5
        tRFC = 110000
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        PD_TAP_REQ = 0
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_DM_PORT = 0
        SIM_BYPASS_INIT_CAL = "OFF"
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <dbg_wr_dqs_tap_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_dq_tap_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_dram_clk_disable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_PSDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_wr_tap_set_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_top.v" line 959: Output port <dq_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_top.v" line 959: Output port <dqs_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_top.v" line 1024: Output port <dbg_rd_data_inv_edge_detect> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_top.v" line 1024: Output port <dbg_dqs_count> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_top.v" line 1024: Output port <dbg_wl_state> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_top.v" line 1024: Output port <wrcal_err> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_top.v" line 1140: Output port <dbg_rd_clkdiv_inv> of the instance <u_phy_rdlvl> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <out_oserdes_wc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <chip_cnt_r1>.
    Found 3-bit register for signal <calib_width>.
    Found 1-bit register for signal <dqs_oe>.
    Found 2-bit register for signal <chip_cnt_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <phy_top> synthesized.

Synthesizing Unit <phy_init>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_init.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        BANK_WIDTH = 3
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_WIDTH = 64
        ROW_WIDTH = 16
        CS_WIDTH = 1
        CKE_WIDTH = 1
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        CALIB_ROW_ADD = 16'b0000000000000000
        CALIB_COL_ADD = 12'b000000000000
        CALIB_BA_ADD = 3'b000
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 5
        nCWL = 5
        tRFC = 110000
        OUTPUT_DRV = "HIGH"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        DDR2_DQSN_ENABLE = "YES"
        nSLOTS = 1
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "0" of property "syn_replicate" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:647 - Input <slot_0_present<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <phy_cke1<0>> equivalent to <phy_cke0<0>> has been removed
    Register <phy_ras_n0> equivalent to <phy_ras_n1> has been removed
    Register <phy_bank1> equivalent to <phy_bank0> has been removed
    Register <phy_cas_n0> equivalent to <phy_cas_n1> has been removed
    Register <phy_address1> equivalent to <phy_address0> has been removed
    Register <phy_we_n0> equivalent to <phy_we_n1> has been removed
    Register <phy_odt1<0>> equivalent to <phy_odt0<0>> has been removed
    Found 1-bit register for signal <init_complete_r1>.
    Found 1-bit register for signal <init_complete_r2>.
    Found 1-bit register for signal <dfi_init_complete>.
    Found 16-bit register for signal <rdlvl_start_dly0_r>.
    Found 16-bit register for signal <rdlvl_start_dly1_r>.
    Found 16-bit register for signal <rdlvl_start_dly_clkdiv_r>.
    Found 16-bit register for signal <pd_cal_start_dly_r>.
    Found 16-bit register for signal <prech_done_dly_r>.
    Found 1-bit register for signal <prech_done>.
    Found 1-bit register for signal <rdlvl_start<1>>.
    Found 1-bit register for signal <rdlvl_start<0>>.
    Found 1-bit register for signal <rdlvl_clkdiv_start>.
    Found 1-bit register for signal <pd_cal_start>.
    Found 5-bit register for signal <enable_wrlvl_cnt>.
    Found 1-bit register for signal <wrlvl_active>.
    Found 1-bit register for signal <wrlvl_odt>.
    Found 1-bit register for signal <wrlvl_done_r>.
    Found 1-bit register for signal <wrlvl_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r2>.
    Found 1-bit register for signal <wrlvl_rank_done_r3>.
    Found 1-bit register for signal <prech_req_r>.
    Found 1-bit register for signal <prech_req_posedge_r>.
    Found 1-bit register for signal <prech_pending_r>.
    Found 7-bit register for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_cmd_done_r>.
    Found 10-bit register for signal <cnt_pwron_ce_r>.
    Found 1-bit register for signal <pwron_ce_r>.
    Found 9-bit register for signal <cnt_pwron_r>.
    Found 1-bit register for signal <cnt_pwron_reset_done_r>.
    Found 1-bit register for signal <cnt_pwron_cke_done_r>.
    Found 1-bit register for signal <phy_reset_n>.
    Found 1-bit register for signal <phy_cke0>.
    Found 8-bit register for signal <cnt_txpr_r>.
    Found 1-bit register for signal <cnt_txpr_done_r>.
    Found 8-bit register for signal <cnt_dllk_zqinit_r>.
    Found 1-bit register for signal <cnt_dllk_zqinit_done_r>.
    Found 2-bit register for signal <cnt_init_mr_r>.
    Found 1-bit register for signal <cnt_init_mr_done_r>.
    Found 1-bit register for signal <ddr2_pre_flag_r>.
    Found 1-bit register for signal <ddr2_refresh_flag_r>.
    Found 2-bit register for signal <cnt_init_af_r>.
    Found 1-bit register for signal <cnt_init_af_done_r>.
    Found 3-bit register for signal <reg_ctrl_cnt_r>.
    Found 6-bit register for signal <init_state_r>.
    Found 6-bit register for signal <init_state_r1>.
    Found 1-bit register for signal <mem_init_done_r>.
    Found 1-bit register for signal <mem_init_done_r1>.
    Found 1-bit register for signal <ddr3_lm_done_r>.
    Found 2-bit register for signal <chip_cnt_r>.
    Found 2-bit register for signal <auto_cnt_r>.
    Found 1-bit register for signal <phy_cs_n0>.
    Found 1-bit register for signal <phy_cs_n1>.
    Found 2-bit register for signal <burst_addr_r>.
    Found 1-bit register for signal <new_burst_r>.
    Found 1-bit register for signal <phy_wrdata_en>.
    Found 1-bit register for signal <phy_ioconfig_en>.
    Found 1-bit register for signal <phy_ioconfig>.
    Found 1-bit register for signal <phy_rddata_en>.
    Found 4-bit register for signal <cnt_init_data_r>.
    Found 256-bit register for signal <phy_wrdata>.
    Found 1-bit register for signal <phy_ras_n1>.
    Found 1-bit register for signal <phy_cas_n1>.
    Found 1-bit register for signal <phy_we_n1>.
    Found 1-bit register for signal <mr1_r<0><0>>.
    Found 1-bit register for signal <phy_tmp_cs1_r>.
    Found 1-bit register for signal <phy_odt0>.
    Found 3-bit register for signal <phy_bank0>.
    Found 16-bit register for signal <phy_address0>.
    Found 1-bit register for signal <init_complete_r>.
INFO:Xst:1799 - State 011110 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100101 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100111 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011101 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_0> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 42                                             |
    | Transitions        | 86                                             |
    | Inputs             | 31                                             |
    | Outputs            | 41                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_11_o_GND_11_o_sub_232_OUT> created at line 1575.
    Found 7-bit adder for signal <cnt_cmd_r[6]_GND_11_o_add_52_OUT> created at line 854.
    Found 10-bit adder for signal <cnt_pwron_ce_r[9]_GND_11_o_add_74_OUT> created at line 879.
    Found 9-bit adder for signal <cnt_pwron_r[8]_GND_11_o_add_79_OUT> created at line 888.
    Found 8-bit adder for signal <cnt_txpr_r[7]_GND_11_o_add_88_OUT> created at line 935.
    Found 8-bit adder for signal <cnt_dllk_zqinit_r[7]_GND_11_o_add_101_OUT> created at line 973.
    Found 2-bit adder for signal <cnt_init_mr_r[1]_GND_11_o_add_113_OUT> created at line 1001.
    Found 2-bit adder for signal <cnt_init_af_r[1]_GND_11_o_add_129_OUT> created at line 1052.
    Found 3-bit adder for signal <reg_ctrl_cnt_r[2]_GND_11_o_add_137_OUT> created at line 1065.
    Found 2-bit adder for signal <chip_cnt_r[1]_GND_11_o_add_233_OUT> created at line 1576.
    Found 2-bit adder for signal <auto_cnt_r[1]_GND_11_o_add_243_OUT> created at line 1588.
    Found 2-bit adder for signal <burst_addr_r[1]_GND_11_o_add_277_OUT> created at line 1672.
    Found 4-bit adder for signal <cnt_init_data_r[3]_GND_11_o_add_289_OUT> created at line 1750.
    Found 5-bit subtractor for signal <GND_11_o_GND_11_o_sub_36_OUT<4:0>> created at line 764.
    Found 16x256-bit Read Only RAM for signal <cnt_init_data_r[3]_X_9_o_wide_mux_300_OUT>
    Found 4x3-bit Read Only RAM for signal <cnt_init_mr_r[1]_GND_11_o_wide_mux_377_OUT>
    Found 2-bit comparator greater for signal <auto_cnt_r[1]_GND_11_o_LessThan_161_o> created at line 1222
    Found 32-bit comparator not equal for signal <n0282> created at line 1575
    Found 2-bit comparator greater for signal <n0299> created at line 1612
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr2_r<3><7:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><1:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><2:2>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><2:10>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt0_r<0><0:0>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt1_r<0><0:0>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<0><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<0><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<0><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<1><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<2><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<3><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<0><1><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<1><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<2><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<3><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    Summary:
	inferred   2 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 471 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_init> synthesized.

Synthesizing Unit <phy_control_io>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_control_io.v".
        TCQ = 100
        BANK_WIDTH = 3
        RANK_WIDTH = 1
        nCS_PER_RANK = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        ROW_WIDTH = 16
        WRLVL = "ON"
        nCWL = 5
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        REFCLK_FREQ = 200.000000
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        DDR2_EARLY_CS = 1'b0
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_keep = 1" for signal <oce_hack_r5>.
    Found 4-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <rst_r>.
    WARNING:Xst:2404 -  FFs/Latches <parity0<0:0>> (without init value) have a constant value of 0 in block <phy_control_io>.
    WARNING:Xst:2404 -  FFs/Latches <parity1<0:0>> (without init value) have a constant value of 0 in block <phy_control_io>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <phy_control_io> synthesized.

Synthesizing Unit <phy_clock_io>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_clock_io.v".
        TCQ = 100
        CK_WIDTH = 2
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200.000000
        IODELAY_GRP = "IODELAY_MIG"
    Summary:
	no macro.
Unit <phy_clock_io> synthesized.

Synthesizing Unit <phy_ck_iob>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_ck_iob.v".
        TCQ = 100
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200.000000
        IODELAY_GRP = "IODELAY_MIG"
    Summary:
	no macro.
Unit <phy_ck_iob> synthesized.

Synthesizing Unit <phy_data_io>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        DRAM_WIDTH = 8
        DM_WIDTH = 8
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        nCWL = 5
        WRLVL = "ON"
        REFCLK_FREQ = 200.000000
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_DM_PORT = 0
    Set property "syn_maxfan = 1" for signal <rst_r>.
    Set property "MAX_FANOUT = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[0].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[1].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[2].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[3].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[4].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[4].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[4].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[4].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[5].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[5].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[5].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[5].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[6].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[6].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[6].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[6].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[7].rst_dqs_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[7].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[7].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[7].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[0].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[0].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[0].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[0].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[1].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[1].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[1].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[1].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[2].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[2].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[2].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[2].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[3].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[3].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[3].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[3].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[4].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[4].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[4].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[4].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[5].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[5].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[5].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[5].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[6].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[6].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[6].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[6].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[7].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[7].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[7].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[7].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[8].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[8].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[8].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[8].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[9].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[9].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[9].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[9].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[10].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[10].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[10].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[10].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[11].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[11].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[11].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[11].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[12].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[12].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[12].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[12].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[13].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[13].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[13].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[13].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[14].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[14].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[14].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[14].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[15].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[15].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[15].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[15].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[16].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[16].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[16].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[16].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[17].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[17].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[17].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[17].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[18].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[18].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[18].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[18].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[19].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[19].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[19].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[19].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[20].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[20].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[20].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[20].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[21].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[21].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[21].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[21].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[22].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[22].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[22].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[22].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[23].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[23].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[23].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[23].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[24].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[24].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[24].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[24].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[25].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[25].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[25].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[25].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[26].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[26].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[26].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[26].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[27].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[27].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[27].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[27].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[28].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[28].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[28].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[28].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[29].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[29].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[29].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[29].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[30].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[30].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[30].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[30].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[31].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[31].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[31].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[31].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[32].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[32].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[32].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[32].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[33].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[33].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[33].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[33].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[34].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[34].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[34].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[34].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[35].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[35].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[35].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[35].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[36].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[36].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[36].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[36].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[37].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[37].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[37].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[37].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[38].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[38].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[38].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[38].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[39].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[39].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[39].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[39].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[40].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[40].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[40].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[40].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[41].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[41].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[41].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[41].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[42].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[42].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[42].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[42].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[43].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[43].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[43].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[43].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[44].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[44].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[44].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[44].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[45].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[45].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[45].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[45].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[46].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[46].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[46].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[46].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[47].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[47].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[47].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[47].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[48].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[48].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[48].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[48].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[49].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[49].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[49].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[49].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[50].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[50].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[50].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[50].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[51].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[51].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[51].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[51].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[52].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[52].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[52].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[52].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[53].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[53].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[53].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[53].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[54].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[54].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[54].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[54].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[55].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[55].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[55].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[55].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[56].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[56].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[56].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[56].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[57].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[57].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[57].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[57].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[58].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[58].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[58].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[58].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[59].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[59].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[59].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[59].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[60].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[60].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[60].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[60].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[61].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[61].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[61].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[61].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[62].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[62].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[62].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[62].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[63].rst_dq_r>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[63].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[63].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[63].rst_dq_r>.
WARNING:Xst:647 - Input <clk_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dm_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mask_data_rise0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mask_data_fall0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mask_data_rise1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mask_data_fall1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[1].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[2].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[3].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[4].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[5].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[6].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[7].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[9].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[10].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[11].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[12].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[13].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[14].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[15].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[17].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[18].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[19].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[20].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[21].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[22].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[23].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[25].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[26].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[27].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[28].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[29].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[30].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[31].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[33].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[34].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[35].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[36].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[37].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[38].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[39].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[41].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[42].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[43].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[44].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[45].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[46].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[47].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[49].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[50].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[51].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[52].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[53].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[54].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[55].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[57].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[58].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[59].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[60].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[61].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[62].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[63].u_iob_dq> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <gen_dqs[0].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[1].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[2].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[3].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[4].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[5].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[6].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[7].rst_dqs_r>.
    Found 1-bit register for signal <gen_dq[0].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[1].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[2].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[3].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[4].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[5].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[6].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[7].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[8].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[9].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[10].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[11].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[12].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[13].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[14].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[15].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[16].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[17].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[18].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[19].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[20].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[21].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[22].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[23].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[24].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[25].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[26].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[27].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[28].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[29].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[30].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[31].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[32].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[33].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[34].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[35].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[36].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[37].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[38].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[39].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[40].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[41].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[42].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[43].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[44].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[45].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[46].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[47].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[48].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[49].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[50].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[51].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[52].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[53].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[54].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[55].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[56].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[57].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[58].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[59].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[60].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[61].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[62].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[63].rst_dq_r>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <phy_data_io> synthesized.

Synthesizing Unit <phy_dqs_iob>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_dqs_iob.v".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200.000000
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_iodelay_dqs_p>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <phy_dqs_iob> synthesized.

Synthesizing Unit <rd_bitslip>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\rd_bitslip.v".
        TCQ = 100
    Found 4-bit register for signal <slip_out_r>.
    Found 4-bit register for signal <slip_out_r2>.
    Found 4-bit register for signal <slip_out_r3>.
    Found 4-bit register for signal <qout>.
    Found 1-bit register for signal <din2_r>.
    Found 4-bit 4-to-1 multiplexer for signal <slip_out> created at line 109.
    Found 4-bit 4-to-1 multiplexer for signal <clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT> created at line 133.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rd_bitslip> synthesized.

Synthesizing Unit <phy_dq_iob>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_dq_iob.v".
        TCQ = 100
        nCWL = 5
        DRAM_TYPE = "DDR3"
        WRLVL = "ON"
        REFCLK_FREQ = 200.000000
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_iodelay_dq>.
    Found 1-bit register for signal <wr_data_fall0_r1>.
    Found 1-bit register for signal <wr_data_rise1_r1>.
    Found 1-bit register for signal <wr_data_fall1_r1>.
    Found 1-bit register for signal <wr_data_rise0_r2>.
    Found 1-bit register for signal <wr_data_fall0_r2>.
    Found 1-bit register for signal <wr_data_rise1_r2>.
    Found 1-bit register for signal <wr_data_fall1_r2>.
    Found 1-bit register for signal <wr_data_rise1_r3>.
    Found 1-bit register for signal <wr_data_fall1_r3>.
    Found 1-bit register for signal <ocb_d1>.
    Found 1-bit register for signal <ocb_d2>.
    Found 1-bit register for signal <ocb_d3>.
    Found 1-bit register for signal <ocb_d4>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 1-bit register for signal <wr_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_fall1_r3_Mux_3_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_rise0_r2_Mux_4_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o> created at line 274.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <phy_dq_iob> synthesized.

Synthesizing Unit <phy_dly_ctrl>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_dly_ctrl.v".
        TCQ = 100
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        RANK_WIDTH = 1
        nCWL = 5
        REG_CTRL = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        DRAM_TYPE = "DDR3"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <clk_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdlvl_done<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_cal_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mux_rd_wr_last_r>.
    Found 1-bit register for signal <rd_wr_r>.
    Found 1-bit register for signal <rd_wr_rsync_r<0>>.
    Found 1-bit register for signal <rd_wr_rsync_r<1>>.
    Found 8-bit register for signal <dlyce_cpt_mux>.
    Found 8-bit register for signal <dlyinc_cpt_mux>.
    Found 4-bit register for signal <dlyce_rsync_mux>.
    Found 4-bit register for signal <dlyinc_rsync_mux>.
    Found 1-bit register for signal <dlyval_dqs<4>>.
    Found 1-bit register for signal <dlyval_dqs<3>>.
    Found 1-bit register for signal <dlyval_dqs<2>>.
    Found 1-bit register for signal <dlyval_dqs<1>>.
    Found 1-bit register for signal <dlyval_dqs<0>>.
    Found 1-bit register for signal <dlyval_dq<4>>.
    Found 1-bit register for signal <dlyval_dq<3>>.
    Found 1-bit register for signal <dlyval_dq<2>>.
    Found 1-bit register for signal <dlyval_dq<1>>.
    Found 1-bit register for signal <dlyval_dq<0>>.
    Found 1-bit register for signal <dlyval_dqs<9>>.
    Found 1-bit register for signal <dlyval_dqs<8>>.
    Found 1-bit register for signal <dlyval_dqs<7>>.
    Found 1-bit register for signal <dlyval_dqs<6>>.
    Found 1-bit register for signal <dlyval_dqs<5>>.
    Found 1-bit register for signal <dlyval_dq<9>>.
    Found 1-bit register for signal <dlyval_dq<8>>.
    Found 1-bit register for signal <dlyval_dq<7>>.
    Found 1-bit register for signal <dlyval_dq<6>>.
    Found 1-bit register for signal <dlyval_dq<5>>.
    Found 1-bit register for signal <dlyval_dqs<14>>.
    Found 1-bit register for signal <dlyval_dqs<13>>.
    Found 1-bit register for signal <dlyval_dqs<12>>.
    Found 1-bit register for signal <dlyval_dqs<11>>.
    Found 1-bit register for signal <dlyval_dqs<10>>.
    Found 1-bit register for signal <dlyval_dq<14>>.
    Found 1-bit register for signal <dlyval_dq<13>>.
    Found 1-bit register for signal <dlyval_dq<12>>.
    Found 1-bit register for signal <dlyval_dq<11>>.
    Found 1-bit register for signal <dlyval_dq<10>>.
    Found 1-bit register for signal <dlyval_dqs<19>>.
    Found 1-bit register for signal <dlyval_dqs<18>>.
    Found 1-bit register for signal <dlyval_dqs<17>>.
    Found 1-bit register for signal <dlyval_dqs<16>>.
    Found 1-bit register for signal <dlyval_dqs<15>>.
    Found 1-bit register for signal <dlyval_dq<19>>.
    Found 1-bit register for signal <dlyval_dq<18>>.
    Found 1-bit register for signal <dlyval_dq<17>>.
    Found 1-bit register for signal <dlyval_dq<16>>.
    Found 1-bit register for signal <dlyval_dq<15>>.
    Found 1-bit register for signal <dlyval_dqs<24>>.
    Found 1-bit register for signal <dlyval_dqs<23>>.
    Found 1-bit register for signal <dlyval_dqs<22>>.
    Found 1-bit register for signal <dlyval_dqs<21>>.
    Found 1-bit register for signal <dlyval_dqs<20>>.
    Found 1-bit register for signal <dlyval_dq<24>>.
    Found 1-bit register for signal <dlyval_dq<23>>.
    Found 1-bit register for signal <dlyval_dq<22>>.
    Found 1-bit register for signal <dlyval_dq<21>>.
    Found 1-bit register for signal <dlyval_dq<20>>.
    Found 1-bit register for signal <dlyval_dqs<29>>.
    Found 1-bit register for signal <dlyval_dqs<28>>.
    Found 1-bit register for signal <dlyval_dqs<27>>.
    Found 1-bit register for signal <dlyval_dqs<26>>.
    Found 1-bit register for signal <dlyval_dqs<25>>.
    Found 1-bit register for signal <dlyval_dq<29>>.
    Found 1-bit register for signal <dlyval_dq<28>>.
    Found 1-bit register for signal <dlyval_dq<27>>.
    Found 1-bit register for signal <dlyval_dq<26>>.
    Found 1-bit register for signal <dlyval_dq<25>>.
    Found 1-bit register for signal <dlyval_dqs<34>>.
    Found 1-bit register for signal <dlyval_dqs<33>>.
    Found 1-bit register for signal <dlyval_dqs<32>>.
    Found 1-bit register for signal <dlyval_dqs<31>>.
    Found 1-bit register for signal <dlyval_dqs<30>>.
    Found 1-bit register for signal <dlyval_dq<34>>.
    Found 1-bit register for signal <dlyval_dq<33>>.
    Found 1-bit register for signal <dlyval_dq<32>>.
    Found 1-bit register for signal <dlyval_dq<31>>.
    Found 1-bit register for signal <dlyval_dq<30>>.
    Found 1-bit register for signal <dlyval_dqs<39>>.
    Found 1-bit register for signal <dlyval_dqs<38>>.
    Found 1-bit register for signal <dlyval_dqs<37>>.
    Found 1-bit register for signal <dlyval_dqs<36>>.
    Found 1-bit register for signal <dlyval_dqs<35>>.
    Found 1-bit register for signal <dlyval_dq<39>>.
    Found 1-bit register for signal <dlyval_dq<38>>.
    Found 1-bit register for signal <dlyval_dq<37>>.
    Found 1-bit register for signal <dlyval_dq<36>>.
    Found 1-bit register for signal <dlyval_dq<35>>.
    Summary:
	inferred 108 D-type flip-flop(s).
	inferred 124 Multiplexer(s).
Unit <phy_dly_ctrl> synthesized.

Synthesizing Unit <phy_write>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_write.v".
        TCQ = 100
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        nCWL = 5
        REG_CTRL = "OFF"
        RANK_WIDTH = 1
        CLKPERF_DLY_USED = "OFF"
WARNING:Xst:647 - Input <mc_ioconfig> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <dm_ce_0<7>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<6>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<5>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<4>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<3>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<2>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<1>> equivalent to <dm_ce_0<0>> has been removed
    Found 8-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <wl_sm_start>.
    Found 1-bit register for signal <wrdata_en_r1>.
    Found 1-bit register for signal <wrdata_en_r2>.
    Found 1-bit register for signal <wrdata_en_r3>.
    Found 1-bit register for signal <wrdata_en_r4>.
    Found 1-bit register for signal <wrdata_en_r5>.
    Found 1-bit register for signal <wrdata_en_r6>.
    Found 1-bit register for signal <ocb_d1<0>>.
    Found 1-bit register for signal <ocb_d2<0>>.
    Found 1-bit register for signal <ocb_d3<0>>.
    Found 1-bit register for signal <ocb_d4<0>>.
    Found 1-bit register for signal <ocb_dq1<0>>.
    Found 1-bit register for signal <ocb_dq2<0>>.
    Found 1-bit register for signal <ocb_dq3<0>>.
    Found 1-bit register for signal <ocb_dq4<0>>.
    Found 1-bit register for signal <dm_ce_0<0>>.
    Found 1-bit register for signal <ocb_d1<1>>.
    Found 1-bit register for signal <ocb_d2<1>>.
    Found 1-bit register for signal <ocb_d3<1>>.
    Found 1-bit register for signal <ocb_d4<1>>.
    Found 1-bit register for signal <ocb_dq1<1>>.
    Found 1-bit register for signal <ocb_dq2<1>>.
    Found 1-bit register for signal <ocb_dq3<1>>.
    Found 1-bit register for signal <ocb_dq4<1>>.
    Found 1-bit register for signal <ocb_d1<2>>.
    Found 1-bit register for signal <ocb_d2<2>>.
    Found 1-bit register for signal <ocb_d3<2>>.
    Found 1-bit register for signal <ocb_d4<2>>.
    Found 1-bit register for signal <ocb_dq1<2>>.
    Found 1-bit register for signal <ocb_dq2<2>>.
    Found 1-bit register for signal <ocb_dq3<2>>.
    Found 1-bit register for signal <ocb_dq4<2>>.
    Found 1-bit register for signal <ocb_d1<3>>.
    Found 1-bit register for signal <ocb_d2<3>>.
    Found 1-bit register for signal <ocb_d3<3>>.
    Found 1-bit register for signal <ocb_d4<3>>.
    Found 1-bit register for signal <ocb_dq1<3>>.
    Found 1-bit register for signal <ocb_dq2<3>>.
    Found 1-bit register for signal <ocb_dq3<3>>.
    Found 1-bit register for signal <ocb_dq4<3>>.
    Found 1-bit register for signal <ocb_d1<4>>.
    Found 1-bit register for signal <ocb_d2<4>>.
    Found 1-bit register for signal <ocb_d3<4>>.
    Found 1-bit register for signal <ocb_d4<4>>.
    Found 1-bit register for signal <ocb_dq1<4>>.
    Found 1-bit register for signal <ocb_dq2<4>>.
    Found 1-bit register for signal <ocb_dq3<4>>.
    Found 1-bit register for signal <ocb_dq4<4>>.
    Found 1-bit register for signal <ocb_d1<5>>.
    Found 1-bit register for signal <ocb_d2<5>>.
    Found 1-bit register for signal <ocb_d3<5>>.
    Found 1-bit register for signal <ocb_d4<5>>.
    Found 1-bit register for signal <ocb_dq1<5>>.
    Found 1-bit register for signal <ocb_dq2<5>>.
    Found 1-bit register for signal <ocb_dq3<5>>.
    Found 1-bit register for signal <ocb_dq4<5>>.
    Found 1-bit register for signal <ocb_d1<6>>.
    Found 1-bit register for signal <ocb_d2<6>>.
    Found 1-bit register for signal <ocb_d3<6>>.
    Found 1-bit register for signal <ocb_d4<6>>.
    Found 1-bit register for signal <ocb_dq1<6>>.
    Found 1-bit register for signal <ocb_dq2<6>>.
    Found 1-bit register for signal <ocb_dq3<6>>.
    Found 1-bit register for signal <ocb_dq4<6>>.
    Found 1-bit register for signal <ocb_d1<7>>.
    Found 1-bit register for signal <ocb_d2<7>>.
    Found 1-bit register for signal <ocb_d3<7>>.
    Found 1-bit register for signal <ocb_d4<7>>.
    Found 1-bit register for signal <ocb_dq1<7>>.
    Found 1-bit register for signal <ocb_dq2<7>>.
    Found 1-bit register for signal <ocb_dq3<7>>.
    Found 1-bit register for signal <ocb_dq4<7>>.
    Found 1-bit register for signal <wrlvl_active_r1>.
    Found 1-bit register for signal <wr_level_dqs_asrt_r>.
    Found 2-bit register for signal <dqs_asrt_cnt>.
    Found 1-bit register for signal <wr_lvl_start>.
    Found 20-bit register for signal <wr_level_dqs_stg_r>.
    Found 1-bit register for signal <dqs_rst<3>>.
    Found 1-bit register for signal <dqs_rst<2>>.
    Found 1-bit register for signal <dqs_rst<1>>.
    Found 1-bit register for signal <dqs_rst<0>>.
    Found 1-bit register for signal <dqs_rst<7>>.
    Found 1-bit register for signal <dqs_rst<6>>.
    Found 1-bit register for signal <dqs_rst<5>>.
    Found 1-bit register for signal <dqs_rst<4>>.
    Found 1-bit register for signal <dqs_rst<11>>.
    Found 1-bit register for signal <dqs_rst<10>>.
    Found 1-bit register for signal <dqs_rst<9>>.
    Found 1-bit register for signal <dqs_rst<8>>.
    Found 1-bit register for signal <dqs_rst<15>>.
    Found 1-bit register for signal <dqs_rst<14>>.
    Found 1-bit register for signal <dqs_rst<13>>.
    Found 1-bit register for signal <dqs_rst<12>>.
    Found 1-bit register for signal <dqs_rst<19>>.
    Found 1-bit register for signal <dqs_rst<18>>.
    Found 1-bit register for signal <dqs_rst<17>>.
    Found 1-bit register for signal <dqs_rst<16>>.
    Found 1-bit register for signal <dqs_rst<23>>.
    Found 1-bit register for signal <dqs_rst<22>>.
    Found 1-bit register for signal <dqs_rst<21>>.
    Found 1-bit register for signal <dqs_rst<20>>.
    Found 1-bit register for signal <dqs_rst<27>>.
    Found 1-bit register for signal <dqs_rst<26>>.
    Found 1-bit register for signal <dqs_rst<25>>.
    Found 1-bit register for signal <dqs_rst<24>>.
    Found 1-bit register for signal <dqs_rst<31>>.
    Found 1-bit register for signal <dqs_rst<30>>.
    Found 1-bit register for signal <dqs_rst<29>>.
    Found 1-bit register for signal <dqs_rst<28>>.
    Found 2-bit adder for signal <dqs_asrt_cnt[1]_GND_34_o_add_82_OUT> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 137 D-type flip-flop(s).
	inferred 145 Multiplexer(s).
Unit <phy_write> synthesized.

Synthesizing Unit <phy_wrlvl>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_wrlvl.v".
        TCQ = 100
        DQS_CNT_WIDTH = 3
        DQ_WIDTH = 64
        SHIFT_TBY4_TAP = 8
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        CS_WIDTH = 1
        CAL_WIDTH = "HALF"
        DQS_TAP_CNT_INDEX = 39
        SIM_CAL_OPTION = "NONE"
WARNING:Xst:647 - Input <rdlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 40-bit register for signal <dlyval_wr_dqs_r<0>>.
    Found 16-bit register for signal <wr_calib_dly_r1<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<1>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<2>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<3>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<4>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<5>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<6>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<7>>.
    Found 8-bit register for signal <rd_data_previous_r>.
    Found 8-bit register for signal <rd_data_inv_dqs_previous_r>.
    Found 2-bit register for signal <stable_cnt>.
    Found 2-bit register for signal <inv_stable_cnt>.
    Found 8-bit register for signal <rd_data_inv_edge_detect_r>.
    Found 8-bit register for signal <rd_data_edge_detect_r>.
    Found 40-bit register for signal <n0753[39:0]>.
    Found 1-bit register for signal <wr_level_start_r>.
    Found 8-bit register for signal <inv_dqs_r<0>>.
    Found 40-bit register for signal <wl_dqs_tap_count_r<0>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><4>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><3>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><2>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><1>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><0>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><9>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><8>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><7>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><6>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><5>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><14>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><13>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><12>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><11>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><10>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><19>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><18>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><17>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><16>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><15>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><24>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><23>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><22>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><21>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><20>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><29>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><28>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><27>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><26>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><25>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><34>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><33>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><32>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><31>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><30>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><39>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><38>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><37>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><36>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><35>>.
    Found 40-bit register for signal <n0752[39:0]>.
    Found 1-bit register for signal <wrlvl_err>.
    Found 1-bit register for signal <wr_level_done_r>.
    Found 1-bit register for signal <wrlvl_rank_done_r>.
    Found 1-bit register for signal <inv_dqs_wl<7>>.
    Found 1-bit register for signal <inv_dqs_wl<6>>.
    Found 1-bit register for signal <inv_dqs_wl<5>>.
    Found 1-bit register for signal <inv_dqs_wl<4>>.
    Found 1-bit register for signal <inv_dqs_wl<3>>.
    Found 1-bit register for signal <inv_dqs_wl<2>>.
    Found 1-bit register for signal <inv_dqs_wl<1>>.
    Found 1-bit register for signal <inv_dqs_wl<0>>.
    Found 4-bit register for signal <dqs_count_r>.
    Found 4-bit register for signal <dqs_count_rep1>.
    Found 4-bit register for signal <dqs_count_rep2>.
    Found 1-bit register for signal <dq_cnt_inc>.
    Found 2-bit register for signal <rank_cnt_r>.
    Found 4-bit register for signal <wl_state_r>.
    Found 1-bit register for signal <wl_edge_detect_valid_r>.
    Found 5-bit register for signal <wl_tap_count_r>.
    Found 3-bit register for signal <rdlvl_err_byte_r>.
    Found 1-bit register for signal <rdlvl_error_r>.
    Found 1-bit register for signal <rdlvl_error_r1>.
    Found 1-bit register for signal <rdlvl_resume>.
    Found 1-bit register for signal <rdlvl_resume_r>.
    Found 1-bit register for signal <rdlvl_resume_r1>.
    Found 1-bit register for signal <rdlvl_resume_r2>.
    Found 1-bit register for signal <wrcal_err>.
    Found 16-bit register for signal <wr_calib_dly_r>.
    Found 1-bit register for signal <set_one_flag<0>>.
    Found 1-bit register for signal <set_one_flag<1>>.
    Found 1-bit register for signal <set_one_flag<2>>.
    Found 1-bit register for signal <set_one_flag<3>>.
    Found 1-bit register for signal <set_one_flag<4>>.
    Found 1-bit register for signal <set_one_flag<5>>.
    Found 1-bit register for signal <set_one_flag<6>>.
    Found 1-bit register for signal <set_one_flag<7>>.
    Found 1-bit register for signal <set_two_flag<0>>.
    Found 1-bit register for signal <set_two_flag<1>>.
    Found 1-bit register for signal <set_two_flag<2>>.
    Found 1-bit register for signal <set_two_flag<3>>.
    Found 1-bit register for signal <set_two_flag<4>>.
    Found 1-bit register for signal <set_two_flag<5>>.
    Found 1-bit register for signal <set_two_flag<6>>.
    Found 1-bit register for signal <set_two_flag<7>>.
    Found 8-bit register for signal <inv_dqs_wl_r<0>>.
    Found finite state machine <FSM_1> for signal <wl_state_r>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_36_o_GND_36_o_sub_331_OUT> created at line 541.
    Found 4-bit subtractor for signal <GND_36_o_GND_36_o_sub_368_OUT> created at line 581.
    Found 2-bit adder for signal <stable_cnt[1]_GND_36_o_add_56_OUT> created at line 284.
    Found 2-bit adder for signal <inv_stable_cnt[1]_GND_36_o_add_74_OUT> created at line 298.
    Found 5-bit adder for signal <wl_tap_count_r[4]_GND_36_o_add_282_OUT> created at line 492.
    Found 4-bit adder for signal <dqs_count_r[3]_GND_36_o_add_360_OUT> created at line 566.
    Found 4-bit adder for signal <dqs_count_rep1[3]_GND_36_o_add_361_OUT> created at line 567.
    Found 4-bit adder for signal <dqs_count_rep2[3]_GND_36_o_add_362_OUT> created at line 568.
    Found 2-bit adder for signal <rank_cnt_r[1]_GND_36_o_add_369_OUT> created at line 586.
    Found 5-bit adder for signal <n1015> created at line 641.
    Found 3x4-bit multiplier for signal <n0800> created at line 408.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep2[2]_PWR_36_o_equal_358_o> created at line 264.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_previous_r[7]_Mux_57_o> created at line 285.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_rise_wl_r[7]_Mux_58_o> created at line 285.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_inv_dqs_previous_r[7]_Mux_75_o> created at line 299.
    Found 5-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT> created at line 341.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_rd_data_edge_detect_r[7]_Mux_286_o> created at line 512.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_rd_data_inv_edge_detect_r[7]_Mux_314_o> created at line 529.
    Found 1-bit 16-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_PWR_36_o_equal_415_o> created at line 640.
    Found 1-bit 16-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_PWR_36_o_equal_418_o> created at line 641.
    Found 1-bit 8-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_set_two_flag[7]_Mux_422_o> created at line 665.
    Found 1-bit 8-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_set_one_flag[7]_Mux_427_o> created at line 668.
    Found 2-bit comparator lessequal for signal <n0014> created at line 230
    Found 5-bit comparator greater for signal <GND_36_o_wl_tap_count_r[4]_LessThan_51_o> created at line 280
    Found 1-bit comparator equal for signal <dqs_count_rep1[2]_dqs_count_rep1[2]_equal_55_o> created at line 282
    Found 2-bit comparator greater for signal <stable_cnt[1]_PWR_36_o_LessThan_56_o> created at line 283
    Found 1-bit comparator equal for signal <dqs_count_rep1[2]_dqs_count_rep1[2]_equal_73_o> created at line 295
    Found 2-bit comparator greater for signal <inv_stable_cnt[1]_PWR_36_o_LessThan_74_o> created at line 297
    Found 4-bit comparator lessequal for signal <n0101> created at line 341
    Found 2-bit comparator lessequal for signal <n0133> created at line 341
    Found 5-bit comparator greater for signal <n0336> created at line 530
    Found 5-bit comparator greater for signal <PWR_36_o_wl_tap_count_r[4]_LessThan_343_o> created at line 543
    Found 4-bit comparator lessequal for signal <n0383> created at line 549
    Found 32-bit comparator equal for signal <GND_36_o_GND_36_o_equal_369_o> created at line 581
    Found 5-bit comparator lessequal for signal <n0569> created at line 673
    Summary:
	inferred   1 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred 351 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred 163 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_wrlvl> synthesized.

Synthesizing Unit <phy_read>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_read.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200.000000
        DQS_WIDTH = 8
        DQ_WIDTH = 64
        DRAM_WIDTH = 8
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
    Summary:
	no macro.
Unit <phy_read> synthesized.

Synthesizing Unit <phy_rdclk_gen>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdclk_gen.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200.000000
        DQS_WIDTH = 8
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[0].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[1].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[2].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[3].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[4].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[5].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[6].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[7].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_loop_col0.u_odelay_rsync>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_loop_col1.u_odelay_rsync>.
    Set property "shreg_extract = no" for signal <dlyrst_cpt_r>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_cpt_r>.
    Set property "shreg_extract = no" for signal <dlyrst_rsync_r<3:2>>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_rsync_r<3:2>>.
    Set property "shreg_extract = no" for signal <dlyrst_rsync_r<1:0>>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_rsync_r<1:0>>.
    Set property "shreg_extract = no" for signal <rst_oserdes_cpt_r>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_cpt_r>.
    Set property "shreg_extract = no" for signal <rst_oserdes_rsync_r<3:2>>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_rsync_r<3:2>>.
    Set property "shreg_extract = no" for signal <rst_oserdes_rsync_r<1:0>>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_rsync_r<1:0>>.
WARNING:Xst:647 - Input <dlyce_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dlyinc_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_rsync_tap_cnt<19:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ocbextend_rsync<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rsync_bufr<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <en_clk_off_cnt_r>.
    Found 4-bit register for signal <en_clk_on_cnt_r>.
    Found 8-bit register for signal <en_clk_cpt_even_r>.
    Found 8-bit register for signal <en_clk_cpt_odd_r>.
    Found 2-bit register for signal <en_clk_rsync_even_r<1:0>>.
    Found 2-bit register for signal <en_clk_rsync_odd_r<1:0>>.
    Found 4-bit register for signal <rst_off_cnt_r>.
    Found 1-bit register for signal <rst_rsync_pre_r>.
    Found 3-bit register for signal <reset_state_r>.
    Found 4-bit register for signal <wc_oserdes_cnt_r>.
    Found 1-bit register for signal <wc_oserdes_r>.
    Found 8-bit register for signal <dlyrst_cpt_r>.
    Found 2-bit register for signal <dlyrst_rsync_r<1:0>>.
    Found 8-bit register for signal <rst_oserdes_cpt_r>.
    Found 2-bit register for signal <rst_oserdes_rsync_r<1:0>>.
    Found 4-bit register for signal <rst_rsync>.
    Found 8-bit register for signal <ocbextend_cpt_r>.
    Found 9-bit register for signal <rst_oserdes_sync_r>.
    Found 2-bit register for signal <ocbextend_rsync_r>.
    Found finite state machine <FSM_2> for signal <reset_state_r>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 27                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_oserdes (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <wc_oserdes_cnt_r[3]_GND_39_o_add_4_OUT> created at line 310.
    Found 4-bit adder for signal <en_clk_on_cnt_r[3]_GND_39_o_add_7_OUT> created at line 324.
    Found 4-bit adder for signal <en_clk_off_cnt_r[3]_GND_39_o_add_10_OUT> created at line 331.
    Found 4-bit adder for signal <rst_off_cnt_r[3]_GND_39_o_add_13_OUT> created at line 339.
    WARNING:Xst:2404 -  FFs/Latches <ocbextend_rsync_r<3:2>> (without init value) have a constant value of 0 in block <phy_rdclk_gen>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_rdclk_gen> synthesized.

Synthesizing Unit <phy_rdctrl_sync>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdctrl_sync.v".
        TCQ = 100
    Found 1-bit register for signal <rdpath_rdy_dly_r<9>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<7>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<5>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<3>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<1>>.
    Found 1-bit register for signal <dfi_rddata_valid_even>.
    Found 1-bit register for signal <dfi_rddata_valid_odd>.
    Found 1-bit register for signal <dfi_rddata_valid_phy>.
    Found 1-bit register for signal <rdpath_rdy>.
    Found 1-bit register for signal <dfi_rddata_valid>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <phy_rdctrl_sync> synthesized.

Synthesizing Unit <phy_rddata_sync>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rddata_sync.v".
        TCQ = 100
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
WARNING:Xst:647 - Input <clk_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <dfi_rd_dqs>.
    Found 256-bit register for signal <dfi_rddata>.
    Summary:
	inferred 288 D-type flip-flop(s).
Unit <phy_rddata_sync> synthesized.

Synthesizing Unit <circ_buffer_1>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\circ_buffer.v".
        TCQ = 100
        BUF_DEPTH = 6
        DATA_WIDTH = 108
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_49_o_add_1_OUT> created at line 143.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_49_o_add_7_OUT> created at line 170.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <circ_buffer_1> synthesized.

Synthesizing Unit <circ_buffer_2>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\circ_buffer.v".
        TCQ = 100
        BUF_DEPTH = 6
        DATA_WIDTH = 180
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_52_o_add_1_OUT> created at line 143.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_52_o_add_7_OUT> created at line 170.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <circ_buffer_2> synthesized.

Synthesizing Unit <phy_rdlvl>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_rdlvl.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200.000000
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        DRAM_TYPE = "DDR3"
        PD_TAP_REQ = 0
        nCL = 5
        SIM_CAL_OPTION = "NONE"
        REG_CTRL = "OFF"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <dbg_sel_idel_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_rsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <rd_active_dly> equivalent to <dbg_rd_active_dly> has been removed
    Register <dlyval_dqs> equivalent to <dlyval_dq> has been removed
    Register <rd_clkdly_cnt> equivalent to <dbg_rd_clkdly_cnt> has been removed
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><0>>.
    Found 5-bit register for signal <dbg_rd_active_dly>.
    Found 16-bit register for signal <dbg_rd_clkdly_cnt>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<1>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<0>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<4>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<3>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<7>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<6>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<10>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<9>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<13>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<12>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<16>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<15>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<19>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<18>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<22>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<21>>.
    Found 3-bit register for signal <rd_mux_sel_r>.
    Found 1-bit register for signal <mux_rd_rise0_r<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r<7>>.
    Found 8-bit register for signal <dlyce_cpt>.
    Found 1-bit register for signal <dlyinc_cpt>.
    Found 4-bit register for signal <dlyce_rsync>.
    Found 1-bit register for signal <dlyinc_rsync>.
    Found 1-bit register for signal <dlyval_dq_reg_r<39>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<38>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<37>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<36>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<35>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<34>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<33>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<32>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<31>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<30>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<29>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<28>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<27>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<26>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<25>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<24>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<23>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<22>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<21>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<20>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<19>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<18>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<17>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<16>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<15>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<14>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<13>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<12>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<11>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<10>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<9>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<8>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<7>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<6>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<5>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0>>.
    Found 40-bit register for signal <dlyval_dq>.
    Found 4-bit register for signal <cnt_pipe_wait_r>.
    Found 1-bit register for signal <rdlvl_prech_req>.
    Found 1-bit register for signal <sr_rise0_r<0><1>>.
    Found 1-bit register for signal <sr_rise0_r<0><0>>.
    Found 1-bit register for signal <sr_fall0_r<0><1>>.
    Found 1-bit register for signal <sr_fall0_r<0><0>>.
    Found 1-bit register for signal <sr_rise1_r<0><1>>.
    Found 1-bit register for signal <sr_rise1_r<0><0>>.
    Found 1-bit register for signal <sr_fall1_r<0><1>>.
    Found 1-bit register for signal <sr_fall1_r<0><0>>.
    Found 1-bit register for signal <sr_rise0_r<1><1>>.
    Found 1-bit register for signal <sr_rise0_r<1><0>>.
    Found 1-bit register for signal <sr_fall0_r<1><1>>.
    Found 1-bit register for signal <sr_fall0_r<1><0>>.
    Found 1-bit register for signal <sr_rise1_r<1><1>>.
    Found 1-bit register for signal <sr_rise1_r<1><0>>.
    Found 1-bit register for signal <sr_fall1_r<1><1>>.
    Found 1-bit register for signal <sr_fall1_r<1><0>>.
    Found 1-bit register for signal <sr_rise0_r<2><1>>.
    Found 1-bit register for signal <sr_rise0_r<2><0>>.
    Found 1-bit register for signal <sr_fall0_r<2><1>>.
    Found 1-bit register for signal <sr_fall0_r<2><0>>.
    Found 1-bit register for signal <sr_rise1_r<2><1>>.
    Found 1-bit register for signal <sr_rise1_r<2><0>>.
    Found 1-bit register for signal <sr_fall1_r<2><1>>.
    Found 1-bit register for signal <sr_fall1_r<2><0>>.
    Found 1-bit register for signal <sr_rise0_r<3><1>>.
    Found 1-bit register for signal <sr_rise0_r<3><0>>.
    Found 1-bit register for signal <sr_fall0_r<3><1>>.
    Found 1-bit register for signal <sr_fall0_r<3><0>>.
    Found 1-bit register for signal <sr_rise1_r<3><1>>.
    Found 1-bit register for signal <sr_rise1_r<3><0>>.
    Found 1-bit register for signal <sr_fall1_r<3><1>>.
    Found 1-bit register for signal <sr_fall1_r<3><0>>.
    Found 1-bit register for signal <sr_rise0_r<4><1>>.
    Found 1-bit register for signal <sr_rise0_r<4><0>>.
    Found 1-bit register for signal <sr_fall0_r<4><1>>.
    Found 1-bit register for signal <sr_fall0_r<4><0>>.
    Found 1-bit register for signal <sr_rise1_r<4><1>>.
    Found 1-bit register for signal <sr_rise1_r<4><0>>.
    Found 1-bit register for signal <sr_fall1_r<4><1>>.
    Found 1-bit register for signal <sr_fall1_r<4><0>>.
    Found 1-bit register for signal <sr_rise0_r<5><1>>.
    Found 1-bit register for signal <sr_rise0_r<5><0>>.
    Found 1-bit register for signal <sr_fall0_r<5><1>>.
    Found 1-bit register for signal <sr_fall0_r<5><0>>.
    Found 1-bit register for signal <sr_rise1_r<5><1>>.
    Found 1-bit register for signal <sr_rise1_r<5><0>>.
    Found 1-bit register for signal <sr_fall1_r<5><1>>.
    Found 1-bit register for signal <sr_fall1_r<5><0>>.
    Found 1-bit register for signal <sr_rise0_r<6><1>>.
    Found 1-bit register for signal <sr_rise0_r<6><0>>.
    Found 1-bit register for signal <sr_fall0_r<6><1>>.
    Found 1-bit register for signal <sr_fall0_r<6><0>>.
    Found 1-bit register for signal <sr_rise1_r<6><1>>.
    Found 1-bit register for signal <sr_rise1_r<6><0>>.
    Found 1-bit register for signal <sr_fall1_r<6><1>>.
    Found 1-bit register for signal <sr_fall1_r<6><0>>.
    Found 1-bit register for signal <sr_rise0_r<7><1>>.
    Found 1-bit register for signal <sr_rise0_r<7><0>>.
    Found 1-bit register for signal <sr_fall0_r<7><1>>.
    Found 1-bit register for signal <sr_fall0_r<7><0>>.
    Found 1-bit register for signal <sr_rise1_r<7><1>>.
    Found 1-bit register for signal <sr_rise1_r<7><0>>.
    Found 1-bit register for signal <sr_fall1_r<7><1>>.
    Found 1-bit register for signal <sr_fall1_r<7><0>>.
    Found 4-bit register for signal <cnt_shift_r>.
    Found 1-bit register for signal <sr_valid_r>.
    Found 1-bit register for signal <store_sr_done_r>.
    Found 1-bit register for signal <store_sr_r>.
    Found 1-bit register for signal <sr_match_valid_r>.
    Found 1-bit register for signal <sr_match_valid_r1>.
    Found 1-bit register for signal <old_sr_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r1>.
    Found 1-bit register for signal <prev_sr_rise0_r<0><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<0><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<0><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<0><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<0><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<0><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<0><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<0><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<0><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<0><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<1><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<1><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<1><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<1><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<1><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<1><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<1><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<1><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<2><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<2><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<2><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<2><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<2><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<2><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<2><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<2><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<3><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<3><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<3><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<3><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<3><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<3><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<3><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<3><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<4><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<4><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<4><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<4><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<4><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<4><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<4><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<4><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<5><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<5><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<5><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<5><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<5><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<5><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<5><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<5><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<6><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<6><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<6><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<6><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<6><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<6><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<6><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<6><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<7><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<7><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<7><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<7><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<7><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<7><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<7><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<7><0>>.
    Found 1-bit register for signal <sr_match_rise0_r<0>>.
    Found 1-bit register for signal <sr_match_fall0_r<0>>.
    Found 1-bit register for signal <sr_match_rise1_r<0>>.
    Found 1-bit register for signal <sr_match_fall1_r<0>>.
    Found 1-bit register for signal <prev_match_rise0_r<0>>.
    Found 1-bit register for signal <prev_match_fall0_r<0>>.
    Found 1-bit register for signal <prev_match_rise1_r<0>>.
    Found 1-bit register for signal <prev_match_fall1_r<0>>.
    Found 1-bit register for signal <sr_match_rise0_r<1>>.
    Found 1-bit register for signal <sr_match_fall0_r<1>>.
    Found 1-bit register for signal <sr_match_rise1_r<1>>.
    Found 1-bit register for signal <sr_match_fall1_r<1>>.
    Found 1-bit register for signal <prev_match_rise0_r<1>>.
    Found 1-bit register for signal <prev_match_fall0_r<1>>.
    Found 1-bit register for signal <prev_match_rise1_r<1>>.
    Found 1-bit register for signal <prev_match_fall1_r<1>>.
    Found 1-bit register for signal <sr_match_rise0_r<2>>.
    Found 1-bit register for signal <sr_match_fall0_r<2>>.
    Found 1-bit register for signal <sr_match_rise1_r<2>>.
    Found 1-bit register for signal <sr_match_fall1_r<2>>.
    Found 1-bit register for signal <prev_match_rise0_r<2>>.
    Found 1-bit register for signal <prev_match_fall0_r<2>>.
    Found 1-bit register for signal <prev_match_rise1_r<2>>.
    Found 1-bit register for signal <prev_match_fall1_r<2>>.
    Found 1-bit register for signal <sr_match_rise0_r<3>>.
    Found 1-bit register for signal <sr_match_fall0_r<3>>.
    Found 1-bit register for signal <sr_match_rise1_r<3>>.
    Found 1-bit register for signal <sr_match_fall1_r<3>>.
    Found 1-bit register for signal <prev_match_rise0_r<3>>.
    Found 1-bit register for signal <prev_match_fall0_r<3>>.
    Found 1-bit register for signal <prev_match_rise1_r<3>>.
    Found 1-bit register for signal <prev_match_fall1_r<3>>.
    Found 1-bit register for signal <sr_match_rise0_r<4>>.
    Found 1-bit register for signal <sr_match_fall0_r<4>>.
    Found 1-bit register for signal <sr_match_rise1_r<4>>.
    Found 1-bit register for signal <sr_match_fall1_r<4>>.
    Found 1-bit register for signal <prev_match_rise0_r<4>>.
    Found 1-bit register for signal <prev_match_fall0_r<4>>.
    Found 1-bit register for signal <prev_match_rise1_r<4>>.
    Found 1-bit register for signal <prev_match_fall1_r<4>>.
    Found 1-bit register for signal <sr_match_rise0_r<5>>.
    Found 1-bit register for signal <sr_match_fall0_r<5>>.
    Found 1-bit register for signal <sr_match_rise1_r<5>>.
    Found 1-bit register for signal <sr_match_fall1_r<5>>.
    Found 1-bit register for signal <prev_match_rise0_r<5>>.
    Found 1-bit register for signal <prev_match_fall0_r<5>>.
    Found 1-bit register for signal <prev_match_rise1_r<5>>.
    Found 1-bit register for signal <prev_match_fall1_r<5>>.
    Found 1-bit register for signal <sr_match_rise0_r<6>>.
    Found 1-bit register for signal <sr_match_fall0_r<6>>.
    Found 1-bit register for signal <sr_match_rise1_r<6>>.
    Found 1-bit register for signal <sr_match_fall1_r<6>>.
    Found 1-bit register for signal <prev_match_rise0_r<6>>.
    Found 1-bit register for signal <prev_match_fall0_r<6>>.
    Found 1-bit register for signal <prev_match_rise1_r<6>>.
    Found 1-bit register for signal <prev_match_fall1_r<6>>.
    Found 1-bit register for signal <sr_match_rise0_r<7>>.
    Found 1-bit register for signal <sr_match_fall0_r<7>>.
    Found 1-bit register for signal <sr_match_rise1_r<7>>.
    Found 1-bit register for signal <sr_match_fall1_r<7>>.
    Found 1-bit register for signal <prev_match_rise0_r<7>>.
    Found 1-bit register for signal <prev_match_fall0_r<7>>.
    Found 1-bit register for signal <prev_match_rise1_r<7>>.
    Found 1-bit register for signal <prev_match_fall1_r<7>>.
    Found 1-bit register for signal <sr_match_rise0_and_r>.
    Found 1-bit register for signal <sr_match_fall0_and_r>.
    Found 1-bit register for signal <sr_match_rise1_and_r>.
    Found 1-bit register for signal <sr_match_fall1_and_r>.
    Found 1-bit register for signal <prev_match_rise0_and_r>.
    Found 1-bit register for signal <prev_match_fall0_and_r>.
    Found 1-bit register for signal <prev_match_rise1_and_r>.
    Found 1-bit register for signal <prev_match_fall1_and_r>.
    Found 1-bit register for signal <found_edge_r>.
    Found 1-bit register for signal <found_edge_valid_r>.
    Found 1-bit register for signal <prev_found_edge_r>.
    Found 12-bit register for signal <detect_edge_cnt0_r>.
    Found 1-bit register for signal <detect_edge_cnt1_en_r>.
    Found 12-bit register for signal <detect_edge_cnt1_r>.
    Found 1-bit register for signal <detect_edge_done_r>.
    Found 3-bit register for signal <cnt_eye_size_r>.
    Found 1-bit register for signal <found_stable_eye_r>.
    Found 1-bit register for signal <last_tap_jitter_r>.
    Found 1-bit register for signal <found_edge_latched_r>.
    Found 1-bit register for signal <found_jitter_latched_r>.
    Found 5-bit register for signal <idel_tap_cnt_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_dq_r>.
    Found 3-bit register for signal <cal1_cnt_cpt_r>.
    Found 1-bit register for signal <cal1_dlyce_cpt_r>.
    Found 1-bit register for signal <cal1_dlyinc_cpt_r>.
    Found 5-bit register for signal <cal1_dq_tap_cnt_r>.
    Found 1-bit register for signal <cal1_dq_taps_inc_r>.
    Found 1-bit register for signal <cal1_prech_req_r>.
    Found 1-bit register for signal <cal1_store_sr_req_r>.
    Found 5-bit register for signal <cal1_state_r>.
    Found 6-bit register for signal <cnt_idel_dec_cpt_r>.
    Found 5-bit register for signal <cnt_idel_inc_cpt_r>.
    Found 5-bit register for signal <cnt_idel_skip_idel_r>.
    Found 1-bit register for signal <detect_edge_start_r>.
    Found 1-bit register for signal <found_dq_edge_r>.
    Found 1-bit register for signal <found_first_edge_r>.
    Found 1-bit register for signal <found_second_edge_r>.
    Found 5-bit register for signal <first_edge_taps_r>.
    Found 1-bit register for signal <new_cnt_cpt_r>.
    Found 1-bit register for signal <rdlvl_done<0>>.
    Found 1-bit register for signal <rdlvl_err<0>>.
    Found 5-bit register for signal <right_edge_taps_r>.
    Found 5-bit register for signal <second_edge_taps_r>.
    Found 5-bit register for signal <second_edge_dq_taps_r>.
    Found 6-bit register for signal <tby4_r>.
    Found 1-bit register for signal <rd_active_r>.
    Found 1-bit register for signal <rd_active_posedge_r>.
    Found 1-bit register for signal <pat_match_rise0_r<0>>.
    Found 1-bit register for signal <pat_match_fall0_r<0>>.
    Found 1-bit register for signal <pat_match_rise1_r<0>>.
    Found 1-bit register for signal <pat_match_fall1_r<0>>.
    Found 1-bit register for signal <pat_match_rise0_r<1>>.
    Found 1-bit register for signal <pat_match_fall0_r<1>>.
    Found 1-bit register for signal <pat_match_rise1_r<1>>.
    Found 1-bit register for signal <pat_match_fall1_r<1>>.
    Found 1-bit register for signal <pat_match_rise0_r<2>>.
    Found 1-bit register for signal <pat_match_fall0_r<2>>.
    Found 1-bit register for signal <pat_match_rise1_r<2>>.
    Found 1-bit register for signal <pat_match_fall1_r<2>>.
    Found 1-bit register for signal <pat_match_rise0_r<3>>.
    Found 1-bit register for signal <pat_match_fall0_r<3>>.
    Found 1-bit register for signal <pat_match_rise1_r<3>>.
    Found 1-bit register for signal <pat_match_fall1_r<3>>.
    Found 1-bit register for signal <pat_match_rise0_r<4>>.
    Found 1-bit register for signal <pat_match_fall0_r<4>>.
    Found 1-bit register for signal <pat_match_rise1_r<4>>.
    Found 1-bit register for signal <pat_match_fall1_r<4>>.
    Found 1-bit register for signal <pat_match_rise0_r<5>>.
    Found 1-bit register for signal <pat_match_fall0_r<5>>.
    Found 1-bit register for signal <pat_match_rise1_r<5>>.
    Found 1-bit register for signal <pat_match_fall1_r<5>>.
    Found 1-bit register for signal <pat_match_rise0_r<6>>.
    Found 1-bit register for signal <pat_match_fall0_r<6>>.
    Found 1-bit register for signal <pat_match_rise1_r<6>>.
    Found 1-bit register for signal <pat_match_fall1_r<6>>.
    Found 1-bit register for signal <pat_match_rise0_r<7>>.
    Found 1-bit register for signal <pat_match_fall0_r<7>>.
    Found 1-bit register for signal <pat_match_rise1_r<7>>.
    Found 1-bit register for signal <pat_match_fall1_r<7>>.
    Found 1-bit register for signal <pat_match_rise0_and_r>.
    Found 1-bit register for signal <pat_match_fall0_and_r>.
    Found 1-bit register for signal <pat_match_rise1_and_r>.
    Found 1-bit register for signal <pat_match_fall1_and_r>.
    Found 1-bit register for signal <pat_data_match_r>.
    Found 1-bit register for signal <rden_wait_r>.
    Found 3-bit register for signal <cnt_rden_wait_r>.
    Found 16-bit register for signal <rd_bitslip_cnt>.
    Found 1-bit register for signal <cal_clkdiv_clkdiv_inv_r>.
    Found 3-bit register for signal <cal_clkdiv_cnt_clkdiv_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyce_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyinc_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_idel_rsync_inc_r>.
    Found 1-bit register for signal <cal_clkdiv_prech_req_r>.
    Found 4-bit register for signal <cal_clkdiv_state_r>.
    Found 1-bit register for signal <cal_clkdiv_store_sr_req_r>.
    Found 8-bit register for signal <clkdiv_inv_r>.
    Found 5-bit register for signal <idel_tap_delta_rsync_r>.
    Found 5-bit register for signal <min_rsync_marg_r>.
    Found 1-bit register for signal <new_cnt_clkdiv_r>.
    Found 1-bit register for signal <pol_min_rsync_marg_r>.
    Found 1-bit register for signal <rdlvl_clkdiv_done>.
    Found 2-bit register for signal <cal2_cnt_bitslip_r>.
    Found 5-bit register for signal <cal2_cnt_rd_dly_r>.
    Found 3-bit register for signal <cal2_cnt_rden_r>.
    Found 1-bit register for signal <cal2_done_r>.
    Found 1-bit register for signal <cal2_en_dqs_skew_r>.
    Found 5-bit register for signal <cal2_max_cnt_rd_dly_r>.
    Found 1-bit register for signal <cal2_prech_req_r>.
    Found 16-bit register for signal <cal2_rd_bitslip_cnt_r>.
    Found 3-bit register for signal <cal2_state_r>.
    Found 1-bit register for signal <rdlvl_pat_err>.
    Found 1-bit register for signal <cal2_dly_cnt_r<39>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<38>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<37>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<36>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<35>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<34>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<33>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<32>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<31>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<30>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<29>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<28>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<27>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<26>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<25>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<24>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<23>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<22>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<21>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<20>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<19>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<18>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<17>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<16>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<15>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<14>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<13>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<12>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<11>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<10>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<9>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<8>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<7>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<6>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<5>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<4>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<3>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<2>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<1>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<0>>.
    Found 5-bit register for signal <cal2_rd_active_dly_r>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<1>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<0>>.
    Found 1-bit register for signal <cal2_deskew_err_r<0>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<3>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<2>>.
    Found 1-bit register for signal <cal2_deskew_err_r<1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<5>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<4>>.
    Found 1-bit register for signal <cal2_deskew_err_r<2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<7>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<6>>.
    Found 1-bit register for signal <cal2_deskew_err_r<3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<9>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<8>>.
    Found 1-bit register for signal <cal2_deskew_err_r<4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<11>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<10>>.
    Found 1-bit register for signal <cal2_deskew_err_r<5>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<13>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<12>>.
    Found 1-bit register for signal <cal2_deskew_err_r<6>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<15>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<14>>.
    Found 1-bit register for signal <cal2_deskew_err_r<7>>.
    Found 1-bit register for signal <rdlvl_err<1>>.
    Found 1-bit register for signal <cal2_done_r1>.
    Found 1-bit register for signal <cal2_done_r2>.
    Found 1-bit register for signal <cal2_done_r3>.
    Found 1-bit register for signal <rdlvl_done<1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><4>>.
    Found finite state machine <FSM_3> for signal <cal1_state_r>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 42                                             |
    | Inputs             | 18                                             |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <cal_clkdiv_state_r>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <cal2_state_r>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <n2250> created at line 1285.
    Found 6-bit subtractor for signal <GND_54_o_GND_54_o_sub_413_OUT> created at line 1298.
    Found 6-bit subtractor for signal <n2273[5:0]> created at line 1396.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[4]_sub_782_OUT> created at line 2118.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[9]_sub_791_OUT> created at line 2118.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[14]_sub_800_OUT> created at line 2118.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[19]_sub_809_OUT> created at line 2118.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[24]_sub_818_OUT> created at line 2118.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[29]_sub_827_OUT> created at line 2118.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[34]_sub_836_OUT> created at line 2118.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[39]_sub_845_OUT> created at line 2118.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_54_o_add_100_OUT> created at line 506.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_54_o_add_109_OUT> created at line 506.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_54_o_add_118_OUT> created at line 506.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_54_o_add_127_OUT> created at line 506.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_54_o_add_136_OUT> created at line 506.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_54_o_add_145_OUT> created at line 506.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_54_o_add_154_OUT> created at line 506.
    Found 4-bit adder for signal <cnt_pipe_wait_r[3]_GND_54_o_add_218_OUT> created at line 648.
    Found 4-bit adder for signal <cnt_shift_r[3]_GND_54_o_add_234_OUT> created at line 708.
    Found 12-bit adder for signal <detect_edge_cnt0_r[11]_GND_54_o_add_332_OUT> created at line 919.
    Found 12-bit adder for signal <detect_edge_cnt1_r[11]_GND_54_o_add_341_OUT> created at line 947.
    Found 3-bit adder for signal <cnt_eye_size_r[2]_GND_54_o_add_355_OUT> created at line 1026.
    Found 5-bit adder for signal <idel_tap_cnt_cpt_r[4]_GND_54_o_add_364_OUT> created at line 1047.
    Found 31-bit adder for signal <n2251> created at line 1285.
    Found 6-bit adder for signal <n2706> created at line 1291.
    Found 32-bit adder for signal <n2255> created at line 1298.
    Found 3-bit adder for signal <cal1_cnt_cpt_r[2]_GND_54_o_add_421_OUT> created at line 1344.
    Found 5-bit adder for signal <cal1_dq_tap_cnt_r[4]_GND_54_o_add_445_OUT> created at line 1414.
    Found 7-bit adder for signal <n2715> created at line 1481.
    Found 32-bit adder for signal <n2315> created at line 1542.
    Found 6-bit adder for signal <n2964> created at line 1544.
    Found 3-bit adder for signal <cnt_rden_wait_r[2]_GND_54_o_add_577_OUT> created at line 1651.
    Found 5-bit adder for signal <idel_tap_delta_rsync_r[4]_GND_54_o_add_602_OUT> created at line 1785.
    Found 3-bit adder for signal <cal_clkdiv_cnt_clkdiv_r[2]_GND_54_o_add_617_OUT> created at line 1881.
    Found 5-bit adder for signal <cal2_cnt_rd_dly_r[4]_GND_54_o_add_650_OUT> created at line 1992.
    Found 2-bit adder for signal <cal2_cnt_bitslip_r[1]_GND_54_o_add_653_OUT> created at line 2002.
    Found 3-bit adder for signal <n2767> created at line 2014.
    Found 3-bit adder for signal <cal2_cnt_rden_r[2]_GND_54_o_add_725_OUT> created at line 2055.
    Found 5-bit subtractor for signal <GND_54_o_GND_54_o_sub_366_OUT<4:0>> created at line 1049.
    Found 6-bit subtractor for signal <GND_54_o_GND_54_o_sub_412_OUT<5:0>> created at line 1294.
    Found 6-bit subtractor for signal <GND_54_o_GND_54_o_sub_432_OUT<5:0>> created at line 1373.
    Found 5-bit subtractor for signal <tby4_r[5]_GND_54_o_sub_449_OUT<4:0>> created at line 1480.
    Found 5-bit subtractor for signal <tby4_r[5]_GND_54_o_sub_453_OUT<4:0>> created at line 1484.
    Found 5-bit subtractor for signal <GND_54_o_GND_54_o_sub_459_OUT<4:0>> created at line 1498.
    Found 5-bit subtractor for signal <GND_54_o_GND_54_o_sub_462_OUT<4:0>> created at line 1526.
    Found 5-bit subtractor for signal <GND_54_o_GND_54_o_sub_606_OUT<4:0>> created at line 1810.
    Found 5-bit subtractor for signal <GND_54_o_GND_54_o_sub_778_OUT<4:0>> created at line 2109.
    Found 3x3-bit multiplier for signal <PWR_53_o_cal1_cnt_cpt_r[2]_MuLt_170_OUT> created at line 600.
    Found 30-bit shifter logical right for signal <n2363> created at line 2014
    Found 3x3-bit multiplier for signal <PWR_53_o_cal2_cnt_rden_r[2]_MuLt_683_OUT> created at line 2039.
    Found 3-bit 3-to-1 multiplexer for signal <rdlvl_clkdiv_done_cal2_cnt_rden_r[2]_wide_mux_92_OUT> created at line 491.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_95_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_96_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_97_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_98_o> created at line 512.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_101_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_103_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_105_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_107_o> created at line 512.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_110_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_112_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_114_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_116_o> created at line 512.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_119_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_121_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_123_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_125_o> created at line 512.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_128_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_130_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_132_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_134_o> created at line 512.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_137_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_139_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_141_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_143_o> created at line 512.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_146_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_148_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_150_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_152_o> created at line 512.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_155_o> created at line 506.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_157_o> created at line 508.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_159_o> created at line 510.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_161_o> created at line 512.
    Found 2-bit comparator equal for signal <sr_rise0_r[0][1]_old_sr_rise0_r[0][1]_equal_251_o> created at line 817
    Found 2-bit comparator equal for signal <sr_fall0_r[0][1]_old_sr_fall0_r[0][1]_equal_252_o> created at line 822
    Found 2-bit comparator equal for signal <sr_rise1_r[0][1]_old_sr_rise1_r[0][1]_equal_253_o> created at line 827
    Found 2-bit comparator equal for signal <sr_fall1_r[0][1]_old_sr_fall1_r[0][1]_equal_254_o> created at line 832
    Found 2-bit comparator equal for signal <sr_rise0_r[0][1]_prev_sr_rise0_r[0][1]_equal_255_o> created at line 838
    Found 2-bit comparator equal for signal <sr_fall0_r[0][1]_prev_sr_fall0_r[0][1]_equal_256_o> created at line 843
    Found 2-bit comparator equal for signal <sr_rise1_r[0][1]_prev_sr_rise1_r[0][1]_equal_257_o> created at line 848
    Found 2-bit comparator equal for signal <sr_fall1_r[0][1]_prev_sr_fall1_r[0][1]_equal_258_o> created at line 853
    Found 2-bit comparator equal for signal <sr_rise0_r[1][1]_old_sr_rise0_r[1][1]_equal_260_o> created at line 817
    Found 2-bit comparator equal for signal <sr_fall0_r[1][1]_old_sr_fall0_r[1][1]_equal_261_o> created at line 822
    Found 2-bit comparator equal for signal <sr_rise1_r[1][1]_old_sr_rise1_r[1][1]_equal_262_o> created at line 827
    Found 2-bit comparator equal for signal <sr_fall1_r[1][1]_old_sr_fall1_r[1][1]_equal_263_o> created at line 832
    Found 2-bit comparator equal for signal <sr_rise0_r[1][1]_prev_sr_rise0_r[1][1]_equal_264_o> created at line 838
    Found 2-bit comparator equal for signal <sr_fall0_r[1][1]_prev_sr_fall0_r[1][1]_equal_265_o> created at line 843
    Found 2-bit comparator equal for signal <sr_rise1_r[1][1]_prev_sr_rise1_r[1][1]_equal_266_o> created at line 848
    Found 2-bit comparator equal for signal <sr_fall1_r[1][1]_prev_sr_fall1_r[1][1]_equal_267_o> created at line 853
    Found 2-bit comparator equal for signal <sr_rise0_r[2][1]_old_sr_rise0_r[2][1]_equal_269_o> created at line 817
    Found 2-bit comparator equal for signal <sr_fall0_r[2][1]_old_sr_fall0_r[2][1]_equal_270_o> created at line 822
    Found 2-bit comparator equal for signal <sr_rise1_r[2][1]_old_sr_rise1_r[2][1]_equal_271_o> created at line 827
    Found 2-bit comparator equal for signal <sr_fall1_r[2][1]_old_sr_fall1_r[2][1]_equal_272_o> created at line 832
    Found 2-bit comparator equal for signal <sr_rise0_r[2][1]_prev_sr_rise0_r[2][1]_equal_273_o> created at line 838
    Found 2-bit comparator equal for signal <sr_fall0_r[2][1]_prev_sr_fall0_r[2][1]_equal_274_o> created at line 843
    Found 2-bit comparator equal for signal <sr_rise1_r[2][1]_prev_sr_rise1_r[2][1]_equal_275_o> created at line 848
    Found 2-bit comparator equal for signal <sr_fall1_r[2][1]_prev_sr_fall1_r[2][1]_equal_276_o> created at line 853
    Found 2-bit comparator equal for signal <sr_rise0_r[3][1]_old_sr_rise0_r[3][1]_equal_278_o> created at line 817
    Found 2-bit comparator equal for signal <sr_fall0_r[3][1]_old_sr_fall0_r[3][1]_equal_279_o> created at line 822
    Found 2-bit comparator equal for signal <sr_rise1_r[3][1]_old_sr_rise1_r[3][1]_equal_280_o> created at line 827
    Found 2-bit comparator equal for signal <sr_fall1_r[3][1]_old_sr_fall1_r[3][1]_equal_281_o> created at line 832
    Found 2-bit comparator equal for signal <sr_rise0_r[3][1]_prev_sr_rise0_r[3][1]_equal_282_o> created at line 838
    Found 2-bit comparator equal for signal <sr_fall0_r[3][1]_prev_sr_fall0_r[3][1]_equal_283_o> created at line 843
    Found 2-bit comparator equal for signal <sr_rise1_r[3][1]_prev_sr_rise1_r[3][1]_equal_284_o> created at line 848
    Found 2-bit comparator equal for signal <sr_fall1_r[3][1]_prev_sr_fall1_r[3][1]_equal_285_o> created at line 853
    Found 2-bit comparator equal for signal <sr_rise0_r[4][1]_old_sr_rise0_r[4][1]_equal_287_o> created at line 817
    Found 2-bit comparator equal for signal <sr_fall0_r[4][1]_old_sr_fall0_r[4][1]_equal_288_o> created at line 822
    Found 2-bit comparator equal for signal <sr_rise1_r[4][1]_old_sr_rise1_r[4][1]_equal_289_o> created at line 827
    Found 2-bit comparator equal for signal <sr_fall1_r[4][1]_old_sr_fall1_r[4][1]_equal_290_o> created at line 832
    Found 2-bit comparator equal for signal <sr_rise0_r[4][1]_prev_sr_rise0_r[4][1]_equal_291_o> created at line 838
    Found 2-bit comparator equal for signal <sr_fall0_r[4][1]_prev_sr_fall0_r[4][1]_equal_292_o> created at line 843
    Found 2-bit comparator equal for signal <sr_rise1_r[4][1]_prev_sr_rise1_r[4][1]_equal_293_o> created at line 848
    Found 2-bit comparator equal for signal <sr_fall1_r[4][1]_prev_sr_fall1_r[4][1]_equal_294_o> created at line 853
    Found 2-bit comparator equal for signal <sr_rise0_r[5][1]_old_sr_rise0_r[5][1]_equal_296_o> created at line 817
    Found 2-bit comparator equal for signal <sr_fall0_r[5][1]_old_sr_fall0_r[5][1]_equal_297_o> created at line 822
    Found 2-bit comparator equal for signal <sr_rise1_r[5][1]_old_sr_rise1_r[5][1]_equal_298_o> created at line 827
    Found 2-bit comparator equal for signal <sr_fall1_r[5][1]_old_sr_fall1_r[5][1]_equal_299_o> created at line 832
    Found 2-bit comparator equal for signal <sr_rise0_r[5][1]_prev_sr_rise0_r[5][1]_equal_300_o> created at line 838
    Found 2-bit comparator equal for signal <sr_fall0_r[5][1]_prev_sr_fall0_r[5][1]_equal_301_o> created at line 843
    Found 2-bit comparator equal for signal <sr_rise1_r[5][1]_prev_sr_rise1_r[5][1]_equal_302_o> created at line 848
    Found 2-bit comparator equal for signal <sr_fall1_r[5][1]_prev_sr_fall1_r[5][1]_equal_303_o> created at line 853
    Found 2-bit comparator equal for signal <sr_rise0_r[6][1]_old_sr_rise0_r[6][1]_equal_305_o> created at line 817
    Found 2-bit comparator equal for signal <sr_fall0_r[6][1]_old_sr_fall0_r[6][1]_equal_306_o> created at line 822
    Found 2-bit comparator equal for signal <sr_rise1_r[6][1]_old_sr_rise1_r[6][1]_equal_307_o> created at line 827
    Found 2-bit comparator equal for signal <sr_fall1_r[6][1]_old_sr_fall1_r[6][1]_equal_308_o> created at line 832
    Found 2-bit comparator equal for signal <sr_rise0_r[6][1]_prev_sr_rise0_r[6][1]_equal_309_o> created at line 838
    Found 2-bit comparator equal for signal <sr_fall0_r[6][1]_prev_sr_fall0_r[6][1]_equal_310_o> created at line 843
    Found 2-bit comparator equal for signal <sr_rise1_r[6][1]_prev_sr_rise1_r[6][1]_equal_311_o> created at line 848
    Found 2-bit comparator equal for signal <sr_fall1_r[6][1]_prev_sr_fall1_r[6][1]_equal_312_o> created at line 853
    Found 2-bit comparator equal for signal <sr_rise0_r[7][1]_old_sr_rise0_r[7][1]_equal_314_o> created at line 817
    Found 2-bit comparator equal for signal <sr_fall0_r[7][1]_old_sr_fall0_r[7][1]_equal_315_o> created at line 822
    Found 2-bit comparator equal for signal <sr_rise1_r[7][1]_old_sr_rise1_r[7][1]_equal_316_o> created at line 827
    Found 2-bit comparator equal for signal <sr_fall1_r[7][1]_old_sr_fall1_r[7][1]_equal_317_o> created at line 832
    Found 2-bit comparator equal for signal <sr_rise0_r[7][1]_prev_sr_rise0_r[7][1]_equal_318_o> created at line 838
    Found 2-bit comparator equal for signal <sr_fall0_r[7][1]_prev_sr_fall0_r[7][1]_equal_319_o> created at line 843
    Found 2-bit comparator equal for signal <sr_rise1_r[7][1]_prev_sr_rise1_r[7][1]_equal_320_o> created at line 848
    Found 2-bit comparator equal for signal <sr_fall1_r[7][1]_prev_sr_fall1_r[7][1]_equal_321_o> created at line 853
    Found 5-bit comparator lessequal for signal <n1303> created at line 1290
    Found 6-bit comparator greater for signal <BUS_0036_GND_54_o_LessThan_410_o> created at line 1291
    Found 3-bit comparator greater for signal <PWR_53_o_INV_820_o> created at line 1337
    Found 6-bit comparator greater for signal <GND_54_o_tby4_r[5]_LessThan_436_o> created at line 1384
    Found 6-bit comparator lessequal for signal <n1354> created at line 1479
    Found 7-bit comparator lessequal for signal <n1358> created at line 1481
    Found 5-bit comparator lessequal for signal <idel_tap_delta_rsync_r[4]_min_rsync_marg_r[4]_LessThan_593_o> created at line 1757
    Found 3-bit comparator greater for signal <PWR_53_o_INV_841_o> created at line 1873
    Found 5-bit comparator lessequal for signal <cal2_max_cnt_rd_dly_r[4]_cal2_cnt_rd_dly_r[4]_LessThan_682_o> created at line 2031
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<2><0:0>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<5><2:2>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<8><5:5>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<11><8:8>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<14><11:11>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<17><14:14>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<20><17:17>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<23><20:20>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    Summary:
	inferred   2 Multiplier(s).
	inferred  47 Adder/Subtractor(s).
	inferred 870 D-type flip-flop(s).
	inferred  73 Comparator(s).
	inferred 223 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   3 Finite State Machine(s).
Unit <phy_rdlvl> synthesized.

Synthesizing Unit <phy_pd_top>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_pd_top.v".
        TCQ = 100
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
WARNING:Xst:647 - Input <dlyval_rdlvl_dqs<39:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_rise0<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_fall0<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_rise1<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_fall1<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_msb_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_byte_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prech_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_maintain_off> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_maintain_0_only> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_inc_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_dec_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_inc_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_dec_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_disab_hyst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_disab_hyst_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_inc_rd_fps> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_dec_rd_fps> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pd_PSEN>.
    Found 1-bit register for signal <pd_PSINCDEC>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <phy_pd_top> synthesized.

Synthesizing Unit <phy_pd>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\xilinx_mig\user_design\rtl\phy\phy_pd.v".
        TCQ = 100
        SIM_CAL_OPTION = "NONE"
        PD_LHC_WIDTH = 16
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <high_done>.
    Found 1-bit register for signal <low_nearly_done_r>.
    Found 1-bit register for signal <high_nearly_done_r>.
    Found 1-bit register for signal <pd_incdec_tp>.
    Found 1-bit register for signal <gen_rvpls.read_valid_shftr>.
    Found 1-bit register for signal <pd_en>.
    Found 1-bit register for signal <first_calib_sample>.
    Found 1-bit register for signal <rev_direction>.
    Found 1-bit register for signal <pd_en_maintain>.
    Found 1-bit register for signal <pd_incdec_maintain>.
    Found 5-bit register for signal <dqs_dly_val_r>.
    Found 3-bit register for signal <pd_state_r>.
    Found 6-bit register for signal <calib_done_cntr>.
    Found 2-bit register for signal <l_addend>.
    Found 2-bit register for signal <h_addend>.
    Found 16-bit register for signal <low>.
    Found 16-bit register for signal <high>.
    Found 3-bit register for signal <samples_done_pl>.
    Found 4-bit register for signal <pd_done_state_r>.
    Found 1-bit register for signal <pd_incdec_done>.
    Found 1-bit register for signal <low_done>.
    Found finite state machine <FSM_6> for signal <pd_state_r>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <dqs_dly_val_r[4]_GND_57_o_add_26_OUT> created at line 416.
    Found 6-bit adder for signal <calib_done_cntr[5]_GND_57_o_add_47_OUT> created at line 502.
    Found 16-bit adder for signal <low_d> created at line 536.
    Found 16-bit adder for signal <high_d> created at line 546.
    Found 4-bit adder for signal <pd_done_state_r[3]_GND_57_o_add_72_OUT> created at line 593.
    Found 5-bit subtractor for signal <GND_57_o_GND_57_o_sub_28_OUT<4:0>> created at line 417.
    Found 1-bit 16-to-1 multiplexer for signal <low_mux> created at line 203.
    Found 1-bit 16-to-1 multiplexer for signal <high_mux> created at line 205.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_pd> synthesized.

Synthesizing Unit <softMC>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC.v".
        TCQ = 100
        tCK = 2500
        nCK_PER_CLK = 2
        RANK_WIDTH = 1
        ROW_WIDTH = 16
        BANK_WIDTH = 3
        CKE_WIDTH = 1
        CS_WIDTH = 1
        nCS_PER_RANK = 1
        DQ_WIDTH = 64
    Summary:
	no macro.
Unit <softMC> synthesized.

Synthesizing Unit <maint_ctrl_top>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\maint_ctrl.v".
        RANK_WIDTH = 1
        TCQ = 100
        tCK = 2500
        nCK_PER_CLK = 2
        MAINT_PRESCALER_PERIOD = 200000
    Summary:
	no macro.
Unit <maint_ctrl_top> synthesized.

Synthesizing Unit <maint_ctrl>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\maint_ctrl.v".
        TCQ = 100
        tCK = 2500
        nCK_PER_CLK = 2
        MAINT_PRESCALER_PERIOD = 200000
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <maint_prescaler_tick_r_lcl>.
    Found 6-bit register for signal <maint_prescaler_r>.
    Found 6-bit subtractor for signal <maint_prescaler_r[5]_GND_62_o_sub_3_OUT> created at line 106.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <maint_ctrl> synthesized.

Synthesizing Unit <periodic_rd_ctrl>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\maint_ctrl.v".
        tCK = 2500
        nCK_PER_CLK = 2
        TCQ = 100
        MAINT_PRESCALER_PERIOD = 200000
    Found 1-bit register for signal <periodic_rd_request_r>.
    Found 3-bit register for signal <periodic_rd_timer_r>.
    Found 3-bit subtractor for signal <periodic_rd_timer_r[2]_GND_63_o_sub_2_OUT> created at line 156.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <periodic_rd_ctrl> synthesized.

Synthesizing Unit <zq_calib_ctrl>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\maint_ctrl.v".
        TCQ = 100
        MAINT_PRESCALER_PERIOD = 200000
    Found 1-bit register for signal <zq_cntrl.zq_request_logic.zq_request_r>.
    Found 20-bit register for signal <zq_cntrl.zq_timer.zq_timer_r>.
    Found 20-bit subtractor for signal <zq_cntrl.zq_timer.zq_timer_r[19]_GND_64_o_sub_2_OUT> created at line 215.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <zq_calib_ctrl> synthesized.

Synthesizing Unit <autoref_ctrl>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\maint_ctrl.v".
        TCQ = 100
    Found 1-bit register for signal <autoref_request_r>.
    Found 1-bit register for signal <ref_en_r>.
    Found 28-bit register for signal <autoref_timer_r>.
    Found 28-bit subtractor for signal <autoref_timer_r[27]_GND_65_o_sub_2_OUT> created at line 268.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <autoref_ctrl> synthesized.

Synthesizing Unit <maint_handler>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\maint_handler.v".
        CS_WIDTH = 1
    Found 4-bit register for signal <maint_state>.
    Found 2-bit register for signal <cur_bus_dir_r>.
    Found 1-bit register for signal <pr_rd_process_r>.
    Found 1-bit register for signal <zq_process_r>.
    Found 1-bit register for signal <autoref_process_r>.
    Found 1-bit register for signal <lock_pr_rd_r>.
    Found finite state machine <FSM_7> for signal <maint_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 91                                             |
    | Inputs             | 10                                             |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <maint_handler> synthesized.

Synthesizing Unit <autoref_config>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\autoref_config.v".
    Found 28-bit register for signal <aref_interval>.
    Found 28-bit register for signal <trfc>.
    Found 1-bit register for signal <aref_en>.
    Summary:
	inferred  57 D-type flip-flop(s).
Unit <autoref_config> synthesized.

Synthesizing Unit <instr_receiver>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\instr_receiver.v".
    Found 1-bit register for signal <sel_fifo>.
    Found 2-bit register for signal <state_r>.
    Found 1-bit register for signal <instr_en_r>.
    Found 32-bit register for signal <instr_r>.
    Found 1-bit register for signal <process_iseq_r>.
    Found finite state machine <FSM_8> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <instr_en_ns> created at line 52.
    Found 1-bit 4-to-1 multiplexer for signal <process_iseq_ns> created at line 52.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <instr_receiver> synthesized.

Synthesizing Unit <iseq_dispatcher>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\iseq_dispatcher.v".
        ROW_WIDTH = 16
        BANK_WIDTH = 3
        CKE_WIDTH = 1
        CS_WIDTH = 1
        nCS_PER_RANK = 1
        DQ_WIDTH = 64
WARNING:Xst:647 - Input <dfi_init_complete> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <dispatcher_busy_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <iseq_dispatcher> synthesized.

Synthesizing Unit <pipe_reg>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\pipe_reg.v".
        WIDTH = 32
    Set property "KEEP = TRUE" for signal <r_data1>.
    Set property "KEEP = TRUE" for signal <r_data2>.
    Set property "KEEP = TRUE" for signal <r_ready>.
    Set property "KEEP = TRUE" for signal <r_valid1>.
    Set property "KEEP = TRUE" for signal <r_valid2>.
    Found 32-bit register for signal <r_data2>.
    Found 1-bit register for signal <r_ready>.
    Found 1-bit register for signal <r_valid1>.
    Found 1-bit register for signal <r_valid2>.
    Found 32-bit register for signal <r_data1>.
    Summary:
	inferred  67 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <pipe_reg> synthesized.

Synthesizing Unit <instr_dispatcher>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\instr_dispatcher.v".
        ROW_WIDTH = 16
        BANK_WIDTH = 3
        CKE_WIDTH = 1
        RANK_WIDTH = 1
        CS_WIDTH = 1
        nCS_PER_RANK = 1
        DQ_WIDTH = 64
    Found 1-bit register for signal <pr_rd_ack_r>.
    Found 1-bit register for signal <aref_set_interval>.
    Found 1-bit register for signal <aref_set_trfc>.
    Found 28-bit register for signal <aref_interval>.
    Found 28-bit register for signal <aref_trfc>.
    Found 1-bit register for signal <cke0_r>.
    Found 1-bit register for signal <cke1_r>.
    Found 1-bit register for signal <read_burst_r>.
    Found 1-bit register for signal <read_burst_even_r>.
    Found 1-bit register for signal <read_burst_odd_r>.
    Found 1-bit register for signal <write_burst_r>.
    Found 8-bit register for signal <write_burst_data_r>.
    Found 1-bit register for signal <bus_write_r>.
    Found 1-bit register for signal <instr_src_r>.
    Found 10-bit register for signal <wait_cycles_r>.
    Found 10-bit subtractor for signal <wait_cycles_r[9]_GND_72_o_sub_7_OUT> created at line 121.
    Found 10-bit subtractor for signal <instr0[31]_X_63_o_select_38_OUT> created at line 208.
    Found 10-bit comparator lessequal for signal <n0016> created at line 167
    Found 10-bit comparator greater for signal <GND_72_o_instr0[9]_LessThan_16_o> created at line 210
    Found 10-bit comparator lessequal for signal <n0109> created at line 234
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred 121 Multiplexer(s).
Unit <instr_dispatcher> synthesized.

Synthesizing Unit <instr_decoder>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\instr_decoder.v".
        ROW_WIDTH = 16
        BANK_WIDTH = 3
        CS_WIDTH = 1
WARNING:Xst:647 - Input <instr<31:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <instr_decoder> synthesized.

Synthesizing Unit <read_capturer>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\read_capturer.v".
        DQ_WIDTH = 64
    Found 128-bit register for signal <rd_data_r2<255:128>>.
    Found 1-bit register for signal <rd_data_en_r>.
    Found 1-bit register for signal <rd_data_en_even_r>.
    Found 1-bit register for signal <rd_data_en_odd_r>.
    Found 1-bit register for signal <rdback_fifo_full_r>.
    Found 256-bit register for signal <rd_data_r>.
    Summary:
	inferred 388 D-type flip-flop(s).
Unit <read_capturer> synthesized.

Synthesizing Unit <riffa_top_v6_pcie_v2_5>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_top_v6_pcie_v2_5.v".
        PL_FAST_TRAIN = "FALSE"
        C_DATA_WIDTH = 64
        DQ_WIDTH = 64
        KEEP_WIDTH = 8
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_top_v6_pcie_v2_5.v" line 233: Output port <cfg_pmcsr_powerstate> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_top_v6_pcie_v2_5.v" line 233: Output port <cfg_pmcsr_pme_en> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_top_v6_pcie_v2_5.v" line 233: Output port <cfg_pmcsr_pme_status> of the instance <core> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <riffa_top_v6_pcie_v2_5> synthesized.

Synthesizing Unit <pcie_endpoint>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v".
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = 32'b11111111111111111111110000000000
        BAR1 = 32'b00000000000000000000000000000000
        BAR2 = 32'b00000000000000000000000000000000
        BAR3 = 32'b00000000000000000000000000000000
        BAR4 = 32'b00000000000000000000000000000000
        BAR5 = 32'b00000000000000000000000000000000
        CARDBUS_CIS_POINTER = 32'b00000000000000000000000000000000
        CLASS_CODE = 24'b000001010000000000000000
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 4'b0010
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEVICE_ID = 16'b0110000000011000
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_SCRAMBLING = "FALSE"
        DSN_BASE_PTR = 12'b000100000000
        DSN_CAP_NEXTPTR = 12'b000000000000
        DSN_CAP_ON = "TRUE"
        ENABLE_MSG_ROUTE = 11'b00000000000
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        EXPANSION_ROM = 32'b00000000000000000000000000000000
        EXT_CFG_CAP_PTR = 6'b111111
        EXT_CFG_XP_CAP_PTR = 10'b1111111111
        HEADER_TYPE = 8'b00000000
        INTERRUPT_PIN = 8'b00000001
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = 4'b0001
        LINK_CAP_MAX_LINK_WIDTH = 6'b001000
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 4'b0000
        LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE"
        LL_ACK_TIMEOUT = 15'b000000000000000
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 15'b000000000100110
        LL_REPLAY_TIMEOUT_EN = "TRUE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = 6'b001000
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_SIZE = 11'b00000000000
        PCIE_CAP_DEVICE_PORT_TYPE = 4'b0000
        PCIE_CAP_INT_MSG_NUM = 5'b00001
        PCIE_CAP_NEXTPTR = 8'b00000000
        PCIE_DRP_ENABLE = "FALSE"
        PIPE_PIPELINE_STAGES = 0
        PM_CAP_DSI = "FALSE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_NEXTPTR = 8'b01001000
        PM_CAP_PMESUPPORT = 5'b01111
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA_SCALE0 = 2'b00
        PM_DATA_SCALE1 = 2'b00
        PM_DATA_SCALE2 = 2'b00
        PM_DATA_SCALE3 = 2'b00
        PM_DATA_SCALE4 = 2'b00
        PM_DATA_SCALE5 = 2'b00
        PM_DATA_SCALE6 = 2'b00
        PM_DATA_SCALE7 = 2'b00
        PM_DATA0 = 8'b00000000
        PM_DATA1 = 8'b00000000
        PM_DATA2 = 8'b00000000
        PM_DATA3 = 8'b00000000
        PM_DATA4 = 8'b00000000
        PM_DATA5 = 8'b00000000
        PM_DATA6 = 8'b00000000
        PM_DATA7 = 8'b00000000
        REF_CLK_FREQ = 0
        REVISION_ID = 8'b00000000
        SPARE_BIT0 = 0
        SUBSYSTEM_ID = 16'b0000000000000111
        SUBSYSTEM_VENDOR_ID = 16'b0001000011101110
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        UPCONFIG_CAPABLE = "TRUE"
        USER_CLK_FREQ = 3
        VC_BASE_PTR = 12'b000000000000
        VC_CAP_NEXTPTR = 12'b000000000000
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 13'b0011111111111
        VC0_TOTAL_CREDITS_CD = 850
        VC0_TOTAL_CREDITS_CH = 72
        VC0_TOTAL_CREDITS_NPH = 4
        VC0_TOTAL_CREDITS_PD = 64
        VC0_TOTAL_CREDITS_PH = 4
        VC0_TX_LASTPACKET = 29
        VENDOR_ID = 16'b0001000011101110
        VSEC_BASE_PTR = 12'b000000000000
        VSEC_CAP_NEXTPTR = 12'b000000000000
        VSEC_CAP_ON = "FALSE"
        AER_BASE_PTR = 12'b000100101000
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 16'b0000000000000001
        AER_CAP_INT_MSG_NUM_MSI = 5'b01010
        AER_CAP_INT_MSG_NUM_MSIX = 5'b10101
        AER_CAP_NEXTPTR = 12'b000101100000
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 4'b0001
        CAPABILITIES_PTR = 8'b01000000
        CRM_MODULE_RSTS = 7'b0000000
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DNSTREAM_LINK_NUM = 8'b00000000
        DSN_CAP_ID = 16'b0000000000000011
        DSN_CAP_VERSION = 4'b0001
        ENTER_RVRY_EI_L0 = "TRUE"
        INFER_EI = 5'b01100
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 10'b1111111111
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_RSVD_23_22 = 0
        LINK_CONTROL_RCB = 0
        MSI_BASE_PTR = 8'b01001000
        MSI_CAP_ID = 8'b00000101
        MSI_CAP_NEXTPTR = 8'b01100000
        MSIX_BASE_PTR = 8'b10011100
        MSIX_CAP_ID = 8'b00010001
        MSIX_CAP_NEXTPTR = 8'b00000000
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 8'b01100000
        PCIE_CAP_CAPABILITY_ID = 8'b00010000
        PCIE_CAP_CAPABILITY_VERSION = 4'b0010
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 8'b01000000
        PM_CAP_AUXCURRENT = 0
        PM_CAP_ID = 8'b00000001
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 13'b0000000000000
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 8'b00000000
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 8'b00000000
        SPARE_BYTE1 = 8'b00000000
        SPARE_BYTE2 = 8'b00000000
        SPARE_BYTE3 = 8'b00000000
        SPARE_WORD0 = 32'b00000000000000000000000000000000
        SPARE_WORD1 = 32'b00000000000000000000000000000000
        SPARE_WORD2 = 32'b00000000000000000000000000000000
        SPARE_WORD3 = 32'b00000000000000000000000000000000
        TL_RBYPASS = "FALSE"
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_INV_REQ = "TRUE"
        VC_CAP_ID = 16'b0000000000000010
        VC_CAP_VERSION = 4'b0001
        VSEC_CAP_HDR_ID = 16'b0001001000110100
        VSEC_CAP_HDR_LENGTH = 12'b000000011000
        VSEC_CAP_HDR_REVISION = 4'b0001
        VSEC_CAP_ID = 16'b0000000000001011
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_VERSION = 4'b0001
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 744: Output port <np_counter> of the instance <axi_basic_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 744: Output port <trn_tecrc_gen> of the instance <axi_basic_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 864: Output port <block_clk> of the instance <pcie_clocking_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGTRANSACTIONADDR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGVCTCVCMAP> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <PLRXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <PLTXPMSTATE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGVECA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGVECB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGVECC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <PLDBGVEC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <PCIEDRPDO> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <RECEIVEDFUNCLVLRSTN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <LNKCLKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <TRNTDLLPDSTRDYN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGAERECRCCHECKEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGAERECRCGENEN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGERRAERHEADERLOGSETN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDDEASSERTINTA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDDEASSERTINTB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDDEASSERTINTC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDDEASSERTINTD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDERRCOR> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDERRFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDERRNONFATAL> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDPMASNAK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDPMETOACK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDPMPME> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDSETSLOTPOWERLIMIT> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGMSGRECEIVEDUNLOCK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGPMRCVASREQL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGPMRCVENTERL1N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGPMRCVENTERL23N> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGPMRCVREQACKN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGSLOTCONTROLELECTROMECHILCTLPULSE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGTRANSACTION> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <CFGTRANSACTIONTYPE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <PLPHYLNKUPN> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGSCLRA> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGSCLRB> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGSCLRC> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGSCLRD> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGSCLRE> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGSCLRF> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGSCLRG> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGSCLRH> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGSCLRI> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGSCLRJ> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <DBGSCLRK> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_endpoint.v" line 1125: Output port <PCIEDRPDRDY> of the instance <pcie_2_0_i> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <cfg_device_number_d>.
    Found 3-bit register for signal <cfg_function_number_d>.
    Found 8-bit register for signal <cfg_bus_number_d>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <pcie_endpoint> synthesized.

Synthesizing Unit <axi_basic_top>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_top.v".
        C_DATA_WIDTH = 64
        C_FAMILY = "V6"
        C_ROOT_PORT = "FALSE"
        C_PM_PRIORITY = "FALSE"
        TCQ = 1
        REM_WIDTH = 1
        KEEP_WIDTH = 8
    Summary:
	no macro.
Unit <axi_basic_top> synthesized.

Synthesizing Unit <axi_basic_rx>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_rx.v".
        C_DATA_WIDTH = 64
        C_FAMILY = "V6"
        C_ROOT_PORT = "FALSE"
        C_PM_PRIORITY = "FALSE"
        TCQ = 1
        REM_WIDTH = 1
        KEEP_WIDTH = 8
    Summary:
	no macro.
Unit <axi_basic_rx> synthesized.

Synthesizing Unit <axi_basic_rx_pipeline>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_rx_pipeline.v".
        C_DATA_WIDTH = 64
        C_FAMILY = "V6"
        TCQ = 1
        REM_WIDTH = 1
        KEEP_WIDTH = 8
    Found 1-bit register for signal <trn_rsof_prev>.
    Found 1-bit register for signal <trn_rrem_prev>.
    Found 1-bit register for signal <trn_rsrc_rdy_prev>.
    Found 7-bit register for signal <trn_rbar_hit_prev>.
    Found 1-bit register for signal <trn_rerrfwd_prev>.
    Found 1-bit register for signal <trn_recrc_err_prev>.
    Found 1-bit register for signal <trn_reof_prev>.
    Found 1-bit register for signal <trn_rsrc_dsc_prev>.
    Found 64-bit register for signal <m_axis_rx_tdata>.
    Found 1-bit register for signal <data_prev>.
    Found 1-bit register for signal <m_axis_rx_tvalid>.
    Found 1-bit register for signal <reg_tlast>.
    Found 8-bit register for signal <reg_tkeep>.
    Found 22-bit register for signal <m_axis_rx_tuser>.
    Found 1-bit register for signal <trn_rdst_rdy>.
    Found 1-bit register for signal <null_mux_sel>.
    Found 1-bit register for signal <trn_in_packet>.
    Found 1-bit register for signal <reg_dsc_detect>.
    Found 1-bit register for signal <trn_rsrc_dsc_d>.
    Found 64-bit register for signal <trn_rd_prev>.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <axi_basic_rx_pipeline> synthesized.

Synthesizing Unit <axi_basic_rx_null_gen>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_rx_null_gen.v".
        C_DATA_WIDTH = 64
        TCQ = 1
        KEEP_WIDTH = 8
WARNING:Xst:647 - Input <m_axis_rx_tdata<14:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_tdata<28:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_tdata<63:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_tuser<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_tlast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <reg_pkt_len_counter>.
    Found 1-bit register for signal <cur_state>.
    Found 12-bit subtractor for signal <pkt_len_counter_dec> created at line 238.
    Found 12-bit adder for signal <new_pkt_len> created at line 233.
    Found 12-bit comparator lessequal for signal <n0007> created at line 239
    Found 12-bit comparator lessequal for signal <n0028> created at line 374
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <axi_basic_rx_null_gen> synthesized.

Synthesizing Unit <axi_basic_tx>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_tx.v".
        C_DATA_WIDTH = 64
        C_FAMILY = "V6"
        C_ROOT_PORT = "FALSE"
        C_PM_PRIORITY = "FALSE"
        TCQ = 1
        REM_WIDTH = 1
        KEEP_WIDTH = 8
    Summary:
	no macro.
Unit <axi_basic_tx> synthesized.

Synthesizing Unit <axi_basic_tx_pipeline>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_tx_pipeline.v".
        C_DATA_WIDTH = 64
        C_PM_PRIORITY = "FALSE"
        TCQ = 1
        REM_WIDTH = 1
        KEEP_WIDTH = 8
    Found 1-bit register for signal <axi_in_packet>.
    Found 1-bit register for signal <reg_disable_trn>.
    Found 64-bit register for signal <reg_tdata>.
    Found 1-bit register for signal <reg_tvalid>.
    Found 1-bit register for signal <reg_tkeep<7>>.
    Found 1-bit register for signal <reg_tlast>.
    Found 4-bit register for signal <reg_tuser>.
    Found 1-bit register for signal <reg_tsrc_rdy>.
    Found 1-bit register for signal <trn_in_packet>.
    Summary:
	inferred  75 D-type flip-flop(s).
Unit <axi_basic_tx_pipeline> synthesized.

Synthesizing Unit <axi_basic_tx_thrtl_ctl>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\axi_basic_tx_thrtl_ctl.v".
        C_DATA_WIDTH = 64
        C_FAMILY = "V6"
        C_ROOT_PORT = "FALSE"
        TCQ = 1
WARNING:Xst:647 - Input <s_axis_tx_tdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_tx_tuser> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rdllp_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_pm_send_pme_to> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rdllp_src_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <tbuf_av_min_thrtl>.
    Found 1-bit register for signal <tbuf_av_gap_thrtl>.
    Found 3-bit register for signal <tbuf_gap_cnt>.
    Found 6-bit register for signal <tbuf_av_d>.
    Found 1-bit register for signal <tcfg_req_thrtl>.
    Found 1-bit register for signal <trn_tcfg_req_d>.
    Found 1-bit register for signal <trn_tdst_rdy_d>.
    Found 1-bit register for signal <reg_tcfg_gnt>.
    Found 2-bit register for signal <tcfg_req_cnt>.
    Found 1-bit register for signal <tcfg_gnt_pending>.
    Found 1-bit register for signal <ppm_L1_thrtl>.
    Found 1-bit register for signal <reg_turnoff_ok>.
    Found 1-bit register for signal <ppm_L23_thrtl>.
    Found 1-bit register for signal <cfg_turnoff_ok_pending>.
    Found 1-bit register for signal <reg_axi_in_pkt>.
    Found 1-bit register for signal <cur_state>.
    Found 1-bit register for signal <tready_thrtl>.
    Found 1-bit register for signal <lnk_up_thrtl>.
    Found 3-bit subtractor for signal <tbuf_gap_cnt[2]_GND_88_o_sub_11_OUT> created at line 302.
    Found 2-bit subtractor for signal <tcfg_req_cnt[1]_GND_88_o_sub_21_OUT> created at line 352.
    Found 6-bit comparator lessequal for signal <n0006> created at line 237
    Found 6-bit comparator lessequal for signal <n0010> created at line 270
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <axi_basic_tx_thrtl_ctl> synthesized.

Synthesizing Unit <pcie_reset_delay_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_reset_delay_v6.v".
        PL_FAST_TRAIN = "FALSE"
        REF_CLK_FREQ = 0
        TCQ = 1
    Found 8-bit register for signal <reg_count_15_8>.
    Found 8-bit register for signal <reg_count_23_16>.
    Found 8-bit register for signal <reg_count_7_0>.
    Found 8-bit adder for signal <reg_count_7_0[7]_GND_89_o_add_2_OUT> created at line 99.
    Found 8-bit adder for signal <reg_count_15_8[7]_GND_89_o_add_4_OUT> created at line 100.
    Found 8-bit adder for signal <reg_count_23_16[7]_GND_89_o_add_8_OUT> created at line 101.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <pcie_reset_delay_v6> synthesized.

Synthesizing Unit <pcie_clocking_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_clocking_v6.v".
        IS_ENDPOINT = "TRUE"
        CAP_LINK_WIDTH = 6'b001000
        CAP_LINK_SPEED = 4'b0001
        REF_CLK_FREQ = 0
        USER_CLK_FREQ = 3
WARNING:Xst:647 - Input <sel_lnk_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <block_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <reg_clock_locked>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pcie_clocking_v6> synthesized.

Synthesizing Unit <pcie_2_0_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v".
        TCQ = 1
        REF_CLK_FREQ = 0
        PIPE_PIPELINE_STAGES = 0
        AER_BASE_PTR = 12'b000100101000
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = 16'b0000000000000001
        AER_CAP_INT_MSG_NUM_MSI = 5'b01010
        AER_CAP_INT_MSG_NUM_MSIX = 5'b10101
        AER_CAP_NEXTPTR = 12'b000101100000
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "TRUE"
        AER_CAP_VERSION = 4'b0001
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = 32'b11111111111111111111110000000000
        BAR1 = 32'b00000000000000000000000000000000
        BAR2 = 32'b00000000000000000000000000000000
        BAR3 = 32'b00000000000000000000000000000000
        BAR4 = 32'b00000000000000000000000000000000
        BAR5 = 32'b00000000000000000000000000000000
        CAPABILITIES_PTR = 8'b01000000
        CARDBUS_CIS_POINTER = 32'b00000000000000000000000000000000
        CLASS_CODE = 24'b000001010000000000000000
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = 4'b0010
        CRM_MODULE_RSTS = 7'b0000000
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DEVICE_ID = 16'b0110000000011000
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DNSTREAM_LINK_NUM = 8'b00000000
        DSN_BASE_PTR = 12'b000100000000
        DSN_CAP_ID = 16'b0000000000000011
        DSN_CAP_NEXTPTR = 12'b000000000000
        DSN_CAP_ON = "TRUE"
        DSN_CAP_VERSION = 4'b0001
        ENABLE_MSG_ROUTE = 11'b00000000000
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        ENTER_RVRY_EI_L0 = "TRUE"
        EXPANSION_ROM = 32'b00000000000000000000000000000000
        EXT_CFG_CAP_PTR = 6'b111111
        EXT_CFG_XP_CAP_PTR = 10'b1111111111
        HEADER_TYPE = 8'b00000000
        INFER_EI = 5'b01100
        INTERRUPT_PIN = 8'b00000001
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = 10'b1111111111
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_MAX_LINK_SPEED = 4'b0001
        LINK_CAP_MAX_LINK_WIDTH = 6'b001000
        LINK_CAP_RSVD_23_22 = 0
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CONTROL_RCB = 0
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = 4'b0000
        LINK_STATUS_SLOT_CLOCK_CONFIG = "FALSE"
        LL_ACK_TIMEOUT = 15'b000000000000000
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = 15'b000000000100110
        LL_REPLAY_TIMEOUT_EN = "TRUE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = 6'b001000
        MSI_BASE_PTR = 8'b01001000
        MSI_CAP_ID = 8'b00000101
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_NEXTPTR = 8'b01100000
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_BASE_PTR = 8'b10011100
        MSIX_CAP_ID = 8'b00010001
        MSIX_CAP_NEXTPTR = 8'b00000000
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = 29'b00000000000000000000000000000
        MSIX_CAP_TABLE_SIZE = 11'b00000000000
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 254
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = 8'b01100000
        PCIE_CAP_CAPABILITY_ID = 8'b00010000
        PCIE_CAP_CAPABILITY_VERSION = 4'b0010
        PCIE_CAP_DEVICE_PORT_TYPE = 4'b0000
        PCIE_CAP_INT_MSG_NUM = 5'b00001
        PCIE_CAP_NEXTPTR = 8'b00000000
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PGL0_LANE = 0
        PGL1_LANE = 1
        PGL2_LANE = 2
        PGL3_LANE = 3
        PGL4_LANE = 4
        PGL5_LANE = 5
        PGL6_LANE = 6
        PGL7_LANE = 7
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_BASE_PTR = 8'b01000000
        PM_CAP_AUXCURRENT = 0
        PM_CAP_DSI = "FALSE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_ID = 8'b00000001
        PM_CAP_NEXTPTR = 8'b01001000
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_PMESUPPORT = 5'b01111
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA_SCALE0 = 2'b00
        PM_DATA_SCALE1 = 2'b00
        PM_DATA_SCALE2 = 2'b00
        PM_DATA_SCALE3 = 2'b00
        PM_DATA_SCALE4 = 2'b00
        PM_DATA_SCALE5 = 2'b00
        PM_DATA_SCALE6 = 2'b00
        PM_DATA_SCALE7 = 2'b00
        PM_DATA0 = 8'b00000000
        PM_DATA1 = 8'b00000000
        PM_DATA2 = 8'b00000000
        PM_DATA3 = 8'b00000000
        PM_DATA4 = 8'b00000000
        PM_DATA5 = 8'b00000000
        PM_DATA6 = 8'b00000000
        PM_DATA7 = 8'b00000000
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        REVISION_ID = 8'b00000000
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = 13'b0000000000000
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = 8'b00000000
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = 8'b00000000
        SPARE_BYTE1 = 8'b00000000
        SPARE_BYTE2 = 8'b00000000
        SPARE_BYTE3 = 8'b00000000
        SPARE_WORD0 = 32'b00000000000000000000000000000000
        SPARE_WORD1 = 32'b00000000000000000000000000000000
        SPARE_WORD2 = 32'b00000000000000000000000000000000
        SPARE_WORD3 = 32'b00000000000000000000000000000000
        SUBSYSTEM_ID = 16'b0000000000000111
        SUBSYSTEM_VENDOR_ID = 16'b0001000011101110
        TL_RBYPASS = "FALSE"
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        UPCONFIG_CAPABLE = "TRUE"
        UPSTREAM_FACING = "TRUE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        UR_INV_REQ = "TRUE"
        USER_CLK_FREQ = 3
        VC_BASE_PTR = 12'b000000000000
        VC_CAP_ID = 16'b0000000000000010
        VC_CAP_NEXTPTR = 12'b000000000000
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC_CAP_VERSION = 4'b0001
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = 13'b0011111111111
        VC0_TOTAL_CREDITS_CD = 850
        VC0_TOTAL_CREDITS_CH = 72
        VC0_TOTAL_CREDITS_NPH = 4
        VC0_TOTAL_CREDITS_PD = 64
        VC0_TOTAL_CREDITS_PH = 4
        VC0_TX_LASTPACKET = 29
        VENDOR_ID = 16'b0001000011101110
        VSEC_BASE_PTR = 12'b000000000000
        VSEC_CAP_HDR_ID = 16'b0001001000110100
        VSEC_CAP_HDR_LENGTH = 12'b000000011000
        VSEC_CAP_HDR_REVISION = 4'b0001
        VSEC_CAP_ID = 16'b0000000000001011
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_NEXTPTR = 12'b000000000000
        VSEC_CAP_ON = "FALSE"
        VSEC_CAP_VERSION = 4'b0001
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" line 1439: Output port <pipe_tx_reset_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_2_0_v6.v" line 1439: Output port <pipe_tx_swing_o> of the instance <pcie_pipe_i> is unconnected or connected to loadless signal.
    Summary:
	inferred   8 Multiplexer(s).
Unit <pcie_2_0_v6> synthesized.

Synthesizing Unit <pcie_pipe_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_pipe_v6.v".
        NO_OF_LANES = 6'b001000
        LINK_CAP_MAX_LINK_SPEED = 4'b0001
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_v6> synthesized.

Synthesizing Unit <pcie_pipe_misc_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_pipe_misc_v6.v".
        PIPE_PIPELINE_STAGES = 0
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_misc_v6> synthesized.

Synthesizing Unit <pcie_pipe_lane_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_pipe_lane_v6.v".
        PIPE_PIPELINE_STAGES = 0
        TCQ = 1
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_pipe_lane_v6> synthesized.

Synthesizing Unit <pcie_gtx_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_gtx_v6.v".
        TCQ = 1
        NO_OF_LANES = 6'b001000
        LINK_CAP_MAX_LINK_SPEED = 4'b0001
        REF_CLK_FREQ = 0
        PL_FAST_TRAIN = "FALSE"
WARNING:Xst:647 - Input <pipe_tx_margin<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_gtx_v6.v" line 255: Output port <GTRefClkout> of the instance <gtx_v6_i> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <cnt_local_pcs_reset>.
    Found 5-bit register for signal <phy_rdy_pre_cnt>.
    Found 1-bit register for signal <local_pcs_reset>.
    Found 1-bit register for signal <local_pcs_reset_done>.
    Found 6-bit register for signal <pl_ltssm_state_q>.
    Found 1-bit register for signal <phy_rdy_n>.
    Found 4-bit subtractor for signal <cnt_local_pcs_reset[3]_GND_98_o_sub_50_OUT> created at line 485.
    Found 5-bit adder for signal <phy_rdy_pre_cnt[4]_GND_98_o_add_42_OUT> created at line 465.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pcie_gtx_v6> synthesized.

Synthesizing Unit <gtx_wrapper_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v".
        NO_OF_LANES = 6'b001000
        REF_CLK_FREQ = 0
        PL_FAST_TRAIN = "FALSE"
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" line 277: Output port <drpstate> of the instance <no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" line 277: Output port <drpstate> of the instance <no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" line 277: Output port <drpstate> of the instance <no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" line 277: Output port <drpstate> of the instance <no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" line 277: Output port <drpstate> of the instance <no_of_lanes.GTXD[4].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" line 277: Output port <drpstate> of the instance <no_of_lanes.GTXD[5].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" line 277: Output port <drpstate> of the instance <no_of_lanes.GTXD[6].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_wrapper_v6.v" line 277: Output port <drpstate> of the instance <no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <GTRefClkout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <TXRESETDONE_q>.
    Found 8-bit register for signal <GTX_RxResetDone_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <gtx_wrapper_v6> synthesized.

Synthesizing Unit <GTX_DRP_CHANALIGN_FIX_3752_V6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_drp_chanalign_fix_3752_v6.v".
        TCQ = 1
        C_SIMULATION = 0
WARNING:Xst:647 - Input <dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <drpstate>.
    Found 1-bit register for signal <write_ts1_gated>.
    Found 1-bit register for signal <write_fts_gated>.
    Found 8-bit register for signal <daddr>.
    Found finite state machine <FSM_9> for signal <drpstate>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | drp_clk (rising_edge)                          |
    | Reset              | Reset_n (negative)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0011                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <daddr[7]_GND_100_o_add_23_OUT> created at line 179.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_DRP_CHANALIGN_FIX_3752_V6> synthesized.

Synthesizing Unit <GTX_RX_VALID_FILTER_V6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_rx_valid_filter_v6.v".
        CLK_COR_MIN_LAT = 28
        TCQ = 1
    Found 5-bit register for signal <reg_state_eios_det>.
    Found 1-bit register for signal <reg_symbol_after_eios>.
    Found 2-bit register for signal <gt_rxcharisk_q>.
    Found 16-bit register for signal <gt_rxdata_q>.
    Found 1-bit register for signal <gt_rxvalid_q>.
    Found 1-bit register for signal <gt_rxelecidle_q>.
    Found 1-bit register for signal <gt_rxelecidle_qq>.
    Found 3-bit register for signal <gt_rx_status_q>.
    Found 1-bit register for signal <gt_rx_phy_status_q>.
    Found 1-bit register for signal <gt_rx_is_skp0_q>.
    Found 1-bit register for signal <gt_rx_is_skp1_q>.
    Found 4-bit register for signal <reg_state_rxvld_ei>.
    Found 5-bit register for signal <reg_rxvld_count>.
    Found 4-bit register for signal <reg_rxvld_fallback>.
    Found 1-bit register for signal <awake_see_com_q>.
    Found 1-bit register for signal <awake_in_progress_q>.
    Found 4-bit register for signal <awake_com_count_q>.
    Found 1-bit register for signal <reg_eios_detected>.
    Found finite state machine <FSM_10> for signal <reg_state_eios_det>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 26                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <reg_state_rxvld_ei>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <reg_rxvld_count[4]_GND_101_o_add_55_OUT> created at line 309.
    Found 4-bit adder for signal <reg_rxvld_fallback[3]_GND_101_o_add_62_OUT> created at line 329.
    Found 4-bit adder for signal <awake_com_count_inced> created at line 361.
    Found 5-bit comparator greater for signal <PWR_105_o_rxvld_count[4]_LessThan_43_o> created at line 284
    Found 4-bit comparator lessequal for signal <n0093> created at line 357
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <GTX_RX_VALID_FILTER_V6> synthesized.

Synthesizing Unit <GTX_TX_SYNC_RATE_V6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\gtx_tx_sync_rate_v6.v".
        TCQ = 1
        C_SIMULATION = 0
WARNING:Xst:647 - Input <RATEDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <waitcounter2>.
    Found 8-bit register for signal <waitcounter>.
    Found 1-bit register for signal <USER_PHYSTATUS>.
    Found 1-bit register for signal <SYNC_DONE>.
    Found 1-bit register for signal <ENPMAPHASEALIGN>.
    Found 1-bit register for signal <PMASETPHASE>.
    Found 1-bit register for signal <OUT_DIV_RESET>.
    Found 1-bit register for signal <PCS_RESET>.
    Found 1-bit register for signal <DELAYALIGNRESET>.
    Found 1-bit register for signal <TXALIGNDISABLE>.
    Found 1-bit register for signal <ratedone_r>.
    Found 1-bit register for signal <ratedone_r2>.
    Found 1-bit register for signal <gt_phystatus_q>.
    Found 25-bit register for signal <state>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 61                                             |
    | Inputs             | 11                                             |
    | Outputs            | 21                                             |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000000100000000000                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <waitcounter[7]_GND_103_o_add_7_OUT> created at line 179.
    Found 8-bit adder for signal <waitcounter2[7]_GND_103_o_add_9_OUT> created at line 180.
    Found 1-bit comparator equal for signal <n0102> created at line 534
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GTX_TX_SYNC_RATE_V6> synthesized.

Synthesizing Unit <pcie_bram_top_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_bram_top_v6.v".
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 2
        VC0_TX_LASTPACKET = 29
        TLM_TX_OVERHEAD = 24
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        VC0_RX_LIMIT = 13'b0011111111111
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
    Summary:
	no macro.
Unit <pcie_bram_top_v6> synthesized.

Synthesizing Unit <pcie_brams_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_brams_v6.v".
        NUM_BRAMS = 4
        RAM_RADDR_LATENCY = 0
        RAM_RDATA_LATENCY = 2
        RAM_WRITE_LATENCY = 0
        TCQ = 1
    Summary:
	no macro.
Unit <pcie_brams_v6> synthesized.

Synthesizing Unit <pcie_bram_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_bram_v6.v".
        DOB_REG = 1
        WIDTH = 7'b0010010
WARNING:Xst:647 - Input <waddr_i<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr_i<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_bram_v6> synthesized.

Synthesizing Unit <pcie_upconfig_fix_3451_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\pcie_endpoint\source\pcie_upconfig_fix_3451_v6.v".
        UPSTREAM_FACING = "TRUE"
        PL_FAST_TRAIN = "FALSE"
        LINK_CAP_MAX_LINK_WIDTH = 6'b001000
        TCQ = 1
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_directed_link_change> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_link_status_negotiated_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx0_char_isk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_phy_lnkup_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_upconfig_fix_3451_v6> synthesized.

Synthesizing Unit <pcie_app_v6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v".
        DQ_WIDTH = 64
        C_DATA_WIDTH = 64
        KEEP_WIDTH = 8
        C_NUM_CHNL = 4'b0001
        C_MAX_READ_REQ_BYTES = 512
        C_TAG_WIDTH = 5
WARNING:Xst:2898 - Port 'KO_CPL_SPC_HEADER', unconnected in block instance 'endpoint', is tied to GND.
WARNING:Xst:2898 - Port 'KO_CPL_SPC_DATA', unconnected in block instance 'endpoint', is tied to GND.
WARNING:Xst:647 - Input <tx_buf_av> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_tuser<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_tuser<9:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_axis_rx_tuser<16:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fc_npd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fc_nph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fc_pd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fc_ph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_do> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_do> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_mmenable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_command<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_command<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dstatus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<11:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lstatus<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lstatus<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lcommand<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lcommand<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_pcie_link_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_link_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_initial_link_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_lane_reversal_mode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_cfg_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_err_drop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_rd_wr_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_err_cpl_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msixenable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msixfm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_to_turnoff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_link_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_gen2_capable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_partner_gen2_supported> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_upcfg_capable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_received_hot_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" line 316: Output port <TX_ST_DATA> of the instance <endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" line 316: Output port <TX_ST_VALID> of the instance <endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" line 316: Output port <TX_ST_EOP> of the instance <endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" line 316: Output port <TX_ST_SOP> of the instance <endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" line 316: Output port <TX_ST_EMPTY> of the instance <endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" line 316: Output port <RX_ST_READY> of the instance <endpoint> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_adapter_v6_pcie_v2_5.v" line 316: Output port <APP_MSI_REQ> of the instance <endpoint> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <cfg_prg_max_payload_size>.
    Found 3-bit register for signal <cfg_max_rd_req_size>.
    Found 6-bit register for signal <cfg_link_width>.
    Found 2-bit register for signal <cfg_link_rate>.
    Found 12-bit register for signal <rc_cpld>.
    Found 8-bit register for signal <rc_cplh>.
    Found 1-bit register for signal <rcb>.
    Found 1-bit register for signal <cfg_bus_mstr_enable>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <pcie_app_v6> synthesized.

Synthesizing Unit <riffa_endpoint>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_endpoint.v".
        C_PCI_DATA_WIDTH = 64
        C_NUM_CHNL = 4'b0001
        C_MAX_READ_REQ_BYTES = 512
        C_TAG_WIDTH = 5
        C_ALTERA = 0
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_endpoint.v" line 174: Output port <RX_TLP_END_OFFSET> of the instance <translation_layer_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_endpoint.v" line 174: Output port <RX_TLP_START_OFFSET> of the instance <translation_layer_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_endpoint.v" line 174: Output port <RX_TLP_START_FLAG> of the instance <translation_layer_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <riffa_endpoint> synthesized.

Synthesizing Unit <translation_layer>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\translation_layer.v".
        C_ALTERA = 0
        C_PCI_DATA_WIDTH = 64
        C_TX_READY_LATENCY = 3'b001
WARNING:Xst:647 - Input <IS_SOF<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IS_EOF<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <translation_layer> synthesized.

Synthesizing Unit <translation_layer_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\translation_layer_64.v".
        C_ALTERA = 0
        C_PCI_DATA_WIDTH = 64
        C_RX_READY_LATENCY = 3'b010
        C_TX_READY_LATENCY = 3'b001
WARNING:Xst:647 - Input <IS_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IS_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_ST_DATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_ST_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_ST_VALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_ST_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RX_ST_EMPTY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TL_CFG_CTL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TL_CFG_ADD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TL_CFG_STS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KO_CPL_SPC_HEADER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KO_CPL_SPC_DATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_ST_READY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <APP_MSI_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TX_TLP_START_FLAG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <TX_ST_DATA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TX_ST_VALID> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TX_ST_EOP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TX_ST_SOP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TX_ST_EMPTY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RX_ST_READY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <APP_MSI_REQ> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <translation_layer_64> synthesized.

Synthesizing Unit <riffa_endpoint_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\riffa_endpoint_64.v".
        C_PCI_DATA_WIDTH = 64
        C_NUM_CHNL = 4'b0001
        C_MAX_READ_REQ_BYTES = 512
        C_TAG_WIDTH = 5
        C_ALTERA = 0
        C_MAX_READ_REQ = 2
        C_NUM_CHNL_WIDTH = 1
        C_PCI_DATA_WORD_WIDTH = 2
    Found 5-bit register for signal <rWideRst>.
    Found 2-bit register for signal <rTxEngReq>.
    Found 32-bit register for signal <rTxEngReqData>.
    Found 32-bit register for signal <rTxnTxLen>.
    Found 32-bit register for signal <rTxnTxOffLast>.
    Found 32-bit register for signal <rTxnRxDoneLen>.
    Found 32-bit register for signal <rTxnTxDoneLen>.
    Found 1-bit register for signal <rRst>.
    Found 32-bit shifter logical right for signal <_rTxnTxLen> created at line 176
    Found 32-bit shifter logical right for signal <_rTxnTxOffLast> created at line 177
    Found 32-bit shifter logical right for signal <_rTxnRxDoneLen> created at line 178
    Found 32-bit shifter logical right for signal <_rTxnTxDoneLen> created at line 179
    Found 32-bit 7-to-1 multiplexer for signal <_rTxEngReqData> created at line 281.
    Summary:
	inferred 168 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <riffa_endpoint_64> synthesized.

Synthesizing Unit <demux_1_to_n>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\demux_1_to_n.v".
        C_FACTOR = 4'b0001
        C_WIDTH = 1
        C_SEL_WIDTH = 1
    Summary:
	inferred   1 Multiplexer(s).
Unit <demux_1_to_n> synthesized.

Synthesizing Unit <channel_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\channel_64.v".
        C_DATA_WIDTH = 64
        C_MAX_READ_REQ = 2
        C_RX_FIFO_DEPTH = 1024
        C_TX_FIFO_DEPTH = 512
        C_SG_FIFO_DEPTH = 1024
        C_DATA_WORD_WIDTH = 2
    Summary:
	no macro.
Unit <channel_64> synthesized.

Synthesizing Unit <rx_port_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_64.v".
        C_DATA_WIDTH = 64
        C_MAIN_FIFO_DEPTH = 1024
        C_SG_FIFO_DEPTH = 1024
        C_MAX_READ_REQ = 2
        C_DATA_WORD_WIDTH = 2
        C_MAIN_FIFO_DEPTH_WIDTH = 11
        C_SG_FIFO_DEPTH_WIDTH = 11
    Set property "RAM_STYLE = BLOCK" for instance <mainFifo>.
    Set property "RAM_STYLE = BLOCK" for instance <sgRxFifo>.
    Set property "RAM_STYLE = BLOCK" for instance <sgTxFifo>.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_64.v" line 256: Output port <WR_FULL> of the instance <mainFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_64.v" line 270: Output port <FULL> of the instance <sgRxFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_64.v" line 283: Output port <FULL> of the instance <sgTxFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_64.v" line 369: Output port <EMPTY> of the instance <sgListReader> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <rWideRst>.
    Found 1-bit register for signal <rRst>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <rx_port_64> synthesized.

Synthesizing Unit <fifo_packer_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\fifo_packer_64.v".
    Found 1-bit register for signal <rPackedDone>.
    Found 1-bit register for signal <rPackedErr>.
    Found 1-bit register for signal <rPackedFlush>.
    Found 1-bit register for signal <rPackedFlushed>.
    Found 96-bit register for signal <rPackedData>.
    Found 64-bit register for signal <rDataIn>.
    Found 2-bit register for signal <rDataInEn>.
    Found 64-bit register for signal <rDataMasked>.
    Found 2-bit register for signal <rDataMaskedEn>.
    Found 2-bit register for signal <rPackedCount>.
    Found 2-bit subtractor for signal <rPackedCount[1]_rPackedCount[1]_sub_17_OUT> created at line 116.
    Found 2-bit adder for signal <rPackedCount[1]_rDataMaskedEn[1]_add_15_OUT> created at line 116.
    Found 64-bit shifter logical left for signal <wMask> created at line 89
    Found 96-bit shifter logical left for signal <GND_119_o_rPackedCount[0]_shift_left_20_OUT> created at line 120
    Found 96-bit shifter logical right for signal <rPackedData[95]_rPackedCount[1]_shift_right_22_OUT> created at line 122
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 234 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <fifo_packer_64> synthesized.

Synthesizing Unit <async_fifo_fwft>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\async_fifo_fwft.v".
        C_WIDTH = 64
        C_DEPTH = 1024
        C_REAL_DEPTH = 1024
        C_DEPTH_BITS = 10
        C_DEPTH_P1_BITS = 11
    Found 1-bit register for signal <rDataValid>.
    Found 1-bit register for signal <rCacheValid>.
    Found 1-bit register for signal <rFifoDataValid>.
    Found 64-bit register for signal <rData>.
    Found 64-bit register for signal <rCache>.
    Found 2-bit register for signal <rCount>.
    Found 2-bit subtractor for signal <rCount[1]_GND_121_o_sub_7_OUT> created at line 118.
    Found 2-bit adder for signal <rCount[1]_GND_121_o_add_4_OUT> created at line 118.
    Found 2-bit comparator greater for signal <rCount[1]_PWR_123_o_LessThan_1_o> created at line 87
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 133 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <async_fifo_fwft> synthesized.

Synthesizing Unit <async_fifo_1>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\async_fifo.v".
        C_WIDTH = 64
        C_DEPTH = 1024
        C_REAL_DEPTH = 1024
        C_DEPTH_BITS = 10
        C_DEPTH_P1_BITS = 11
    Summary:
	no macro.
Unit <async_fifo_1> synthesized.

Synthesizing Unit <ram_2clk_1w_1r_1>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ram_2clk_1w_1r.v".
        C_RAM_WIDTH = 64
        C_RAM_DEPTH = 1024
        C_RAM_ADDR_BITS = 10
    Found 1024x64-bit dual-port RAM <Mram_rRAM> for signal <rRAM>.
    Found 64-bit register for signal <rDout>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <ram_2clk_1w_1r_1> synthesized.

Synthesizing Unit <async_cmp_1>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\async_fifo.v".
        C_DEPTH_BITS = 10
        N = 9
    Found 1-bit register for signal <rEmpty>.
    Found 1-bit register for signal <rRdValid>.
    Found 1-bit register for signal <rFull>.
    Found 1-bit register for signal <rDir>.
    Found 10-bit comparator equal for signal <WR_PTR[9]_RD_PTR_P1[9]_equal_1_o> created at line 173
    Found 10-bit comparator equal for signal <WR_PTR_P1[9]_RD_PTR[9]_equal_2_o> created at line 174
    Found 10-bit comparator equal for signal <WR_PTR[9]_RD_PTR[9]_equal_3_o> created at line 175
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <async_cmp_1> synthesized.

Synthesizing Unit <rd_ptr_empty_1>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\async_fifo.v".
        C_DEPTH_BITS = 10
    Found 10-bit register for signal <rRdPtr>.
    Found 10-bit register for signal <rRdPtrP1>.
    Found 10-bit register for signal <rBin>.
    Found 10-bit register for signal <rBinP1>.
    Found 1-bit register for signal <rEmpty2>.
    Found 1-bit register for signal <rEmpty>.
    Found 10-bit adder for signal <rBin[9]_GND_125_o_add_6_OUT> created at line 244.
    Found 10-bit adder for signal <rBinP1[9]_GND_125_o_add_8_OUT> created at line 245.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rd_ptr_empty_1> synthesized.

Synthesizing Unit <wr_ptr_full_1>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\async_fifo.v".
        C_DEPTH_BITS = 10
    Found 10-bit register for signal <rPtr>.
    Found 10-bit register for signal <rPtrP1>.
    Found 10-bit register for signal <rBin>.
    Found 10-bit register for signal <rBinP1>.
    Found 1-bit register for signal <rFull2>.
    Found 1-bit register for signal <rFull>.
    Found 10-bit adder for signal <rBin[9]_GND_127_o_add_6_OUT> created at line 304.
    Found 10-bit adder for signal <rBinP1[9]_GND_127_o_add_8_OUT> created at line 305.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <wr_ptr_full_1> synthesized.

Synthesizing Unit <sync_fifo_1>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\sync_fifo.v".
        C_WIDTH = 64
        C_DEPTH = 1024
        C_PROVIDE_COUNT = 1
        C_REAL_DEPTH = 1024
        C_DEPTH_BITS = 10
        C_DEPTH_P1_BITS = 11
    Found 11-bit register for signal <rWrPtrPlus1>.
    Found 11-bit register for signal <rRdPtr>.
    Found 11-bit register for signal <rRdPtrPlus1>.
    Found 1-bit register for signal <rEmpty>.
    Found 1-bit register for signal <rFull>.
    Found 11-bit register for signal <provide_count.rCount>.
    Found 11-bit register for signal <rWrPtr>.
    Found 11-bit subtractor for signal <provide_count._rCount> created at line 185.
    Found 11-bit adder for signal <rWrPtrPlus1[10]_GND_129_o_add_5_OUT> created at line 113.
    Found 11-bit adder for signal <rRdPtrPlus1[10]_GND_129_o_add_13_OUT> created at line 137.
    Found 11-bit comparator equal for signal <rWrPtr[10]_rRdPtr[10]_equal_18_o> created at line 154
    Found 11-bit comparator equal for signal <rWrPtr[10]_rRdPtrPlus1[10]_equal_19_o> created at line 154
    Found 10-bit comparator equal for signal <rWrPtr[9]_rRdPtr[9]_equal_21_o> created at line 166
    Found 1-bit comparator not equal for signal <n0029> created at line 166
    Found 10-bit comparator equal for signal <rWrPtrPlus1[9]_rRdPtr[9]_equal_23_o> created at line 167
    Found 1-bit comparator not equal for signal <n0034> created at line 167
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <sync_fifo_1> synthesized.

Synthesizing Unit <ram_1clk_1w_1r_1>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ram_1clk_1w_1r.v".
        C_RAM_WIDTH = 64
        C_RAM_DEPTH = 1024
        C_RAM_ADDR_BITS = 10
    Found 1024x64-bit dual-port RAM <Mram_rRAM> for signal <rRAM>.
    Found 64-bit register for signal <rDout>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <ram_1clk_1w_1r_1> synthesized.

Synthesizing Unit <sg_list_requester>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\sg_list_requester.v".
        C_FIFO_DATA_WIDTH = 64
        C_FIFO_DEPTH = 1024
        C_MAX_READ_REQ = 2
        C_FIFO_DEPTH_WIDTH = 11
        C_WORDS_PER_ELEM = 4
        C_MAX_ELEMS = 200
        C_MAX_ENTRIES = 800
        C_FIFO_COUNT_THRESH = 224
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <rState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <_rState>.
    Found 1-bit register for signal <rAddrHiValid>.
    Found 1-bit register for signal <rAddrLoValid>.
    Found 1-bit register for signal <rLenValid>.
    Found 8-bit register for signal <rState>.
    Found 1-bit register for signal <rDone>.
    Found 1-bit register for signal <rDelay>.
    Found 64-bit register for signal <rAddr>.
    Found 3-bit register for signal <rCarry>.
    Found 32-bit register for signal <rBufWords>.
    Found 4-bit register for signal <rValsProp>.
    Found 11-bit register for signal <rPageRem>.
    Found 1-bit register for signal <rPageSpill>.
    Found 11-bit register for signal <rPreLen>.
    Found 3-bit register for signal <rMaxPayloadTrain>.
    Found 3-bit register for signal <rMaxPayloadShift>.
    Found 10-bit register for signal <rMaxPayload>.
    Found 1-bit register for signal <rPayloadSpill>.
    Found 10-bit register for signal <rLen>.
    Found 1-bit register for signal <rBufWordsEQ0Hi>.
    Found 1-bit register for signal <rBufWordsEQ0Lo>.
    Found 1-bit register for signal <rUserRst>.
    Found 11-bit register for signal <rAckCount>.
    Found 1-bit register for signal <rRecvdAll>.
    Found 32-bit register for signal <rData>.
    Found finite state machine <FSM_13> for signal <rState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 11                                             |
    | Outputs            | 11                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000001                                       |
    | Power Up State     | 00000001                                       |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <_rBufWords> created at line 192.
    Found 17-bit adder for signal <GND_131_o_GND_131_o_add_21_OUT> created at line 188.
    Found 17-bit adder for signal <n0167> created at line 189.
    Found 17-bit adder for signal <n0170> created at line 190.
    Found 16-bit adder for signal <rAddr[63]_GND_131_o_add_27_OUT> created at line 191.
    Found 11-bit adder for signal <n0159> created at line 193.
    Found 11-bit subtractor for signal <_n0206> created at line 275.
    Found 11-bit adder for signal <rAckCount[10]_GND_131_o_sub_74_OUT> created at line 275.
    Found 10-bit shifter logical left for signal <_rMaxPayload> created at line 121
    Found 32-bit comparator greater for signal <_rPageSpill> created at line 194
    Found 3-bit comparator greater for signal <PWR_132_o_CONFIG_MAX_READ_REQUEST_SIZE[2]_LessThan_36_o> created at line 196
    Found 3-bit comparator greater for signal <GND_131_o_rMaxPayloadTrain[2]_LessThan_38_o> created at line 197
    Found 11-bit comparator greater for signal <_rPayloadSpill> created at line 199
    Found 11-bit comparator greater for signal <FIFO_COUNT[10]_GND_131_o_LessThan_47_o> created at line 224
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 205 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <sg_list_requester> synthesized.

Synthesizing Unit <rx_port_requester_mux>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_requester_mux.v".
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <rState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <_rState>.
    Found 2-bit register for signal <rState>.
    Found 10-bit register for signal <rLen>.
    Found 64-bit register for signal <rAddr>.
    Found 1-bit register for signal <rSgRxAck>.
    Found 1-bit register for signal <rSgTxAck>.
    Found 1-bit register for signal <rMainAck>.
    Found 1-bit register for signal <rAck>.
    Found 1-bit register for signal <rRxReqAck>.
    Found finite state machine <FSM_14> for signal <rState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rx_port_requester_mux> synthesized.

Synthesizing Unit <sg_list_reader_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\sg_list_reader_64.v".
        C_DATA_WIDTH = 64
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <rRdState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <_rRdState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <rCapState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <_rCapState>.
    Found 2-bit register for signal <rCapState>.
    Found 64-bit register for signal <rData>.
    Found 1-bit register for signal <rFifoValid>.
    Found 1-bit register for signal <rDataValid>.
    Found 64-bit register for signal <rAddr>.
    Found 32-bit register for signal <rLen>.
    Found 2-bit register for signal <rRdState>.
    Found finite state machine <FSM_15> for signal <rRdState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Power Up State     | 01                                             |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <rCapState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 162 D-type flip-flop(s).
	inferred   2 Finite State Machine(s).
Unit <sg_list_reader_64> synthesized.

Synthesizing Unit <rx_port_reader>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_reader.v".
        C_DATA_WIDTH = 64
        C_FIFO_DEPTH = 1024
        C_MAX_READ_REQ = 2
        C_DATA_WORD_WIDTH = 2
        C_FIFO_WORDS = 32'b00000000000000000000100000000000
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <rMainState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <_rMainState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <rRxState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <_rRxState>.
    Found 1-bit register for signal <rTxnOffLastValid>.
    Found 1-bit register for signal <rTxnLenValid>.
    Found 1-bit register for signal <rTxnDoneAck>.
    Found 2-bit register for signal <rRxDataEn>.
    Found 6-bit register for signal <rMainState>.
    Found 32-bit register for signal <rOffLast>.
    Found 32-bit register for signal <rReadWords>.
    Found 1-bit register for signal <rReadWordsZero>.
    Found 1-bit register for signal <rStart>.
    Found 4-bit register for signal <rFlushed>.
    Found 32-bit register for signal <rDoneLen>.
    Found 1-bit register for signal <rTxnDone>.
    Found 8-bit register for signal <rRxState>.
    Found 1-bit register for signal <rSgRen>.
    Found 32-bit register for signal <rWords>.
    Found 32-bit register for signal <rBufWords>.
    Found 32-bit register for signal <rBufWordsInit>.
    Found 1-bit register for signal <rLargeBuf>.
    Found 64-bit register for signal <rAddr>.
    Found 3-bit register for signal <rCarry>.
    Found 4-bit register for signal <rValsProp>.
    Found 11-bit register for signal <rPageRem>.
    Found 1-bit register for signal <rPageSpill>.
    Found 1-bit register for signal <rPageSpillInit>.
    Found 1-bit register for signal <rCopyBufWords>.
    Found 1-bit register for signal <rUseInit>.
    Found 11-bit register for signal <rPreLen>.
    Found 3-bit register for signal <rMaxPayloadTrain>.
    Found 3-bit register for signal <rMaxPayloadShift>.
    Found 10-bit register for signal <rMaxPayload>.
    Found 1-bit register for signal <rPayloadSpill>.
    Found 1-bit register for signal <rMaxLen>.
    Found 10-bit register for signal <rLen>.
    Found 1-bit register for signal <rLenEQWordsHi>.
    Found 1-bit register for signal <rLenEQWordsLo>.
    Found 1-bit register for signal <rLenEQBufWordsHi>.
    Found 1-bit register for signal <rLenEQBufWordsLo>.
    Found 32-bit register for signal <rRecvdWords>.
    Found 32-bit register for signal <rReqdWords>.
    Found 32-bit register for signal <rPartWords>.
    Found 11-bit register for signal <rAckCount>.
    Found 1-bit register for signal <rAckCountEQ0>.
    Found 1-bit register for signal <rPartWordsRecvd>.
    Found 32-bit register for signal <rRequestingWords>.
    Found 32-bit register for signal <rAvailWords>.
    Found 1-bit register for signal <rCarryInv>.
    Found 1-bit register for signal <rSpaceAvail>.
    Found 1-bit register for signal <rLastDoneRead>.
    Found 1-bit register for signal <rPartialDone>.
    Found 1-bit register for signal <rReqPartialDone>.
    Found 1-bit register for signal <rErr>.
    Found 32-bit register for signal <rTxnData>.
    Found finite state machine <FSM_17> for signal <rMainState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 21                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <rRxState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26                                             |
    | Inputs             | 12                                             |
    | Outputs            | 13                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000001                                       |
    | Power Up State     | 00000001                                       |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <rWords[31]_GND_134_o_sub_70_OUT> created at line 337.
    Found 32-bit subtractor for signal <_rBufWords> created at line 339.
    Found 17-bit subtractor for signal <n0270> created at line 467.
    Found 16-bit subtractor for signal <rRequestingWords[31]_CHNL_RX_CONSUMED[31]_sub_135_OUT> created at line 468.
    Found 16-bit subtractor for signal <_rAvailWords<31:16>> created at line 468.
    Found 17-bit adder for signal <GND_134_o_GND_134_o_add_60_OUT> created at line 333.
    Found 17-bit adder for signal <n0326> created at line 334.
    Found 17-bit adder for signal <n0329> created at line 335.
    Found 16-bit adder for signal <rAddr[63]_GND_134_o_add_66_OUT> created at line 336.
    Found 11-bit adder for signal <n0318> created at line 340.
    Found 32-bit adder for signal <rRecvdWords[31]_GND_134_o_add_121_OUT> created at line 443.
    Found 32-bit adder for signal <rReqdWords[31]_GND_134_o_add_124_OUT> created at line 449.
    Found 32-bit adder for signal <_rRequestingWords> created at line 466.
    Found 11-bit subtractor for signal <_n0397> created at line 455.
    Found 11-bit adder for signal <rAckCount[10]_GND_134_o_sub_128_OUT> created at line 455.
    Found 10-bit shifter logical left for signal <_rMaxPayload> created at line 157
    Found 32-bit comparator greater for signal <_rLargeBuf> created at line 332
    Found 32-bit comparator greater for signal <_rPageSpillInit> created at line 341
    Found 32-bit comparator greater for signal <_rPageSpill> created at line 342
    Found 3-bit comparator greater for signal <PWR_135_o_CONFIG_MAX_READ_REQUEST_SIZE[2]_LessThan_80_o> created at line 344
    Found 3-bit comparator greater for signal <GND_134_o_rMaxPayloadTrain[2]_LessThan_82_o> created at line 345
    Found 11-bit comparator greater for signal <_rPayloadSpill> created at line 347
    Found 16-bit comparator equal for signal <_rLenEQWordsLo> created at line 351
    Found 16-bit comparator equal for signal <_rLenEQBufWordsLo> created at line 353
    Found 32-bit comparator lessequal for signal <n0186> created at line 465
    Found 32-bit comparator lessequal for signal <n0193> created at line 469
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred 546 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   2 Finite State Machine(s).
Unit <rx_port_reader> synthesized.

Synthesizing Unit <rx_port_channel_gate>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_port_channel_gate.v".
        C_DATA_WIDTH = 64
    Found 1-bit register for signal <rAckd>.
    Found 32-bit register for signal <rConsumed>.
    Found 32-bit register for signal <rConsumedStable>.
    Found 1-bit register for signal <rCountRead>.
    Found 32-bit register for signal <rConsumedSample>.
    Found 1-bit register for signal <rChnlRxAck>.
    Found 32-bit adder for signal <rConsumed[31]_GND_135_o_add_9_OUT> created at line 148.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
Unit <rx_port_channel_gate> synthesized.

Synthesizing Unit <cross_domain_signal>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\cross_domain_signal.v".
    Summary:
	no macro.
Unit <cross_domain_signal> synthesized.

Synthesizing Unit <syncff>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\syncff.v".
    Summary:
	no macro.
Unit <syncff> synthesized.

Synthesizing Unit <ff>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ff.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ff> synthesized.

Synthesizing Unit <tx_port_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_64.v".
        C_DATA_WIDTH = 64
        C_FIFO_DEPTH = 512
        C_FIFO_DEPTH_WIDTH = 10
    Found 5-bit register for signal <rWideRst>.
    Found 1-bit register for signal <rRst>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <tx_port_64> synthesized.

Synthesizing Unit <tx_port_channel_gate_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_channel_gate_64.v".
        C_DATA_WIDTH = 64
        C_FIFO_DEPTH = 8
        C_FIFO_DATA_WIDTH = 65
    Set property "RAM_STYLE = DISTRIBUTED" for instance <fifo>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <rState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <_rState>.
    Found 1-bit register for signal <rChnlLast>.
    Found 32-bit register for signal <rChnlLen>.
    Found 31-bit register for signal <rChnlOff>.
    Found 2-bit register for signal <rState>.
    Found 1-bit register for signal <rFifoWen>.
    Found 65-bit register for signal <rFifoData>.
    Found 1-bit register for signal <rAck>.
    Found 1-bit register for signal <rPause>.
    Found 1-bit register for signal <rClosed>.
    Found 1-bit register for signal <rChnlTx>.
    Found finite state machine <FSM_19> for signal <rState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | CHNL_CLK (rising_edge)                         |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 134 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tx_port_channel_gate_64> synthesized.

Synthesizing Unit <async_fifo_2>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\async_fifo.v".
        C_WIDTH = 65
        C_DEPTH = 8
        C_REAL_DEPTH = 8
        C_DEPTH_BITS = 3
        C_DEPTH_P1_BITS = 4
    Summary:
	no macro.
Unit <async_fifo_2> synthesized.

Synthesizing Unit <ram_2clk_1w_1r_2>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ram_2clk_1w_1r.v".
        C_RAM_WIDTH = 65
        C_RAM_DEPTH = 8
        C_RAM_ADDR_BITS = 3
    Found 8x65-bit dual-port RAM <Mram_rRAM> for signal <rRAM>.
    Found 65-bit register for signal <rDout>.
    Summary:
	inferred   1 RAM(s).
	inferred  65 D-type flip-flop(s).
Unit <ram_2clk_1w_1r_2> synthesized.

Synthesizing Unit <async_cmp_2>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\async_fifo.v".
        C_DEPTH_BITS = 3
        N = 2
    Found 1-bit register for signal <rEmpty>.
    Found 1-bit register for signal <rRdValid>.
    Found 1-bit register for signal <rFull>.
    Found 1-bit register for signal <rDir>.
    Found 3-bit comparator equal for signal <WR_PTR[2]_RD_PTR_P1[2]_equal_1_o> created at line 173
    Found 3-bit comparator equal for signal <WR_PTR_P1[2]_RD_PTR[2]_equal_2_o> created at line 174
    Found 3-bit comparator equal for signal <WR_PTR[2]_RD_PTR[2]_equal_3_o> created at line 175
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <async_cmp_2> synthesized.

Synthesizing Unit <rd_ptr_empty_2>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\async_fifo.v".
        C_DEPTH_BITS = 3
    Found 3-bit register for signal <rRdPtr>.
    Found 3-bit register for signal <rRdPtrP1>.
    Found 3-bit register for signal <rBin>.
    Found 3-bit register for signal <rBinP1>.
    Found 1-bit register for signal <rEmpty2>.
    Found 1-bit register for signal <rEmpty>.
    Found 3-bit adder for signal <rBin[2]_GND_144_o_add_6_OUT> created at line 244.
    Found 3-bit adder for signal <rBinP1[2]_GND_144_o_add_8_OUT> created at line 245.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rd_ptr_empty_2> synthesized.

Synthesizing Unit <wr_ptr_full_2>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\async_fifo.v".
        C_DEPTH_BITS = 3
    Found 3-bit register for signal <rPtr>.
    Found 3-bit register for signal <rPtrP1>.
    Found 3-bit register for signal <rBin>.
    Found 3-bit register for signal <rBinP1>.
    Found 1-bit register for signal <rFull2>.
    Found 1-bit register for signal <rFull>.
    Found 3-bit adder for signal <rBin[2]_GND_146_o_add_6_OUT> created at line 304.
    Found 3-bit adder for signal <rBinP1[2]_GND_146_o_add_8_OUT> created at line 305.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <wr_ptr_full_2> synthesized.

Synthesizing Unit <tx_port_monitor_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_monitor_64.v".
        C_DATA_WIDTH = 64
        C_FIFO_DEPTH = 512
        C_FIFO_DEPTH_THRESH = 508
        C_FIFO_DEPTH_WIDTH = 10
        C_VALID_HIST = 1
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <rState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <_rState>.
    Found 5-bit register for signal <rState>.
    Found 1-bit register for signal <rRead>.
    Found 1-bit register for signal <rDataValid>.
    Found 1-bit register for signal <rEvent>.
    Found 64-bit register for signal <rReadData>.
    Found 32-bit register for signal <rWordsRecvd>.
    Found 32-bit register for signal <rWordsRecvdAdv>.
    Found 1-bit register for signal <rAlmostAllRecvd>.
    Found 1-bit register for signal <rAlmostFull>.
    Found 1-bit register for signal <rLenEQ0Hi>.
    Found 1-bit register for signal <rLenEQ0Lo>.
    Found 1-bit register for signal <rLenLE2Lo>.
    Found 1-bit register for signal <rTxErr>.
    Found finite state machine <FSM_20> for signal <rState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <rWordsRecvd[31]_GND_148_o_add_31_OUT> created at line 223.
    Found 32-bit adder for signal <rWordsRecvdAdv[31]_GND_148_o_add_33_OUT> created at line 224.
    Found 10-bit comparator lessequal for signal <n0051> created at line 198
    Found 16-bit comparator lessequal for signal <n0063> created at line 220
    Found 32-bit comparator lessequal for signal <n0069> created at line 225
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 137 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tx_port_monitor_64> synthesized.

Synthesizing Unit <tx_port_buffer_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_buffer_64.v".
        C_FIFO_DATA_WIDTH = 64
        C_FIFO_DEPTH = 512
        C_FIFO_DEPTH_WIDTH = 10
        C_RD_EN_HIST = 2
        C_FIFO_RD_EN_HIST = 2
        C_CONSUME_HIST = 3
        C_COUNT_HIST = 3
        C_LEN_LAST_HIST = 1
    Set property "RAM_STYLE = BLOCK" for instance <fifo>.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_buffer_64.v" line 120: Output port <FULL> of the instance <fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_buffer_64.v" line 120: Output port <EMPTY> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rRen>.
    Found 2-bit register for signal <rCount>.
    Found 5-bit register for signal <rCountHist<4:0>>.
    Found 2-bit register for signal <rRdEnHist>.
    Found 1-bit register for signal <rFifoRdEn>.
    Found 2-bit register for signal <rFifoRdEnHist>.
    Found 6-bit register for signal <rConsumedHist>.
    Found 1-bit register for signal <rLenLastHist>.
    Found 64-bit register for signal <rFifoData>.
    Found 96-bit register for signal <rData>.
    Found 2-bit register for signal <rRdPtr>.
    Found 2-bit register for signal <rWrPtr>.
    Found 4-bit register for signal <rLenLSB>.
    Found 4-bit register for signal <rLenLast>.
    Found 1-bit register for signal <rLenValid>.
    Found 2-bit subtractor for signal <wConsumed> created at line 139.
    Found 2-bit subtractor for signal <rCount[1]_rRen_sub_21_OUT> created at line 156.
    Found 2-bit subtractor for signal <_rCount> created at line 156.
    Found 2-bit adder for signal <rCount[1]_GND_149_o_add_19_OUT> created at line 156.
    Found 2-bit adder for signal <rRdPtr[1]_GND_149_o_add_39_OUT> created at line 194.
    Found 2-bit adder for signal <rWrPtr[1]_GND_149_o_add_41_OUT> created at line 195.
    Found 1-bit adder for signal <LEN_LSB[0]_PWR_150_o_add_43_OUT<0>> created at line 197.
    Found 96-bit shifter logical left for signal <GND_149_o_rCountHist[4]_shift_left_27_OUT> created at line 178
    Found 96-bit shifter logical right for signal <rData[95]_rConsumedHist[5]_shift_right_29_OUT> created at line 180
    Found 1-bit 4-to-1 multiplexer for signal <wLenOdd> created at line 136.
    Found 1-bit 4-to-1 multiplexer for signal <wLenLast> created at line 137.
    Found 1-bit 4-to-1 multiplexer for signal <rWrPtr[1]_rLenLSB[3]_Mux_44_o> created at line 197.
    Found 1-bit 4-to-1 multiplexer for signal <rWrPtr[1]_rLenLast[3]_Mux_46_o> created at line 199.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 193 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <tx_port_buffer_64> synthesized.

Synthesizing Unit <sync_fifo_2>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\sync_fifo.v".
        C_WIDTH = 64
        C_DEPTH = 512
        C_PROVIDE_COUNT = 1
        C_REAL_DEPTH = 512
        C_DEPTH_BITS = 9
        C_DEPTH_P1_BITS = 10
    Found 10-bit register for signal <rWrPtrPlus1>.
    Found 10-bit register for signal <rRdPtr>.
    Found 10-bit register for signal <rRdPtrPlus1>.
    Found 1-bit register for signal <rEmpty>.
    Found 1-bit register for signal <rFull>.
    Found 10-bit register for signal <provide_count.rCount>.
    Found 10-bit register for signal <rWrPtr>.
    Found 10-bit subtractor for signal <provide_count._rCount> created at line 185.
    Found 10-bit adder for signal <rWrPtrPlus1[9]_GND_150_o_add_5_OUT> created at line 113.
    Found 10-bit adder for signal <rRdPtrPlus1[9]_GND_150_o_add_13_OUT> created at line 137.
    Found 10-bit comparator equal for signal <rWrPtr[9]_rRdPtr[9]_equal_18_o> created at line 154
    Found 10-bit comparator equal for signal <rWrPtr[9]_rRdPtrPlus1[9]_equal_19_o> created at line 154
    Found 9-bit comparator equal for signal <rWrPtr[8]_rRdPtr[8]_equal_21_o> created at line 166
    Found 1-bit comparator not equal for signal <n0029> created at line 166
    Found 9-bit comparator equal for signal <rWrPtrPlus1[8]_rRdPtr[8]_equal_23_o> created at line 167
    Found 1-bit comparator not equal for signal <n0034> created at line 167
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <sync_fifo_2> synthesized.

Synthesizing Unit <ram_1clk_1w_1r_2>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ram_1clk_1w_1r.v".
        C_RAM_WIDTH = 64
        C_RAM_DEPTH = 512
        C_RAM_ADDR_BITS = 9
    Found 512x64-bit dual-port RAM <Mram_rRAM> for signal <rRAM>.
    Found 64-bit register for signal <rDout>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <ram_1clk_1w_1r_2> synthesized.

Synthesizing Unit <tx_port_writer>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_port_writer.v".
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <rMainState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <_rMainState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <rTxState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <_rTxState>.
    Found 1-bit register for signal <rTxnDoneAck>.
    Found 1-bit register for signal <rSgErr>.
    Found 1-bit register for signal <rTxReqAck>.
    Found 1-bit register for signal <rTxSent>.
    Found 8-bit register for signal <rMainState>.
    Found 32-bit register for signal <rOffLast>.
    Found 1-bit register for signal <rWordsEQ0>.
    Found 1-bit register for signal <rStarted>.
    Found 32-bit register for signal <rDoneLen>.
    Found 1-bit register for signal <rTxErrd>.
    Found 8-bit register for signal <rTxState>.
    Found 32-bit register for signal <rSentWords>.
    Found 32-bit register for signal <rWords>.
    Found 32-bit register for signal <rBufWords>.
    Found 32-bit register for signal <rBufWordsInit>.
    Found 64-bit register for signal <rAddr>.
    Found 3-bit register for signal <rCarry>.
    Found 1-bit register for signal <rValsPropagated>.
    Found 6-bit register for signal <rValsProp>.
    Found 1-bit register for signal <rLargeBuf>.
    Found 11-bit register for signal <rPageRem>.
    Found 1-bit register for signal <rPageSpill>.
    Found 1-bit register for signal <rPageSpillInit>.
    Found 1-bit register for signal <rCopyBufWords>.
    Found 1-bit register for signal <rUseInit>.
    Found 11-bit register for signal <rPreLen>.
    Found 3-bit register for signal <rMaxPayloadSize>.
    Found 3-bit register for signal <rMaxPayloadShift>.
    Found 10-bit register for signal <rMaxPayload>.
    Found 1-bit register for signal <rPayloadSpill>.
    Found 1-bit register for signal <rMaxLen>.
    Found 10-bit register for signal <rLen>.
    Found 32-bit register for signal <rSendingWords>.
    Found 1-bit register for signal <rAvail>.
    Found 2-bit register for signal <rTxnDone>.
    Found 10-bit register for signal <rLastLen>.
    Found 1-bit register for signal <rLastLenEQ0>.
    Found 1-bit register for signal <rLenEQWords>.
    Found 1-bit register for signal <rLenEQBufWords>.
    Found 10-bit register for signal <rAckCount>.
    Found 1-bit register for signal <rNotRequesting>.
    Found 64-bit register for signal <rReqAddr>.
    Found 10-bit register for signal <rReqLen>.
    Found 1-bit register for signal <rReqLast>.
    Found 1-bit register for signal <rDone>.
    Found 1-bit register for signal <rLastDoneRead>.
    Found 1-bit register for signal <rPartialDone>.
    Found 1-bit register for signal <rReqPartialDone>.
    Found 1-bit register for signal <rTxnAck>.
    Found finite state machine <FSM_21> for signal <rMainState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 11                                             |
    | Outputs            | 14                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000001                                       |
    | Power Up State     | 00000001                                       |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <rTxState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26                                             |
    | Inputs             | 13                                             |
    | Outputs            | 14                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST_rSgErr_OR_2718_o (positive)                |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000001                                       |
    | Power Up State     | 00000001                                       |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <rWords[31]_GND_152_o_sub_78_OUT> created at line 334.
    Found 32-bit subtractor for signal <_rBufWords> created at line 336.
    Found 11-bit adder for signal <n0355[10:0]> created at line 288.
    Found 17-bit adder for signal <GND_152_o_GND_152_o_add_65_OUT> created at line 329.
    Found 17-bit adder for signal <n0331> created at line 330.
    Found 17-bit adder for signal <n0334> created at line 331.
    Found 16-bit adder for signal <rAddr[63]_GND_152_o_add_71_OUT> created at line 332.
    Found 32-bit adder for signal <_rSentWords> created at line 333.
    Found 32-bit adder for signal <_rSendingWords> created at line 347.
    Found 10-bit subtractor for signal <wLastLen> created at line 286.
    Found 10-bit subtractor for signal <_n0392> created at line 457.
    Found 10-bit adder for signal <_n0393> created at line 457.
    Found 10-bit adder for signal <rAckCount[9]_GND_152_o_sub_136_OUT> created at line 457.
    Found 10-bit shifter logical left for signal <_rMaxPayload> created at line 142
    Found 32-bit comparator greater for signal <_rLargeBuf> created at line 328
    Found 32-bit comparator greater for signal <_rPageSpillInit> created at line 338
    Found 32-bit comparator greater for signal <_rPageSpill> created at line 339
    Found 3-bit comparator greater for signal <PWR_154_o_rMaxPayloadSize[2]_LessThan_87_o> created at line 342
    Found 11-bit comparator greater for signal <_rPayloadSpill> created at line 344
    Found 32-bit comparator lessequal for signal <n0143> created at line 348
    Found 32-bit comparator equal for signal <_rLenEQWords> created at line 352
    Found 32-bit comparator equal for signal <_rLenEQBufWords> created at line 353
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 467 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   2 Finite State Machine(s).
Unit <tx_port_writer> synthesized.

Synthesizing Unit <rx_engine_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_engine_64.v".
        C_PCI_DATA_WIDTH = 64
        C_NUM_CHNL = 4'b0001
        C_MAX_READ_REQ_BYTES = 512
        C_TAG_WIDTH = 5
        C_ALTERA = 0
        C_PCI_DATA_WORD = 32'b00000000000000000000000000000010
        C_PCI_DATA_COUNT_WIDTH = 2
    Found 1-bit register for signal <rValidIn>.
    Found 64-bit register for signal <rDataIn>.
    Found 1-bit register for signal <rKeepBothIn>.
    Found 1-bit register for signal <rLastIn>.
    Found 1-bit register for signal <rLenOneIn>.
    Found 3-bit register for signal <rReqState>.
    Found 1-bit register for signal <rReqWen>.
    Found 1-bit register for signal <rRNW>.
    Found 3-bit register for signal <rTC>.
    Found 1-bit register for signal <rTD>.
    Found 1-bit register for signal <rEP>.
    Found 2-bit register for signal <rAttr>.
    Found 10-bit register for signal <rReqLen>.
    Found 16-bit register for signal <rReqId>.
    Found 8-bit register for signal <rReqTag>.
    Found 4-bit register for signal <rBE>.
    Found 1-bit register for signal <r3DWHeader>.
    Found 32-bit register for signal <rReqData>.
    Found 30-bit register for signal <rReqAddr>.
    Found 3-bit register for signal <rCplState>.
    Found 2-bit register for signal <rDataOutEn>.
    Found 2-bit register for signal <rDataOutCount>.
    Found 1-bit register for signal <rDataDone>.
    Found 1-bit register for signal <rDataErr>.
    Found 1-bit register for signal <rDataValid>.
    Found 1-bit register for signal <rCplErr>.
    Found 1-bit register for signal <rLastCPLD>.
    Found 64-bit register for signal <rDataOut>.
    Found 8-bit register for signal <rChnlShft>.
    Found 3-bit register for signal <rTrigger>.
    Found finite state machine <FSM_23> for signal <rReqState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <rCplState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64-bit shifter logical right for signal <n0223> created at line 373
    Found 2-bit shifter logical left for signal <GND_153_o_rLastIn_shift_left_101_OUT> created at line 476
    Found 12-bit comparator equal for signal <rDataIn[43]_rDataIn[9]_equal_78_o> created at line 421
    Summary:
	inferred 262 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   2 Finite State Machine(s).
Unit <rx_engine_64> synthesized.

Synthesizing Unit <rx_engine_req>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_engine_req.v".
        C_NUM_CHNL = 4'b0001
        C_FIFO_DEPTH = 32'b00000000000000000000000000000110
        C_WR_DATA_WIDTH = 62
        C_RD_DATA_WIDTH = 75
        C_FIFO_WIDTH = 76
    Set property "RAM_STYLE = DISTRIBUTED" for instance <fifo>.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_engine_req.v" line 140: Output port <COUNT> of the instance <fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\rx_engine_req.v" line 140: Output port <FULL> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rRd>.
    Found 1-bit register for signal <rWr>.
    Found 1-bit register for signal <rRen>.
    Found 30-bit register for signal <rAddr>.
    Found 32-bit register for signal <rData>.
    Found 10-bit register for signal <rLen>.
    Found 4-bit register for signal <rBE>.
    Found 3-bit register for signal <rTC>.
    Found 1-bit register for signal <rTD>.
    Found 1-bit register for signal <rEP>.
    Found 2-bit register for signal <rAttr>.
    Found 16-bit register for signal <rId>.
    Found 8-bit register for signal <rTag>.
    Found 2-bit register for signal <rState>.
    Found finite state machine <FSM_25> for signal <rState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6x1-bit multiplier for signal <PWR_156_o_RNW_MuLt_0_OUT> created at line 121.
    Found 109-bit shifter logical right for signal <n0102> created at line 121
    Summary:
	inferred   1 Multiplier(s).
	inferred 110 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <rx_engine_req> synthesized.

Synthesizing Unit <sync_fifo_3>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\sync_fifo.v".
        C_WIDTH = 76
        C_DEPTH = 32'b00000000000000000000000000000110
        C_PROVIDE_COUNT = 0
        C_REAL_DEPTH = 8
        C_DEPTH_BITS = 3
        C_DEPTH_P1_BITS = 4
    Found 4-bit register for signal <rWrPtrPlus1>.
    Found 4-bit register for signal <rRdPtr>.
    Found 4-bit register for signal <rRdPtrPlus1>.
    Found 1-bit register for signal <rEmpty>.
    Found 1-bit register for signal <rFull>.
    Found 4-bit register for signal <rWrPtr>.
    Found 4-bit adder for signal <rWrPtrPlus1[3]_GND_156_o_add_5_OUT> created at line 113.
    Found 4-bit adder for signal <rRdPtrPlus1[3]_GND_156_o_add_13_OUT> created at line 137.
    Found 4-bit comparator equal for signal <rWrPtr[3]_rRdPtr[3]_equal_18_o> created at line 154
    Found 4-bit comparator equal for signal <rWrPtr[3]_rRdPtrPlus1[3]_equal_19_o> created at line 154
    Found 3-bit comparator equal for signal <rWrPtr[2]_rRdPtr[2]_equal_21_o> created at line 166
    Found 1-bit comparator not equal for signal <n0028> created at line 166
    Found 3-bit comparator equal for signal <rWrPtrPlus1[2]_rRdPtr[2]_equal_23_o> created at line 167
    Found 1-bit comparator not equal for signal <n0033> created at line 167
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <sync_fifo_3> synthesized.

Synthesizing Unit <ram_1clk_1w_1r_3>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ram_1clk_1w_1r.v".
        C_RAM_WIDTH = 76
        C_RAM_DEPTH = 8
        C_RAM_ADDR_BITS = 3
    Found 8x76-bit dual-port RAM <Mram_rRAM> for signal <rRAM>.
    Found 76-bit register for signal <rDout>.
    Summary:
	inferred   1 RAM(s).
	inferred  76 D-type flip-flop(s).
Unit <ram_1clk_1w_1r_3> synthesized.

Synthesizing Unit <reorder_queue>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\reorder_queue.v".
        C_PCI_DATA_WIDTH = 64
        C_NUM_CHNL = 4'b0001
        C_MAX_READ_REQ_BYTES = 512
        C_TAG_WIDTH = 5
        C_PCI_DATA_WORD = 32'b00000000000000000000000000000010
        C_PCI_DATA_COUNT_WIDTH = 2
        C_NUM_TAGS = 32
        C_DW_PER_TAG = 128
        C_TAG_DW_COUNT_WIDTH = 8
        C_DATA_ADDR_STRIDE_WIDTH = 6
        C_DATA_ADDR_WIDTH = 11
    Set property "RAM_STYLE = BLOCK" for instance <rams[0].ram>.
    Set property "RAM_STYLE = BLOCK" for instance <rams[1].ram>.
    Set property "RAM_STYLE = DISTRIBUTED" for instance <pktRam>.
    Set property "RAM_STYLE = DISTRIBUTED" for instance <mapRam>.
    Found 32-bit register for signal <rUse>.
    Found 1-bit register for signal <rValid>.
    Found 32-bit register for signal <rUsing>.
    Found 32-bit register for signal <rFinished>.
    Found 5-bit register for signal <rPos>.
    Found 5-bit adder for signal <rPos[4]_GND_158_o_add_4_OUT> created at line 115.
    Found 32-bit shifter logical left for signal <GND_158_o_rPos[4]_shift_left_3_OUT> created at line 114
    Found 1-bit 32-to-1 multiplexer for signal <rPos[4]_rUsing[31]_Mux_5_o> created at line 115.
    Found 1-bit 32-to-1 multiplexer for signal <rPos[4]_rUsing[31]_Mux_6_o> created at line 119.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 102 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <reorder_queue> synthesized.

Synthesizing Unit <ram_1clk_1w_1r_4>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ram_1clk_1w_1r.v".
        C_RAM_WIDTH = 32
        C_RAM_DEPTH = 32'b00000000000000000000100000000000
        C_RAM_ADDR_BITS = 11
    Found 2048x32-bit dual-port RAM <Mram_rRAM> for signal <rRAM>.
    Found 32-bit register for signal <rDout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <ram_1clk_1w_1r_4> synthesized.

Synthesizing Unit <ram_1clk_1w_1r_5>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ram_1clk_1w_1r.v".
        C_RAM_WIDTH = 12
        C_RAM_DEPTH = 32
        C_RAM_ADDR_BITS = 5
    Found 32x12-bit dual-port RAM <Mram_rRAM> for signal <rRAM>.
    Found 12-bit register for signal <rDout>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <ram_1clk_1w_1r_5> synthesized.

Synthesizing Unit <ram_1clk_1w_1r_6>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ram_1clk_1w_1r.v".
        C_RAM_WIDTH = 6
        C_RAM_DEPTH = 32
        C_RAM_ADDR_BITS = 5
    Found 32x6-bit dual-port RAM <Mram_rRAM> for signal <rRAM>.
    Found 6-bit register for signal <rDout>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <ram_1clk_1w_1r_6> synthesized.

Synthesizing Unit <reorder_queue_input>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\reorder_queue_input.v".
        C_PCI_DATA_WIDTH = 64
        C_TAG_WIDTH = 5
        C_TAG_DW_COUNT_WIDTH = 8
        C_DATA_ADDR_STRIDE_WIDTH = 6
        C_DATA_ADDR_WIDTH = 11
        C_PCI_DATA_WORD = 32'b00000000000000000000000000000010
        C_PCI_DATA_WORD_WIDTH = 1
        C_PCI_DATA_COUNT_WIDTH = 2
        C_NUM_TAGS = 32
    Set property "RAM_STYLE = DISTRIBUTED" for instance <countRam>.
    Set property "RAM_STYLE = DISTRIBUTED" for instance <posRam>.
    Found 30-bit register for signal <rTag>.
    Found 320-bit register for signal <rData>.
    Found 6-bit register for signal <rDE>.
    Found 4-bit register for signal <rDECount>.
    Found 6-bit register for signal <rDone>.
    Found 6-bit register for signal <rErr>.
    Found 4-bit register for signal <rDEShifted>.
    Found 24-bit register for signal <rWords>.
    Found 1-bit register for signal <rShifted>.
    Found 1-bit register for signal <rUseCurrCount>.
    Found 1-bit register for signal <rUsePrevCount>.
    Found 8-bit register for signal <rPrevCount>.
    Found 1-bit register for signal <rCountValid>.
    Found 32-bit register for signal <rValidCount>.
    Found 1-bit register for signal <rShift>.
    Found 8-bit register for signal <rCount>.
    Found 2-bit register for signal <rDEShift>.
    Found 1-bit register for signal <rUseCurrPos>.
    Found 1-bit register for signal <rUsePrevPos>.
    Found 12-bit register for signal <rPrevPos>.
    Found 1-bit register for signal <rPosValid>.
    Found 32-bit register for signal <rValidPos>.
    Found 12-bit register for signal <rPosNow>.
    Found 12-bit register for signal <rPos>.
    Found 11-bit register for signal <rBaseAddr>.
    Found 6-bit register for signal <rShiftUp>.
    Found 6-bit register for signal <rShiftDown>.
    Found 22-bit register for signal <rAddr>.
    Found 64-bit register for signal <rDataShifted>.
    Found 1-bit register for signal <rLTE1Pkt>.
    Found 1-bit register for signal <rLTE2Pkt>.
    Found 32-bit register for signal <rFinish>.
    Found 32-bit register for signal <rCountRst>.
    Found 32-bit register for signal <rPosRst>.
    Found 6-bit register for signal <rValid>.
    Found 3-bit subtractor for signal <GND_162_o_GND_162_o_sub_44_OUT> created at line 182.
    Found 3-bit subtractor for signal <n0220> created at line 224.
    Found 8-bit adder for signal <rCount[7]_GND_162_o_add_37_OUT> created at line 168.
    Found 8-bit adder for signal <rPrevCount[7]_GND_162_o_add_38_OUT> created at line 172.
    Found 8-bit adder for signal <wCountClr[7]_GND_162_o_add_39_OUT> created at line 176.
    Found 6-bit adder for signal <rPos[5]_GND_162_o_add_55_OUT> created at line 201.
    Found 6-bit adder for signal <rPos[11]_GND_162_o_add_58_OUT> created at line 201.
    Found 6-bit adder for signal <rPrevPos[5]_GND_162_o_add_61_OUT> created at line 209.
    Found 6-bit adder for signal <rPrevPos[11]_GND_162_o_add_64_OUT> created at line 209.
    Found 6-bit adder for signal <wPosClr[5]_GND_162_o_add_67_OUT> created at line 217.
    Found 6-bit adder for signal <wPosClr[11]_GND_162_o_add_70_OUT> created at line 217.
    Found 11-bit adder for signal <GND_162_o_rBaseAddr[10]_add_77_OUT> created at line 229.
    Found 11-bit adder for signal <GND_162_o_rBaseAddr[10]_add_78_OUT> created at line 229.
    Found 32-bit shifter logical right for signal <rCountRst[31]_rTag[4]_shift_right_33_OUT> created at line 162
    Found 32-bit shifter logical left for signal <GND_162_o_rTag[4]_shift_left_35_OUT> created at line 163
    Found 2-bit shifter logical left for signal <rDE[5]_rShift[0]_shift_left_42_OUT> created at line 181
    Found 2-bit shifter logical right for signal <rDE[5]_GND_162_o_shift_right_44_OUT> created at line 182
    Found 32-bit shifter logical right for signal <rPosRst[31]_rTag[14]_shift_right_50_OUT> created at line 192
    Found 32-bit shifter logical left for signal <GND_162_o_rTag[14]_shift_left_52_OUT> created at line 193
    Found 64-bit shifter logical left for signal <rData[319]_rShiftUp[5]_shift_left_79_OUT> created at line 231
    Found 64-bit shifter logical right for signal <rData[319]_rShiftDown[5]_shift_right_80_OUT> created at line 232
    Found 32-bit shifter logical left for signal <GND_162_o_rTag[24]_shift_left_86_OUT> created at line 235
    Found 5-bit comparator equal for signal <rTag[4]_rTag[9]_equal_32_o> created at line 158
    Found 5-bit comparator equal for signal <rTag[4]_rTag[14]_equal_33_o> created at line 159
    Found 5-bit comparator equal for signal <rTag[14]_rTag[19]_equal_47_o> created at line 185
    Found 5-bit comparator equal for signal <rTag[14]_rTag[24]_equal_48_o> created at line 186
    Found 8-bit comparator lessequal for signal <n0090> created at line 233
    Found 8-bit comparator lessequal for signal <n0092> created at line 234
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 739 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   9 Combinational logic shifter(s).
Unit <reorder_queue_input> synthesized.

Synthesizing Unit <ram_1clk_1w_1r_7>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ram_1clk_1w_1r.v".
        C_RAM_WIDTH = 8
        C_RAM_DEPTH = 32
        C_RAM_ADDR_BITS = 5
    Found 32x8-bit dual-port RAM <Mram_rRAM> for signal <rRAM>.
    Found 8-bit register for signal <rDout>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ram_1clk_1w_1r_7> synthesized.

Synthesizing Unit <ram_1clk_1w_1r_8>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\ram_1clk_1w_1r.v".
        C_RAM_WIDTH = 32'b00000000000000000000000000001100
        C_RAM_DEPTH = 32
        C_RAM_ADDR_BITS = 5
    Found 32x12-bit dual-port RAM <Mram_rRAM> for signal <rRAM>.
    Found 12-bit register for signal <rDout>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <ram_1clk_1w_1r_8> synthesized.

Synthesizing Unit <reorder_queue_output>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\reorder_queue_output.v".
        C_PCI_DATA_WIDTH = 64
        C_NUM_CHNL = 4'b0001
        C_TAG_WIDTH = 5
        C_TAG_DW_COUNT_WIDTH = 8
        C_DATA_ADDR_STRIDE_WIDTH = 6
        C_DATA_ADDR_WIDTH = 11
        C_PCI_DATA_WORD = 32'b00000000000000000000000000000010
        C_PCI_DATA_WORD_WIDTH = 1
        C_PCI_DATA_COUNT_WIDTH = 2
        C_NUM_TAGS = 32
    Found 5-bit register for signal <rTag>.
    Found 11-bit register for signal <rDataAddr>.
    Found 1-bit register for signal <rDone>.
    Found 1-bit register for signal <rErr>.
    Found 2-bit register for signal <rDE>.
    Found 32-bit register for signal <rClear>.
    Found 1-bit register for signal <rTagFinished>.
    Found 8-bit register for signal <rWords>.
    Found 1-bit register for signal <rLTE2Pkts>.
    Found 6-bit register for signal <rShift>.
    Found 1-bit register for signal <rDoneLast>.
    Found 1-bit register for signal <rErrLast>.
    Found 5-bit register for signal <rTagCurr>.
    Found 64-bit register for signal <rData>.
    Found 64-bit register for signal <rDataOut>.
    Found 6-bit register for signal <rDEOut>.
    Found 3-bit register for signal <rDoneOut>.
    Found 3-bit register for signal <rErrOut>.
    Found 2-bit register for signal <rState>.
    Found finite state machine <FSM_26> for signal <rState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <PKT_WORDS[7]_GND_166_o_sub_22_OUT> created at line 162.
    Found 8-bit subtractor for signal <rWords[7]_GND_166_o_sub_32_OUT> created at line 194.
    Found 5-bit adder for signal <wTagNext> created at line 74.
    Found 11-bit adder for signal <rDataAddr[10]_GND_166_o_add_33_OUT> created at line 201.
    Found 32-bit shifter logical left for signal <GND_166_o_rTagCurr[4]_shift_left_23_OUT> created at line 168
    Found 96-bit shifter logical left for signal <GND_166_o_rShift[5]_shift_left_66_OUT> created at line 221
    Found 48-bit shifter logical left for signal <GND_166_o_rShift[5]_shift_left_68_OUT> created at line 222
    Found 48-bit shifter logical left for signal <GND_166_o_rShift[5]_shift_left_69_OUT> created at line 223
    Found 1-bit 32-to-1 multiplexer for signal <rTag[4]_TAG_FINISHED[31]_Mux_9_o> created at line 123.
    Found 1-bit 4-to-1 multiplexer for signal <rState[1]_GND_166_o_Mux_36_o> created at line 124.
    Found 1-bit 4-to-1 multiplexer for signal <rState[1]_GND_166_o_Mux_37_o> created at line 124.
    Found 2-bit 4-to-1 multiplexer for signal <rState[1]_PWR_166_o_wide_mux_38_OUT> created at line 124.
    Found 11-bit 3-to-1 multiplexer for signal <rState[1]_rDataAddr[10]_wide_mux_41_OUT> created at line 124.
    Found 8-bit comparator lessequal for signal <n0020> created at line 163
    Found 8-bit comparator lessequal for signal <n0032> created at line 195
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 215 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <reorder_queue_output> synthesized.

Synthesizing Unit <tx_engine_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_64.v".
        C_PCI_DATA_WIDTH = 64
        C_NUM_CHNL = 4'b0001
        C_TAG_WIDTH = 5
        C_ALTERA = 0
        C_FIFO_DEPTH = 512
        C_FIFO_DEPTH_WIDTH = 10
    Set property "RAM_STYLE = BLOCK" for instance <fifo>.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_64.v" line 163: Output port <FULL> of the instance <fifo> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <tx_engine_64> synthesized.

Synthesizing Unit <tx_engine_upper_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_upper_64.v".
        C_PCI_DATA_WIDTH = 64
        C_NUM_CHNL = 4'b0001
        C_FIFO_DEPTH = 512
        C_TAG_WIDTH = 5
        C_ALTERA = 0
        C_FIFO_DEPTH_WIDTH = 10
        C_MAX_ENTRIES = 32'b00000000000000000000000000010000
        C_DATA_DELAY = 6'b000101
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <rMainState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <_rMainState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <rCapState>.
WARNING:Xst - Value "user" of property "syn_encoding" is not applicable. List of valid values is "default, gray, onehot, sequential" 
    Set property "fsm_encoding = user" for signal <_rCapState>.
    Found 62-bit register for signal <rRdAddr>.
    Found 10-bit register for signal <rRdLen>.
    Found 2-bit register for signal <rRdSgChnl>.
    Found 4-bit register for signal <rWrChnl>.
    Found 62-bit register for signal <rWrAddr>.
    Found 10-bit register for signal <rWrLen>.
    Found 64-bit register for signal <rWrData>.
    Found 4-bit register for signal <rCapState>.
    Found 1-bit register for signal <rRdAck>.
    Found 1-bit register for signal <rWrAck>.
    Found 1-bit register for signal <rIsWr>.
    Found 6-bit register for signal <rCapChnl>.
    Found 62-bit register for signal <rCapAddr>.
    Found 1-bit register for signal <rCapAddr64>.
    Found 10-bit register for signal <rCapLen>.
    Found 1-bit register for signal <rCapIsWr>.
    Found 1-bit register for signal <rExtTagReq>.
    Found 5-bit register for signal <rExtTag>.
    Found 1-bit register for signal <rTxEngRdReqAck>.
    Found 10-bit register for signal <rFifoCount>.
    Found 10-bit register for signal <rMaxEntries>.
    Found 1-bit register for signal <rSpaceAvail>.
    Found 4-bit register for signal <rMainState>.
    Found 10-bit register for signal <rCount>.
    Found 1-bit register for signal <rCountDone>.
    Found 4-bit register for signal <rCountChnl>.
    Found 5-bit register for signal <rCountTag>.
    Found 1-bit register for signal <rCountOdd32>.
    Found 1-bit register for signal <rWrDataRen>.
    Found 5-bit register for signal <rWnR>.
    Found 20-bit register for signal <rChnl>.
    Found 40-bit register for signal <rTag>.
    Found 310-bit register for signal <rAddr>.
    Found 5-bit register for signal <rAddr64>.
    Found 50-bit register for signal <rLen>.
    Found 5-bit register for signal <rLenEQ1>.
    Found 5-bit register for signal <rValid>.
    Found 4-bit register for signal <rRdChnl>.
    Found 10-bit subtractor for signal <rCount[9]_GND_168_o_sub_90_OUT> created at line 370.
    Found 11-bit adder for signal <n0303> created at line 328.
    Found 32-bit adder for signal <n0266> created at line 318.
    Found 64-bit shifter logical right for signal <wRdAddr> created at line 139
    Found 4x4-bit multiplier for signal <wRdReqChnl[3]_PWR_169_o_MuLt_2_OUT> created at line 140.
    Found 10-bit shifter logical right for signal <wRdLen> created at line 140
    Found 2-bit shifter logical right for signal <wRdSgChnl> created at line 141
    Found 64-bit shifter logical right for signal <wWrAddr> created at line 142
    Found 4x4-bit multiplier for signal <wWrReqChnl[3]_PWR_169_o_MuLt_6_OUT> created at line 143.
    Found 10-bit shifter logical right for signal <wWrLen> created at line 143
    Found 64-bit shifter logical right for signal <wWrData> created at line 144
    Found 1-bit shifter logical left for signal <wRdAck_wRdReqChnl[3]_shift_left_36_OUT<0>> created at line 266
    Found 1-bit shifter logical left for signal <wWrReq_wWrReqChnl[3]_shift_left_38_OUT<0>> created at line 266
    Found 4-bit shifter logical right for signal <GND_168_o_rCapIsWr_shift_right_43_OUT> created at line 305
    Found 32-bit shifter logical left for signal <n0315> created at line 318
    Found 1-bit shifter logical left for signal <rSpaceAvail_rCapChnl[3]_shift_left_86_OUT<0>> created at line 352
    Found 4-bit shifter logical left for signal <GND_168_o_rCapIsWr_shift_left_87_OUT> created at line 362
    Found 11-bit comparator greater for signal <_rSpaceAvail> created at line 328
    Found 10-bit comparator lessequal for signal <n0103> created at line 356
    Found 10-bit comparator lessequal for signal <n0113> created at line 371
    Summary:
	inferred   2 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred 799 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred  12 Combinational logic shifter(s).
Unit <tx_engine_upper_64> synthesized.

Synthesizing Unit <tx_engine_selector>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_selector.v".
        C_NUM_CHNL = 4'b0001
    Found 4-bit register for signal <rReqChnl>.
    Found 4-bit register for signal <rReqChnlNext>.
    Found 4-bit register for signal <rChnlNext>.
    Found 4-bit register for signal <rChnlNextNext>.
    Found 1-bit register for signal <rChnlNextDfrnt>.
    Found 1-bit register for signal <rChnlNextNextOn>.
    Found 1-bit register for signal <rReqChnlsSame>.
    Found 1-bit register for signal <rReqChnlNextUpdated>.
    Found 1-bit register for signal <rReq>.
    Found 4-bit adder for signal <rChnlNextNext[3]_GND_174_o_add_13_OUT> created at line 102.
    Found 1-bit shifter logical right for signal <wChnlNextNextOn> created at line 74
    Found 1-bit shifter logical right for signal <wReq> created at line 76
    Found 4-bit comparator not equal for signal <n0024> created at line 103
    Found 4-bit comparator equal for signal <_rReqChnlsSame> created at line 104
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <tx_engine_selector> synthesized.

Synthesizing Unit <tx_engine_formatter_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_formatter_64.v".
        C_PCI_DATA_WIDTH = 64
        C_TRAFFIC_CLASS = 3'b000
        C_RELAXED_ORDER = 1'b0
        C_NO_SNOOP = 1'b0
    Set property "fsm_encoding = user" for signal <rState>.
    Set property "fsm_encoding = user" for signal <_rState>.
WARNING:Xst:647 - Input <CONFIG_COMPLETER_ID<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rDataWen>.
    Found 64-bit register for signal <rData>.
    Found 10-bit register for signal <rLen>.
    Found 62-bit register for signal <rAddr>.
    Found 1-bit register for signal <rAddr64>.
    Found 64-bit register for signal <rPrevData>.
    Found 1-bit register for signal <rInitDone>.
    Found 1-bit register for signal <rDone>.
    Found 2-bit register for signal <rState>.
    Found finite state machine <FSM_27> for signal <rState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Power Up State     | 10                                             |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <n0070> created at line 133.
    Found 10-bit subtractor for signal <rLen[9]_GND_177_o_sub_16_OUT> created at line 146.
    Found 10-bit adder for signal <LEN[9]_GND_177_o_add_12_OUT> created at line 133.
    Found 96-bit shifter logical right for signal <n0054> created at line 105
    Found 96-bit shifter logical right for signal <n0055> created at line 106
    Found 10-bit comparator lessequal for signal <n0015> created at line 129
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 204 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <tx_engine_formatter_64> synthesized.

Synthesizing Unit <tx_engine_lower_64>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\tx_engine_lower_64.v".
        C_PCI_DATA_WIDTH = 64
        C_NUM_CHNL = 4'b0001
        C_ALTERA = 0
WARNING:Xst:647 - Input <CONFIG_COMPLETER_ID<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REQ_ADDR<29:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <rFifoDataValid>.
    Found 1-bit register for signal <rFifoDataEmpty>.
    Found 192-bit register for signal <rFifoData>.
    Found 3-bit register for signal <rState>.
    Found 1-bit register for signal <rComplDone>.
    Found 1-bit register for signal <rValid>.
    Found 1-bit register for signal <rFifoRen>.
    Found 1-bit register for signal <rDone>.
    Found 64-bit register for signal <rData>.
    Found 1-bit register for signal <rLast>.
    Found 1-bit register for signal <rKeep>.
    Found 4-bit register for signal <rChnl>.
    Found 1-bit register for signal <r3DW>.
    Found 10-bit register for signal <rLen>.
    Found 10-bit register for signal <rInitLen>.
    Found 1-bit register for signal <rIsLast>.
    Found 1-bit register for signal <rInitIsLast>.
    Found 1-bit register for signal <rFirst>.
    Found 1-bit register for signal <rFifoRenIssued>.
    Found finite state machine <FSM_28> for signal <rState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 19                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit subtractor for signal <rInitLen[9]_GND_178_o_sub_46_OUT> created at line 330.
    Found 10-bit subtractor for signal <rLen[9]_GND_178_o_sub_52_OUT> created at line 345.
    Found 192-bit shifter logical right for signal <rFifoData[191]_rFifoRen_shift_right_0_OUT> created at line 115
    Found 192-bit shifter logical right for signal <n0144> created at line 115
    Found 3-bit shifter logical right for signal <rFifoDataValid[2]_rFifoRen_shift_right_2_OUT> created at line 116
    Found 3-bit shifter logical right for signal <n0184> created at line 116
    Found 1-bit shifter logical left for signal <PWR_172_o_rChnl[3]_shift_left_44_OUT<0>> created at line 323
    Found 10-bit comparator lessequal for signal <n0086> created at line 331
    Found 10-bit comparator lessequal for signal <n0098> created at line 346
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 295 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   5 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <tx_engine_lower_64> synthesized.

Synthesizing Unit <interrupt>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\interrupt.v".
        C_NUM_CHNL = 4'b0001
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\interrupt.v" line 145: Output port <CFG_INTERRUPT_ASSERT> of the instance <intrCtlr> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <rVect1>.
    Found 2-bit register for signal <rState>.
    Found 32-bit register for signal <rVect0>.
INFO:Xst:1799 - State 11 is never reached in FSM <rState>.
    Found finite state machine <FSM_29> for signal <rState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <interrupt> synthesized.

Synthesizing Unit <interrupt_controller>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\interrupt_controller.v".
    Found 3-bit register for signal <rState>.
INFO:Xst:1799 - State 100 is never reached in FSM <rState>.
    Found finite state machine <FSM_30> for signal <rState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <interrupt_controller> synthesized.

Synthesizing Unit <recv_credit_flow_ctrl>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\ipcore_dir\riffa\recv_credit_flow_ctrl.v".
    Found 8-bit register for signal <rCplHAmt>.
    Found 1-bit register for signal <rCplHAvail>.
    Found 1-bit register for signal <rCplDAvail>.
    Found 1-bit register for signal <rCreditAvail>.
    Found 8-bit register for signal <rCplH>.
    Found 12-bit register for signal <rCplD>.
    Found 13-bit register for signal <rMaxRecv>.
    Found 9-bit register for signal <rCplDAmt>.
    Found 8-bit subtractor for signal <rCplH[7]_rCplHAmt[7]_sub_12_OUT> created at line 104.
    Found 12-bit subtractor for signal <rCplD[11]_rCplDAmt[11]_sub_13_OUT> created at line 105.
    Found 8-bit adder for signal <rCplH[7]_rCplHAmt[7]_add_9_OUT> created at line 100.
    Found 12-bit adder for signal <rCplD[11]_rCplDAmt[11]_add_10_OUT> created at line 101.
    Found 13-bit shifter logical left for signal <GND_181_o_CONFIG_MAX_READ_REQUEST_SIZE[2]_shift_left_1_OUT> created at line 81
    Found 13-bit shifter logical right for signal <n0038> created at line 82
    Found 8-bit comparator lessequal for signal <n0003> created at line 84
    Found 12-bit comparator lessequal for signal <n0005> created at line 85
    WARNING:Xst:2404 -  FFs/Latches <rCplDAmt<11:9>> (without init value) have a constant value of 0 in block <recv_credit_flow_ctrl>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <recv_credit_flow_ctrl> synthesized.

Synthesizing Unit <softMC_pcie_app>.
    Related source file is "C:\Users\Administrator\Desktop\xusp3s_mig\SoftMC-master\hw\boards\ML605\softMC_pcie_app.v".
        C_PCI_DATA_WIDTH = 64
        DQ_WIDTH = 64
WARNING:Xst:647 - Input <CHNL_RX_LEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CHNL_RX_OFF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CHNL_RX_LAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CHNL_TX_ACK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pending_ack>.
    Found 1-bit register for signal <CHNL_RX_ACK>.
    Found 1-bit register for signal <app_en_r>.
    Found 64-bit register for signal <rx_data_r>.
    Found 1-bit register for signal <recv_state>.
    Found 256-bit register for signal <send_data_r>.
    Found 3-bit register for signal <sender_state>.
    Found 1-bit register for signal <old_chnl_rx>.
    Found 3-bit adder for signal <sender_state[2]_GND_182_o_add_13_OUT> created at line 124.
    Found 448-bit shifter logical right for signal <n0051> created at line 142
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 328 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <softMC_pcie_app> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 15
 1024x64-bit dual-port RAM                             : 3
 16x256-bit single-port Read Only RAM                  : 1
 2048x32-bit dual-port RAM                             : 2
 32x12-bit dual-port RAM                               : 2
 32x6-bit dual-port RAM                                : 1
 32x8-bit dual-port RAM                                : 1
 4x3-bit single-port Read Only RAM                     : 1
 512x64-bit dual-port RAM                              : 2
 8x65-bit dual-port RAM                                : 1
 8x76-bit dual-port RAM                                : 1
# Multipliers                                          : 6
 3x3-bit multiplier                                    : 2
 4x3-bit multiplier                                    : 1
 4x4-bit multiplier                                    : 2
 6x1-bit multiplier                                    : 1
# Adders/Subtractors                                   : 263
 1-bit adder                                           : 1
 10-bit adder                                          : 12
 10-bit subtractor                                     : 11
 11-bit adder                                          : 15
 11-bit subtractor                                     : 5
 12-bit adder                                          : 3
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 1
 16-bit adder                                          : 6
 16-bit subtractor                                     : 2
 17-bit adder                                          : 12
 17-bit subtractor                                     : 1
 2-bit adder                                           : 17
 2-bit subtractor                                      : 8
 20-bit subtractor                                     : 1
 28-bit subtractor                                     : 1
 3-bit adder                                           : 16
 3-bit subtractor                                      : 4
 31-bit adder                                          : 1
 32-bit adder                                          : 11
 32-bit subtractor                                     : 6
 4-bit adder                                           : 31
 4-bit subtractor                                      : 3
 5-bit adder                                           : 16
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 15
 6-bit adder                                           : 16
 6-bit subtractor                                      : 7
 7-bit adder                                           : 2
 8-bit adder                                           : 32
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Registers                                            : 3155
 1-bit register                                        : 2050
 10-bit register                                       : 43
 11-bit register                                       : 23
 12-bit register                                       : 10
 128-bit register                                      : 1
 13-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 24
 192-bit register                                      : 1
 2-bit register                                        : 152
 20-bit register                                       : 3
 22-bit register                                       : 2
 24-bit register                                       : 1
 256-bit register                                      : 4
 28-bit register                                       : 5
 3-bit register                                        : 57
 30-bit register                                       : 3
 31-bit register                                       : 1
 310-bit register                                      : 1
 32-bit register                                       : 57
 320-bit register                                      : 1
 4-bit register                                        : 349
 40-bit register                                       : 7
 5-bit register                                        : 63
 50-bit register                                       : 1
 6-bit register                                        : 165
 62-bit register                                       : 4
 64-bit register                                       : 38
 65-bit register                                       : 2
 7-bit register                                        : 2
 76-bit register                                       : 1
 8-bit register                                        : 75
 9-bit register                                        : 3
 96-bit register                                       : 4
# Comparators                                          : 209
 1-bit comparator equal                                : 10
 1-bit comparator not equal                            : 10
 10-bit comparator equal                               : 11
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 8
 11-bit comparator equal                               : 4
 11-bit comparator greater                             : 7
 12-bit comparator equal                               : 1
 12-bit comparator lessequal                           : 3
 16-bit comparator equal                               : 2
 16-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 64
 2-bit comparator greater                              : 5
 2-bit comparator lessequal                            : 2
 3-bit comparator equal                                : 5
 3-bit comparator greater                              : 9
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 8
 32-bit comparator lessequal                           : 4
 32-bit comparator not equal                           : 1
 4-bit comparator equal                                : 4
 4-bit comparator lessequal                            : 10
 4-bit comparator not equal                            : 2
 5-bit comparator equal                                : 4
 5-bit comparator greater                              : 11
 5-bit comparator lessequal                            : 4
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 3
 7-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 5
 9-bit comparator equal                                : 4
# Multiplexers                                         : 1933
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 2-to-1 multiplexer                              : 733
 1-bit 32-to-1 multiplexer                             : 3
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 64-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 264
 10-bit 2-to-1 multiplexer                             : 32
 11-bit 2-to-1 multiplexer                             : 16
 11-bit 3-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 15
 17-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 45
 2-bit 4-to-1 multiplexer                              : 1
 22-bit 2-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 50
 3-bit 3-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 40
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 47
 4-bit 4-to-1 multiplexer                              : 144
 40-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 138
 5-bit 8-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 79
 62-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 23
 65-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 213
 96-bit 2-to-1 multiplexer                             : 5
# Logic shifters                                       : 63
 1-bit shifter logical left                            : 4
 1-bit shifter logical right                           : 4
 10-bit shifter logical left                           : 4
 10-bit shifter logical right                          : 2
 109-bit shifter logical right                         : 1
 13-bit shifter logical left                           : 1
 13-bit shifter logical right                          : 1
 192-bit shifter logical right                         : 2
 2-bit shifter logical left                            : 2
 2-bit shifter logical right                           : 2
 3-bit shifter logical right                           : 2
 30-bit shifter logical right                          : 1
 32-bit shifter logical left                           : 6
 32-bit shifter logical right                          : 6
 4-bit shifter logical left                            : 1
 4-bit shifter logical right                           : 1
 448-bit shifter logical right                         : 1
 48-bit shifter logical left                           : 2
 64-bit shifter logical left                           : 4
 64-bit shifter logical right                          : 5
 96-bit shifter logical left                           : 5
 96-bit shifter logical right                          : 6
# FSMs                                                 : 62
# Xors                                                 : 16
 1-bit xor2                                            : 8
 10-bit xor2                                           : 4
 3-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/instr_fifo.ngc>.
Reading core <ipcore_dir/rdback_fifo.ngc>.
Loading core <instr_fifo> for timing and area information for instance <i_instr0_fifo>.
Loading core <instr_fifo> for timing and area information for instance <i_instr1_fifo>.
Loading core <rdback_fifo> for timing and area information for instance <i_rdback_fifo>.
WARNING:Xst:1290 - Hierarchical block <rc_fc> is unconnected in block <endpoint64.endpoint>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <rPrevCount_5> in Unit <data_input> is equivalent to the following FF/Latch, which will be removed : <rWords_5> 
INFO:Xst:2261 - The FF/Latch <rPrevCount_6> in Unit <data_input> is equivalent to the following FF/Latch, which will be removed : <rWords_6> 
INFO:Xst:2261 - The FF/Latch <rPrevCount_7> in Unit <data_input> is equivalent to the following FF/Latch, which will be removed : <rWords_7> 
INFO:Xst:2261 - The FF/Latch <rBaseAddr_0> in Unit <data_input> is equivalent to the following 15 FFs/Latches, which will be removed : <rBaseAddr_1> <rBaseAddr_2> <rBaseAddr_3> <rBaseAddr_4> <rBaseAddr_5> <rShiftUp_0> <rShiftUp_1> <rShiftUp_2> <rShiftUp_3> <rShiftUp_4> <rShiftDown_0> <rShiftDown_1> <rShiftDown_2> <rShiftDown_3> <rShiftDown_4> 
INFO:Xst:2261 - The FF/Latch <rPrevCount_0> in Unit <data_input> is equivalent to the following FF/Latch, which will be removed : <rWords_0> 
INFO:Xst:2261 - The FF/Latch <rPrevCount_1> in Unit <data_input> is equivalent to the following FF/Latch, which will be removed : <rWords_1> 
INFO:Xst:2261 - The FF/Latch <rPrevCount_2> in Unit <data_input> is equivalent to the following FF/Latch, which will be removed : <rWords_2> 
INFO:Xst:2261 - The FF/Latch <rPrevCount_3> in Unit <data_input> is equivalent to the following FF/Latch, which will be removed : <rWords_3> 
INFO:Xst:2261 - The FF/Latch <rPrevCount_4> in Unit <data_input> is equivalent to the following FF/Latch, which will be removed : <rWords_4> 
INFO:Xst:2261 - The FF/Latch <rTag_5> in Unit <upper> is equivalent to the following 2 FFs/Latches, which will be removed : <rTag_6> <rTag_7> 
INFO:Xst:2261 - The FF/Latch <rTag_13> in Unit <upper> is equivalent to the following 2 FFs/Latches, which will be removed : <rTag_14> <rTag_15> 
INFO:Xst:2261 - The FF/Latch <rTag_21> in Unit <upper> is equivalent to the following 2 FFs/Latches, which will be removed : <rTag_22> <rTag_23> 
INFO:Xst:2261 - The FF/Latch <rTag_29> in Unit <upper> is equivalent to the following 2 FFs/Latches, which will be removed : <rTag_30> <rTag_31> 
INFO:Xst:2261 - The FF/Latch <rTag_37> in Unit <upper> is equivalent to the following 2 FFs/Latches, which will be removed : <rTag_38> <rTag_39> 
INFO:Xst:2261 - The FF/Latch <dlyinc_rsync_mux_0> in Unit <u_phy_dly_ctrl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyinc_rsync_mux_1> <dlyinc_rsync_mux_2> <dlyinc_rsync_mux_3> 
INFO:Xst:2261 - The FF/Latch <rst_rsync_0> in Unit <u_phy_rdclk_gen> is equivalent to the following 3 FFs/Latches, which will be removed : <rst_rsync_1> <rst_rsync_2> <rst_rsync_3> 
INFO:Xst:2261 - The FF/Latch <dlyce_rsync_0> in Unit <u_phy_rdlvl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyce_rsync_1> <dlyce_rsync_2> <dlyce_rsync_3> 
INFO:Xst:2261 - The FF/Latch <l_addend_0> in Unit <gen_pd[0].gen_pd_inst.u_phy_pd> is equivalent to the following FF/Latch, which will be removed : <h_addend_0> 
WARNING:Xst:1426 - The value init of the FF/Latch rChnlLast hinder the constant cleaning in the block gate.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rChnlLen_4 hinder the constant cleaning in the block gate.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <rVect1_10> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_9> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_8> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_7> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_6> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_5> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_4> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_3> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_2> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_1> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_0> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_30> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_29> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_28> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_27> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_26> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_25> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_24> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_23> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_22> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_21> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_20> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_19> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_18> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_17> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_16> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_15> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_14> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <calib_width_2> (without init value) has a constant value of 0 in block <xil_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_2> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_1> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_0> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cur_bus_dir_r_0> (without init value) has a constant value of 0 in block <i_maint_handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfg_link_width_5> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfg_link_width_4> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_31> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_30> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_29> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_28> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_27> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_26> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_25> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_24> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_23> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_22> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_21> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_20> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_19> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_18> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_17> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_16> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_15> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_14> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_13> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_12> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_11> has a constant value of 0 in block <intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_18> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_17> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_16> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_15> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_14> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_13> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_12> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_11> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_10> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_9> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_8> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_7> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_6> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_5> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_3> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_2> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_1> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_0> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rTag_5> has a constant value of 0 in block <upper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rBaseAddr_0> has a constant value of 0 in block <data_input>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_prev> (without init value) has a constant value of 0 in block <rx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfg_turnoff_ok_pending> (without init value) has a constant value of 0 in block <thrtl_ctl_enabled.tx_thrl_ctl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppm_L23_thrtl> (without init value) has a constant value of 0 in block <thrtl_ctl_enabled.tx_thrl_ctl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_turnoff_ok> (without init value) has a constant value of 0 in block <thrtl_ctl_enabled.tx_thrl_ctl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tuser_3> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tuser_1> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_13> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_12> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_11> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_10> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_9> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_8> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_7> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_6> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_5> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_4> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_3> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_2> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_1> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_19> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_20> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_21> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_22> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_23> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_24> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_25> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_26> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_27> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_28> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_29> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_30> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlLen_31> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rChnlOff_0> has a constant value of 0 in block <gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rTag_13> has a constant value of 0 in block <upper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rTag_21> has a constant value of 0 in block <upper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rTag_29> has a constant value of 0 in block <upper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rTag_37> has a constant value of 0 in block <upper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <reg_tuser_0> of sequential type is unconnected in block <tx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_0> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_2> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_3> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_4> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_5> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_6> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_7> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_8> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_9> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_10> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_11> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_12> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_13> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_14> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_15> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_16> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_17> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_18> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_19> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_20> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <rAddr_5> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_6> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_7> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_8> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_9> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_10> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_11> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_12> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_13> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_14> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_15> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_16> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_17> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_18> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_19> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_20> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_21> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_22> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_23> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_24> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_25> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_26> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_27> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_28> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rAddr_29> of sequential type is unconnected in block <rxEngReq>.
WARNING:Xst:2677 - Node <rChnlShft_5> of sequential type is unconnected in block <rxEng>.
WARNING:Xst:2677 - Node <rChnlShft_6> of sequential type is unconnected in block <rxEng>.
WARNING:Xst:2677 - Node <rChnlShft_7> of sequential type is unconnected in block <rxEng>.
WARNING:Xst:2677 - Node <rCapChnl_4> of sequential type is unconnected in block <upper>.
WARNING:Xst:2677 - Node <rCapChnl_5> of sequential type is unconnected in block <upper>.
WARNING:Xst:2677 - Node <rOffLast_1> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_2> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_3> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_4> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_5> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_6> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_7> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_8> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_9> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_10> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_11> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_12> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_13> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_14> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_15> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_16> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_17> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_18> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_19> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_20> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_21> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_22> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_23> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_24> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_25> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_26> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_27> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_28> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_29> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_30> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rOffLast_31> of sequential type is unconnected in block <reader>.
WARNING:Xst:2677 - Node <rData_32> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_33> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_34> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_35> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_36> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_37> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_38> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_39> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_40> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_41> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_42> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_43> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_44> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_45> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_46> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_47> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_48> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_49> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_50> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_51> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_52> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_53> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_54> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_55> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_56> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_57> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_58> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_59> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_60> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_61> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_62> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rData_63> of sequential type is unconnected in block <mainFifo>.
WARNING:Xst:2677 - Node <rCountHist_1> of sequential type is unconnected in block <buffer>.
WARNING:Xst:2677 - Node <rCountHist_3> of sequential type is unconnected in block <buffer>.
WARNING:Xst:2677 - Node <rx_data_r_32> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_33> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_34> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_35> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_36> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_37> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_38> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_39> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_40> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_41> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_42> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_43> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_44> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_45> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_46> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_47> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_48> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_49> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_50> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_51> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_52> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_53> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_54> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_55> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_56> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_57> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_58> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_59> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_60> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_61> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_62> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <rx_data_r_63> of sequential type is unconnected in block <i_soft_pcie>.
WARNING:Xst:2677 - Node <dlyce_rsync_mux_2> of sequential type is unconnected in block <u_phy_dly_ctrl>.
WARNING:Xst:2677 - Node <dlyce_rsync_mux_3> of sequential type is unconnected in block <u_phy_dly_ctrl>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_1> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_2> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_3> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_4> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_5> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_6> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_7> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_8> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_9> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_10> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_11> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_12> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_13> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_14> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_15> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_17> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_18> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_19> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_20> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_21> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_22> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_23> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_24> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_25> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_26> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_27> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_28> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_29> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_30> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_31> of sequential type is unconnected in block <u_phy_rddata_sync>.

Synthesizing (advanced) Unit <GTX_RX_VALID_FILTER_V6>.
The following registers are absorbed into counter <reg_rxvld_count>: 1 register on signal <reg_rxvld_count>.
The following registers are absorbed into counter <reg_rxvld_fallback>: 1 register on signal <reg_rxvld_fallback>.
Unit <GTX_RX_VALID_FILTER_V6> synthesized (advanced).

Synthesizing (advanced) Unit <autoref_ctrl>.
The following registers are absorbed into counter <autoref_timer_r>: 1 register on signal <autoref_timer_r>.
Unit <autoref_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <axi_basic_tx_thrtl_ctl>.
The following registers are absorbed into counter <tbuf_gap_cnt>: 1 register on signal <tbuf_gap_cnt>.
The following registers are absorbed into counter <tcfg_req_cnt>: 1 register on signal <tcfg_req_cnt>.
Unit <axi_basic_tx_thrtl_ctl> synthesized (advanced).

Synthesizing (advanced) Unit <channel_64>.
INFO:Xst:3226 - The RAM <rxPort/sgTxFifo/mem/Mram_rRAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <rxPort/sgTxFifo/mem/rDout> <txPort/sgListReader/rData>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rxPort/sgTxFifo/rWrPtr<9:0>> |          |
    |     diA            | connected to signal <rxPort/wPackedSgTxData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <rxPort/sgTxFifo/rRdPtr<9:0>> |          |
    |     doB            | connected to signal <txPort/sgListReader/rData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <channel_64> synthesized (advanced).

Synthesizing (advanced) Unit <circ_buffer_1>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <circ_buffer_1> synthesized (advanced).

Synthesizing (advanced) Unit <circ_buffer_2>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <circ_buffer_2> synthesized (advanced).

Synthesizing (advanced) Unit <maint_ctrl>.
The following registers are absorbed into counter <maint_prescaler_r>: 1 register on signal <maint_prescaler_r>.
Unit <maint_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_gtx_v6>.
The following registers are absorbed into counter <cnt_local_pcs_reset>: 1 register on signal <cnt_local_pcs_reset>.
The following registers are absorbed into counter <phy_rdy_pre_cnt>: 1 register on signal <phy_rdy_pre_cnt>.
Unit <pcie_gtx_v6> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_reset_delay_v6>.
The following registers are absorbed into counter <reg_count_23_16>: 1 register on signal <reg_count_23_16>.
The following registers are absorbed into counter <reg_count_15_8>: 1 register on signal <reg_count_15_8>.
The following registers are absorbed into counter <reg_count_7_0>: 1 register on signal <reg_count_7_0>.
Unit <pcie_reset_delay_v6> synthesized (advanced).

Synthesizing (advanced) Unit <periodic_rd_ctrl>.
The following registers are absorbed into counter <periodic_rd_timer_r>: 1 register on signal <periodic_rd_timer_r>.
Unit <periodic_rd_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <phy_init>.
The following registers are absorbed into counter <cnt_cmd_r>: 1 register on signal <cnt_cmd_r>.
The following registers are absorbed into counter <cnt_pwron_ce_r>: 1 register on signal <cnt_pwron_ce_r>.
The following registers are absorbed into counter <burst_addr_r>: 1 register on signal <burst_addr_r>.
The following registers are absorbed into counter <cnt_txpr_r>: 1 register on signal <cnt_txpr_r>.
The following registers are absorbed into counter <enable_wrlvl_cnt>: 1 register on signal <enable_wrlvl_cnt>.
The following registers are absorbed into counter <cnt_dllk_zqinit_r>: 1 register on signal <cnt_dllk_zqinit_r>.
The following registers are absorbed into counter <cnt_pwron_r>: 1 register on signal <cnt_pwron_r>.
The following registers are absorbed into counter <cnt_init_mr_r>: 1 register on signal <cnt_init_mr_r>.
The following registers are absorbed into counter <cnt_init_af_r>: 1 register on signal <cnt_init_af_r>.
The following registers are absorbed into counter <reg_ctrl_cnt_r>: 1 register on signal <reg_ctrl_cnt_r>.
The following registers are absorbed into counter <auto_cnt_r>: 1 register on signal <auto_cnt_r>.
The following registers are absorbed into counter <chip_cnt_r>: 1 register on signal <chip_cnt_r>.
The following registers are absorbed into counter <cnt_init_data_r>: 1 register on signal <cnt_init_data_r>.
INFO:Xst:3231 - The small RAM <Mram_cnt_init_data_r[3]_X_9_o_wide_mux_300_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 256-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_data_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cnt_init_mr_r[1]_GND_11_o_wide_mux_377_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_mr_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <phy_init> synthesized (advanced).

Synthesizing (advanced) Unit <phy_pd>.
The following registers are absorbed into counter <dqs_dly_val_r>: 1 register on signal <dqs_dly_val_r>.
The following registers are absorbed into accumulator <low>: 1 register on signal <low>.
The following registers are absorbed into accumulator <high>: 1 register on signal <high>.
The following registers are absorbed into accumulator <calib_done_cntr>: 1 register on signal <calib_done_cntr>.
Unit <phy_pd> synthesized (advanced).

Synthesizing (advanced) Unit <phy_rdclk_gen>.
The following registers are absorbed into counter <en_clk_off_cnt_r>: 1 register on signal <en_clk_off_cnt_r>.
The following registers are absorbed into counter <en_clk_on_cnt_r>: 1 register on signal <en_clk_on_cnt_r>.
The following registers are absorbed into counter <wc_oserdes_cnt_r>: 1 register on signal <wc_oserdes_cnt_r>.
The following registers are absorbed into counter <rst_off_cnt_r>: 1 register on signal <rst_off_cnt_r>.
Unit <phy_rdclk_gen> synthesized (advanced).

Synthesizing (advanced) Unit <phy_rdlvl>.
The following registers are absorbed into counter <idel_tap_delta_rsync_r>: 1 register on signal <idel_tap_delta_rsync_r>.
The following registers are absorbed into counter <cnt_shift_r>: 1 register on signal <cnt_shift_r>.
The following registers are absorbed into counter <cnt_rden_wait_r>: 1 register on signal <cnt_rden_wait_r>.
The following registers are absorbed into counter <cnt_idel_inc_cpt_r>: 1 register on signal <cnt_idel_inc_cpt_r>.
The following registers are absorbed into counter <cnt_idel_dec_cpt_r>: 1 register on signal <cnt_idel_dec_cpt_r>.
The following registers are absorbed into counter <cnt_idel_skip_idel_r>: 1 register on signal <cnt_idel_skip_idel_r>.
The following registers are absorbed into counter <cal1_cnt_cpt_r>: 1 register on signal <cal1_cnt_cpt_r>.
The following registers are absorbed into counter <cnt_pipe_wait_r>: 1 register on signal <cnt_pipe_wait_r>.
The following registers are absorbed into counter <cal_clkdiv_cnt_clkdiv_r>: 1 register on signal <cal_clkdiv_cnt_clkdiv_r>.
The following registers are absorbed into counter <cal2_cnt_bitslip_r>: 1 register on signal <cal2_cnt_bitslip_r>.
The following registers are absorbed into counter <cal2_cnt_rd_dly_r>: 1 register on signal <cal2_cnt_rd_dly_r>.
The following registers are absorbed into counter <cal2_cnt_rden_r>: 1 register on signal <cal2_cnt_rden_r>.
The following registers are absorbed into counter <detect_edge_cnt0_r>: 1 register on signal <detect_edge_cnt0_r>.
The following registers are absorbed into counter <detect_edge_cnt1_r>: 1 register on signal <detect_edge_cnt1_r>.
The following registers are absorbed into counter <idel_tap_cnt_cpt_r>: 1 register on signal <idel_tap_cnt_cpt_r>.
The following registers are absorbed into counter <cnt_eye_size_r>: 1 register on signal <cnt_eye_size_r>.
Unit <phy_rdlvl> synthesized (advanced).

Synthesizing (advanced) Unit <phy_write>.
The following registers are absorbed into counter <dqs_asrt_cnt>: 1 register on signal <dqs_asrt_cnt>.
Unit <phy_write> synthesized (advanced).

Synthesizing (advanced) Unit <phy_wrlvl>.
The following registers are absorbed into counter <dqs_count_r>: 1 register on signal <dqs_count_r>.
The following registers are absorbed into counter <dqs_count_rep1>: 1 register on signal <dqs_count_rep1>.
The following registers are absorbed into counter <dqs_count_rep2>: 1 register on signal <dqs_count_rep2>.
The following registers are absorbed into counter <rank_cnt_r>: 1 register on signal <rank_cnt_r>.
The following registers are absorbed into counter <wl_tap_count_r>: 1 register on signal <wl_tap_count_r>.
The following registers are absorbed into counter <stable_cnt>: 1 register on signal <stable_cnt>.
The following registers are absorbed into counter <inv_stable_cnt>: 1 register on signal <inv_stable_cnt>.
Unit <phy_wrlvl> synthesized (advanced).

Synthesizing (advanced) Unit <ram_1clk_1w_1r_3>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_rRAM>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 76-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DINA>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 76-bit                     |          |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_1clk_1w_1r_3> synthesized (advanced).

Synthesizing (advanced) Unit <ram_1clk_1w_1r_5>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_rRAM>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 12-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DINA>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 12-bit                    |          |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_1clk_1w_1r_5> synthesized (advanced).

Synthesizing (advanced) Unit <ram_1clk_1w_1r_6>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_rRAM>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 6-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DINA>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 6-bit                     |          |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_1clk_1w_1r_6> synthesized (advanced).

Synthesizing (advanced) Unit <ram_1clk_1w_1r_7>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_rRAM>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DINA>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_1clk_1w_1r_7> synthesized (advanced).

Synthesizing (advanced) Unit <ram_1clk_1w_1r_8>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_rRAM>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 12-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DINA>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 12-bit                    |          |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_1clk_1w_1r_8> synthesized (advanced).

Synthesizing (advanced) Unit <ram_2clk_1w_1r_1>.
INFO:Xst:3226 - The RAM <Mram_rRAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <rDout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLKA>          | rise     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DINA>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLKB>          | rise     |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     doB            | connected to signal <rDout>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ram_2clk_1w_1r_1> synthesized (advanced).

Synthesizing (advanced) Unit <ram_2clk_1w_1r_2>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_rRAM>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 65-bit                     |          |
    |     clkA           | connected to signal <CLKA>          | rise     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DINA>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 65-bit                     |          |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_2clk_1w_1r_2> synthesized (advanced).

Synthesizing (advanced) Unit <rd_ptr_empty_1>.
The following registers are absorbed into accumulator <rBin>: 1 register on signal <rBin>.
Unit <rd_ptr_empty_1> synthesized (advanced).

Synthesizing (advanced) Unit <rd_ptr_empty_2>.
The following registers are absorbed into accumulator <rBin>: 1 register on signal <rBin>.
Unit <rd_ptr_empty_2> synthesized (advanced).

Synthesizing (advanced) Unit <recv_credit_flow_ctrl>.
The following registers are absorbed into accumulator <rCplH>: 1 register on signal <rCplH>.
The following registers are absorbed into accumulator <rCplD>: 1 register on signal <rCplD>.
Unit <recv_credit_flow_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <reorder_queue>.
The following registers are absorbed into counter <rPos>: 1 register on signal <rPos>.
INFO:Xst:3226 - The RAM <rams[1].ram/Mram_rRAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <rams[1].ram/rDout> <data_output/rData_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <wWrDataEn<1>>  | high     |
    |     addrA          | connected to signal <wWrDataAddr<21:11>> |          |
    |     diA            | connected to signal <wWrData<63:32>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <wRdDataAddr>   |          |
    |     doB            | connected to signal <data_output/rData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <rams[0].ram/Mram_rRAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <rams[0].ram/rDout> <data_output/rData>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <wWrDataEn<0>>  | high     |
    |     addrA          | connected to signal <wWrDataAddr<10:0>> |          |
    |     diA            | connected to signal <wWrData<31:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <wRdDataAddr>   |          |
    |     doB            | connected to signal <data_output/rData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <reorder_queue> synthesized (advanced).

Synthesizing (advanced) Unit <reorder_queue_input>.
The following registers are absorbed into accumulator <rCount>: 1 register on signal <rCount>, 1 register on signal <data_input/rUseCurrCount>, 1 register on signal <AddSubConstReg>, 1 register on signal <CinConstReg>.
Unit <reorder_queue_input> synthesized (advanced).

Synthesizing (advanced) Unit <reorder_queue_output>.
The following registers are absorbed into counter <rTag>: 1 register on signal <rTag>.
Unit <reorder_queue_output> synthesized (advanced).

Synthesizing (advanced) Unit <rx_port_64>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sgRxFifo/rWrPtr> prevents it from being combined with the RAM <sgRxFifo/mem/Mram_rRAM> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <sgRxFifo/rWrPtr<9:0>> |          |
    |     diA            | connected to signal <wPackedSgRxData> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     addrB          | connected to signal <sgRxFifo/rRdPtr<9:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sgRxFifo/mem/Mram_rRAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <sgRxFifo/mem/rDout> <sgListReader/rData>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <sgRxFifo/rWrPtr<9:0>> |          |
    |     diA            | connected to signal <wPackedSgRxData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <sgRxFifo/rRdPtr<9:0>> |          |
    |     doB            | connected to signal <sgListReader/rData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <sgTxFifo/rWrPtr> prevents it from being combined with the RAM <sgTxFifo/mem/Mram_rRAM> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <sgTxFifo/rWrPtr<9:0>> |          |
    |     diA            | connected to signal <wPackedSgTxData> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     addrB          | connected to signal <sgTxFifo/rRdPtr<9:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rx_port_64> synthesized (advanced).

Synthesizing (advanced) Unit <rx_port_channel_gate>.
The following registers are absorbed into accumulator <rConsumed>: 1 register on signal <rConsumed>.
Unit <rx_port_channel_gate> synthesized (advanced).

Synthesizing (advanced) Unit <rx_port_reader>.
The following registers are absorbed into accumulator <rRecvdWords>: 1 register on signal <rRecvdWords>.
The following registers are absorbed into accumulator <rAckCount>: 1 register on signal <rAckCount>.
The following registers are absorbed into accumulator <rWords>: 1 register on signal <rWords>.
The following registers are absorbed into accumulator <rReqdWords>: 1 register on signal <rReqdWords>.
Unit <rx_port_reader> synthesized (advanced).

Synthesizing (advanced) Unit <sg_list_requester>.
The following registers are absorbed into accumulator <rAckCount>: 1 register on signal <rAckCount>.
Unit <sg_list_requester> synthesized (advanced).

Synthesizing (advanced) Unit <softMC_pcie_app>.
The following registers are absorbed into counter <sender_state>: 1 register on signal <sender_state>.
Unit <softMC_pcie_app> synthesized (advanced).

Synthesizing (advanced) Unit <sync_fifo_1>.
The following registers are absorbed into counter <rWrPtrPlus1>: 1 register on signal <rWrPtrPlus1>.
The following registers are absorbed into counter <rRdPtrPlus1>: 1 register on signal <rRdPtrPlus1>.
Unit <sync_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <sync_fifo_2>.
The following registers are absorbed into counter <rWrPtrPlus1>: 1 register on signal <rWrPtrPlus1>.
The following registers are absorbed into counter <rRdPtrPlus1>: 1 register on signal <rRdPtrPlus1>.
Unit <sync_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <sync_fifo_3>.
The following registers are absorbed into counter <rWrPtrPlus1>: 1 register on signal <rWrPtrPlus1>.
The following registers are absorbed into counter <rRdPtrPlus1>: 1 register on signal <rRdPtrPlus1>.
Unit <sync_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <tx_engine_64>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <fifo/rWrPtr> prevents it from being combined with the RAM <fifo/mem/Mram_rRAM> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 64-bit                   |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <fifo/rWrPtr<8:0>> |          |
    |     diA            | connected to signal <wFifoWrData>   |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 64-bit                   |          |
    |     addrB          | connected to signal <fifo/rRdPtr<8:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <fifo/mem/Mram_rRAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <fifo/mem/rDout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 64-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <fifo/rWrPtr<8:0>> |          |
    |     diA            | connected to signal <wFifoWrData>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 64-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <fifo/rRdPtr<8:0>> |          |
    |     doB            | connected to signal <wFifoRdData>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <tx_engine_64> synthesized (advanced).

Synthesizing (advanced) Unit <tx_engine_selector>.
The following registers are absorbed into counter <rChnlNextNext>: 1 register on signal <rChnlNextNext>.
Unit <tx_engine_selector> synthesized (advanced).

Synthesizing (advanced) Unit <tx_port_buffer_64>.
The following registers are absorbed into counter <rWrPtr>: 1 register on signal <rWrPtr>.
The following registers are absorbed into counter <rRdPtr>: 1 register on signal <rRdPtr>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <fifo/rWrPtr> prevents it from being combined with the RAM <fifo/mem/Mram_rRAM> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 64-bit                   |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <fifo/rWrPtr<8:0>> |          |
    |     diA            | connected to signal <WR_DATA>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 64-bit                   |          |
    |     addrB          | connected to signal <fifo/rRdPtr<8:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <fifo/mem/Mram_rRAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <fifo/mem/rDout> <rFifoData>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 64-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <fifo/rWrPtr<8:0>> |          |
    |     diA            | connected to signal <WR_DATA>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 64-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <fifo/rRdPtr<8:0>> |          |
    |     doB            | connected to signal <rFifoData>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
	The following adders/subtractors are grouped into adder tree <Msub__rCount1> :
 	<Madd_rCount[1]_GND_149_o_add_19_OUT> in block <tx_port_buffer_64>, 	<Msub_rCount[1]_rRen_sub_21_OUT> in block <tx_port_buffer_64>, 	<Msub__rCount> in block <tx_port_buffer_64>.
Unit <tx_port_buffer_64> synthesized (advanced).

Synthesizing (advanced) Unit <tx_port_monitor_64>.
The following registers are absorbed into accumulator <rWordsRecvdAdv>: 1 register on signal <rWordsRecvdAdv>.
The following registers are absorbed into accumulator <rWordsRecvd>: 1 register on signal <rWordsRecvd>.
Unit <tx_port_monitor_64> synthesized (advanced).

Synthesizing (advanced) Unit <tx_port_writer>.
The following registers are absorbed into accumulator <rAckCount>: 1 register on signal <rAckCount>.
The following registers are absorbed into accumulator <rWords>: 1 register on signal <rWords>.
Unit <tx_port_writer> synthesized (advanced).

Synthesizing (advanced) Unit <wr_ptr_full_1>.
The following registers are absorbed into accumulator <rBin>: 1 register on signal <rBin>.
Unit <wr_ptr_full_1> synthesized (advanced).

Synthesizing (advanced) Unit <wr_ptr_full_2>.
The following registers are absorbed into accumulator <rBin>: 1 register on signal <rBin>.
Unit <wr_ptr_full_2> synthesized (advanced).

Synthesizing (advanced) Unit <zq_calib_ctrl>.
The following registers are absorbed into counter <zq_cntrl.zq_timer.zq_timer_r>: 1 register on signal <zq_cntrl.zq_timer.zq_timer_r>.
Unit <zq_calib_ctrl> synthesized (advanced).
WARNING:Xst:2677 - Node <txEng/upper/rCapChnl_4> of sequential type is unconnected in block <riffa_endpoint_64>.
WARNING:Xst:2677 - Node <txEng/upper/rCapChnl_5> of sequential type is unconnected in block <riffa_endpoint_64>.
WARNING:Xst:2677 - Node <rChnlShft_5> of sequential type is unconnected in block <rx_engine_64>.
WARNING:Xst:2677 - Node <rChnlShft_6> of sequential type is unconnected in block <rx_engine_64>.
WARNING:Xst:2677 - Node <rChnlShft_7> of sequential type is unconnected in block <rx_engine_64>.
WARNING:Xst:2677 - Node <rCountHist_1> of sequential type is unconnected in block <tx_port_buffer_64>.
WARNING:Xst:2677 - Node <rCountHist_3> of sequential type is unconnected in block <tx_port_buffer_64>.
WARNING:Xst:2677 - Node <rx_data_r_32> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_33> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_34> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_35> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_36> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_37> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_38> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_39> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_40> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_41> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_42> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_43> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_44> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_45> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_46> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_47> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_48> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_49> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_50> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_51> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_52> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_53> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_54> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_55> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_56> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_57> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_58> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_59> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_60> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_61> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_62> of sequential type is unconnected in block <softMC_pcie_app>.
WARNING:Xst:2677 - Node <rx_data_r_63> of sequential type is unconnected in block <softMC_pcie_app>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 15
 1024x64-bit dual-port block RAM                       : 3
 16x256-bit single-port distributed Read Only RAM      : 1
 2048x32-bit dual-port block RAM                       : 2
 32x12-bit dual-port distributed RAM                   : 2
 32x6-bit dual-port distributed RAM                    : 1
 32x8-bit dual-port distributed RAM                    : 1
 4x3-bit single-port distributed Read Only RAM         : 1
 512x64-bit dual-port block RAM                        : 2
 8x65-bit dual-port distributed RAM                    : 1
 8x76-bit dual-port distributed RAM                    : 1
# Multipliers                                          : 6
 3x3-bit multiplier                                    : 2
 4x3-bit multiplier                                    : 1
 4x4-bit multiplier                                    : 2
 6x1-bit multiplier                                    : 1
# Adders/Subtractors                                   : 152
 1-bit adder                                           : 1
 1-bit subtractor                                      : 1
 10-bit adder                                          : 6
 10-bit subtractor                                     : 11
 11-bit adder                                          : 8
 11-bit subtractor                                     : 5
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 16-bit adder                                          : 4
 16-bit subtractor borrow in                           : 1
 17-bit adder                                          : 12
 17-bit subtractor                                     : 1
 2-bit adder                                           : 4
 2-bit subtractor                                      : 5
 3-bit adder                                           : 5
 3-bit subtractor                                      : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 4
 4-bit adder                                           : 9
 4-bit subtractor                                      : 2
 5-bit adder                                           : 3
 5-bit subtractor                                      : 12
 6-bit adder                                           : 17
 6-bit subtractor                                      : 5
 7-bit adder                                           : 2
 8-bit adder                                           : 26
 8-bit subtractor                                      : 2
# Adder Trees                                          : 1
 2-bit / 4-inputs adder tree                           : 1
# Counters                                             : 90
 10-bit up counter                                     : 5
 11-bit up counter                                     : 4
 12-bit up counter                                     : 2
 2-bit down counter                                    : 1
 2-bit up counter                                      : 12
 20-bit down counter                                   : 1
 28-bit down counter                                   : 1
 3-bit down counter                                    : 2
 3-bit up counter                                      : 11
 4-bit down counter                                    : 1
 4-bit up counter                                      : 22
 5-bit down counter                                    : 3
 5-bit up counter                                      : 14
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 2
 7-bit up counter                                      : 1
 8-bit up counter                                      : 5
 9-bit up counter                                      : 1
# Accumulators                                         : 19
 10-bit up loadable accumulator                        : 2
 10-bit up loadable accumulator cin                    : 1
 11-bit up accumulator                                 : 1
 11-bit up loadable accumulator                        : 2
 16-bit up accumulator                                 : 2
 3-bit up loadable accumulator                         : 2
 32-bit down loadable accumulator                      : 2
 32-bit up accumulator                                 : 4
 32-bit up loadable accumulator                        : 1
 6-bit up accumulator                                  : 1
 8-bit up loadable accumulator                         : 1
# Registers                                            : 13320
 Flip-Flops                                            : 13320
# Comparators                                          : 207
 1-bit comparator equal                                : 10
 1-bit comparator not equal                            : 10
 10-bit comparator equal                               : 11
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 8
 11-bit comparator equal                               : 4
 11-bit comparator greater                             : 7
 12-bit comparator equal                               : 1
 12-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 2
 16-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 64
 2-bit comparator greater                              : 5
 2-bit comparator lessequal                            : 2
 3-bit comparator equal                                : 5
 3-bit comparator greater                              : 9
 32-bit comparator equal                               : 3
 32-bit comparator greater                             : 8
 32-bit comparator lessequal                           : 4
 32-bit comparator not equal                           : 1
 4-bit comparator equal                                : 4
 4-bit comparator lessequal                            : 10
 4-bit comparator not equal                            : 2
 5-bit comparator equal                                : 4
 5-bit comparator greater                              : 11
 5-bit comparator lessequal                            : 4
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 3
 7-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 4
 9-bit comparator equal                                : 4
# Multiplexers                                         : 2728
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 2-to-1 multiplexer                              : 1512
 1-bit 32-to-1 multiplexer                             : 3
 1-bit 4-to-1 multiplexer                              : 296
 1-bit 64-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 264
 10-bit 2-to-1 multiplexer                             : 20
 11-bit 2-to-1 multiplexer                             : 8
 11-bit 3-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 15
 17-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 37
 2-bit 4-to-1 multiplexer                              : 1
 22-bit 2-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 39
 3-bit 3-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 25
 4-bit 4-to-1 multiplexer                              : 72
 40-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 18
 5-bit 8-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 78
 62-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 23
 65-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 202
 96-bit 2-to-1 multiplexer                             : 5
# Logic shifters                                       : 61
 1-bit shifter logical left                            : 4
 1-bit shifter logical right                           : 4
 10-bit shifter logical left                           : 4
 10-bit shifter logical right                          : 2
 109-bit shifter logical right                         : 1
 192-bit shifter logical right                         : 2
 2-bit shifter logical left                            : 2
 2-bit shifter logical right                           : 2
 3-bit shifter logical right                           : 2
 30-bit shifter logical right                          : 1
 32-bit shifter logical left                           : 6
 32-bit shifter logical right                          : 6
 4-bit shifter logical left                            : 1
 4-bit shifter logical right                           : 1
 448-bit shifter logical right                         : 1
 48-bit shifter logical left                           : 2
 64-bit shifter logical left                           : 4
 64-bit shifter logical right                          : 5
 96-bit shifter logical left                           : 5
 96-bit shifter logical right                          : 6
# FSMs                                                 : 62
# Xors                                                 : 16
 1-bit xor2                                            : 8
 10-bit xor2                                           : 4
 3-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <txEng/upper/rTag_5> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_6> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_7> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_13> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_14> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_15> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_21> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_22> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_23> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_29> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_30> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_31> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_37> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_38> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txEng/upper/rTag_39> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <data_input/rBaseAddr_0> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rBaseAddr_1> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rBaseAddr_2> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rBaseAddr_3> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rBaseAddr_4> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rBaseAddr_5> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rShiftUp_0> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rShiftUp_1> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rShiftUp_2> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rShiftUp_3> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rShiftUp_4> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rShiftDown_0> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rShiftDown_1> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rShiftDown_2> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rShiftDown_3> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <data_input/rShiftDown_4> has a constant value of 0 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect1_31> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_30> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_29> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_28> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_27> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_26> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_25> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_24> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_23> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_22> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_21> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_20> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_19> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_18> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_17> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_16> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_15> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_14> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_13> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_12> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_11> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_10> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_9> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_8> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_7> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_6> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_5> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_4> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_3> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_2> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_1> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect1_0> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <calib_width_2> (without init value) has a constant value of 0 in block <phy_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdlvl_err_0> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_input/rPrevCount_0> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rWords_0> 
INFO:Xst:2261 - The FF/Latch <data_input/rPrevCount_1> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rWords_1> 
INFO:Xst:2261 - The FF/Latch <data_input/rPrevCount_2> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rWords_2> 
INFO:Xst:2261 - The FF/Latch <data_input/rPrevCount_3> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rWords_3> 
INFO:Xst:2261 - The FF/Latch <data_input/rPrevCount_4> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rWords_4> 
INFO:Xst:2261 - The FF/Latch <data_input/rPrevCount_5> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rWords_5> 
INFO:Xst:2261 - The FF/Latch <data_input/rPrevCount_6> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rWords_6> 
INFO:Xst:2261 - The FF/Latch <data_input/rPrevCount_7> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rWords_7> 
INFO:Xst:2261 - The FF/Latch <rxPort/rWideRst_0> in Unit <channel_64> is equivalent to the following FF/Latch, which will be removed : <txPort/rWideRst_0> 
INFO:Xst:2261 - The FF/Latch <rxPort/rWideRst_1> in Unit <channel_64> is equivalent to the following FF/Latch, which will be removed : <txPort/rWideRst_1> 
INFO:Xst:2261 - The FF/Latch <rxPort/rWideRst_2> in Unit <channel_64> is equivalent to the following FF/Latch, which will be removed : <txPort/rWideRst_2> 
INFO:Xst:2261 - The FF/Latch <rxPort/rWideRst_3> in Unit <channel_64> is equivalent to the following FF/Latch, which will be removed : <txPort/rWideRst_3> 
INFO:Xst:2261 - The FF/Latch <rxPort/rWideRst_4> in Unit <channel_64> is equivalent to the following FF/Latch, which will be removed : <txPort/rWideRst_4> 
INFO:Xst:2261 - The FF/Latch <rxPort/rRst> in Unit <channel_64> is equivalent to the following FF/Latch, which will be removed : <txPort/rRst> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_15> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_13> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_14> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_12> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_2> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_0> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_31> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_29> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_30> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_28> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_7> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_5> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_6> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_4> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_3> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_1> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_19> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_17> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_18> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_16> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_11> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_9> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_10> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_8> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_27> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_25> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_26> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_24> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_23> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_21> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_22> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_20> 
INFO:Xst:2261 - The FF/Latch <dlyinc_rsync_mux_0> in Unit <phy_dly_ctrl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyinc_rsync_mux_1> <dlyinc_rsync_mux_2> <dlyinc_rsync_mux_3> 
INFO:Xst:2261 - The FF/Latch <rst_rsync_0> in Unit <phy_rdclk_gen> is equivalent to the following 3 FFs/Latches, which will be removed : <rst_rsync_1> <rst_rsync_2> <rst_rsync_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_0> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_1> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_1> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_3> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_2> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_4> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_6> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_4> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_7> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_5> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_9> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_6> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_10> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_7> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_12> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_8> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_13> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_9> 
INFO:Xst:2261 - The FF/Latch <dlyce_rsync_0> in Unit <phy_rdlvl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyce_rsync_1> <dlyce_rsync_2> <dlyce_rsync_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_15> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_10> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_16> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_11> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_18> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_12> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_19> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_13> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_21> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_14> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_22> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_15> 
INFO:Xst:2261 - The FF/Latch <l_addend_0> in Unit <phy_pd> is equivalent to the following FF/Latch, which will be removed : <h_addend_0> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_1> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_1> <rxPort/mainFifoPacker/rDataIn_1> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_20> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_20> <rxPort/mainFifoPacker/rDataIn_20> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_15> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_15> <rxPort/mainFifoPacker/rDataIn_15> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_2> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_2> <rxPort/mainFifoPacker/rDataIn_2> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_21> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_21> <rxPort/mainFifoPacker/rDataIn_21> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_16> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_16> <rxPort/mainFifoPacker/rDataIn_16> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_3> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_3> <rxPort/mainFifoPacker/rDataIn_3> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_22> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_22> <rxPort/mainFifoPacker/rDataIn_22> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_17> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_17> <rxPort/mainFifoPacker/rDataIn_17> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_4> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_4> <rxPort/mainFifoPacker/rDataIn_4> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_23> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_23> <rxPort/mainFifoPacker/rDataIn_23> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_18> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_18> <rxPort/mainFifoPacker/rDataIn_18> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_5> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_5> <rxPort/mainFifoPacker/rDataIn_5> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_24> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_24> <rxPort/mainFifoPacker/rDataIn_24> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_19> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_19> <rxPort/mainFifoPacker/rDataIn_19> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_6> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_6> <rxPort/mainFifoPacker/rDataIn_6> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_30> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_30> <rxPort/mainFifoPacker/rDataIn_30> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_25> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_25> <rxPort/mainFifoPacker/rDataIn_25> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_7> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_7> <rxPort/mainFifoPacker/rDataIn_7> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_31> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_31> <rxPort/mainFifoPacker/rDataIn_31> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_26> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_26> <rxPort/mainFifoPacker/rDataIn_26> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_8> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_8> <rxPort/mainFifoPacker/rDataIn_8> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_32> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_32> <rxPort/mainFifoPacker/rDataIn_32> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_27> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_27> <rxPort/mainFifoPacker/rDataIn_27> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_9> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_9> <rxPort/mainFifoPacker/rDataIn_9> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_33> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_33> <rxPort/mainFifoPacker/rDataIn_33> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_28> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_28> <rxPort/mainFifoPacker/rDataIn_28> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_34> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_34> <rxPort/mainFifoPacker/rDataIn_34> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_29> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_29> <rxPort/mainFifoPacker/rDataIn_29> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_40> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_40> <rxPort/mainFifoPacker/rDataIn_40> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_35> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_35> <rxPort/mainFifoPacker/rDataIn_35> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_41> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_41> <rxPort/mainFifoPacker/rDataIn_41> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_36> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_36> <rxPort/mainFifoPacker/rDataIn_36> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_42> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_42> <rxPort/mainFifoPacker/rDataIn_42> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_37> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_37> <rxPort/mainFifoPacker/rDataIn_37> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_43> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_43> <rxPort/mainFifoPacker/rDataIn_43> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_38> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_38> <rxPort/mainFifoPacker/rDataIn_38> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_44> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_44> <rxPort/mainFifoPacker/rDataIn_44> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_39> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_39> <rxPort/mainFifoPacker/rDataIn_39> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_50> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_50> <rxPort/mainFifoPacker/rDataIn_50> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_45> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_45> <rxPort/mainFifoPacker/rDataIn_45> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_51> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_51> <rxPort/mainFifoPacker/rDataIn_51> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_46> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_46> <rxPort/mainFifoPacker/rDataIn_46> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_52> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_52> <rxPort/mainFifoPacker/rDataIn_52> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_47> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_47> <rxPort/mainFifoPacker/rDataIn_47> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_53> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_53> <rxPort/mainFifoPacker/rDataIn_53> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_48> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_48> <rxPort/mainFifoPacker/rDataIn_48> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_54> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_54> <rxPort/mainFifoPacker/rDataIn_54> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_49> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_49> <rxPort/mainFifoPacker/rDataIn_49> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_60> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_60> <rxPort/mainFifoPacker/rDataIn_60> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_55> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_55> <rxPort/mainFifoPacker/rDataIn_55> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_61> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_61> <rxPort/mainFifoPacker/rDataIn_61> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_56> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_56> <rxPort/mainFifoPacker/rDataIn_56> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_62> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_62> <rxPort/mainFifoPacker/rDataIn_62> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_57> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_57> <rxPort/mainFifoPacker/rDataIn_57> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_63> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_63> <rxPort/mainFifoPacker/rDataIn_63> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_58> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_58> <rxPort/mainFifoPacker/rDataIn_58> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_59> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_59> <rxPort/mainFifoPacker/rDataIn_59> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_10> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_10> <rxPort/mainFifoPacker/rDataIn_10> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_11> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_11> <rxPort/mainFifoPacker/rDataIn_11> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_12> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_12> <rxPort/mainFifoPacker/rDataIn_12> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_13> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_13> <rxPort/mainFifoPacker/rDataIn_13> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_0> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_0> <rxPort/mainFifoPacker/rDataIn_0> 
INFO:Xst:2261 - The FF/Latch <rxPort/sgTxFifoPacker/rDataIn_14> in Unit <channel_64> is equivalent to the following 2 FFs/Latches, which will be removed : <rxPort/sgRxFifoPacker/rDataIn_14> <rxPort/mainFifoPacker/rDataIn_14> 
WARNING:Xst:1710 - FF/Latch <cur_bus_dir_r_0> (without init value) has a constant value of 0 in block <maint_handler>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/FSM_10> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/FSM_10> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/FSM_10> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/FSM_10> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_RX_VALID_FILTER/FSM_10> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/FSM_10> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_RX_VALID_FILTER/FSM_10> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_RX_VALID_FILTER/FSM_10> on signal <reg_state_eios_det[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/FSM_11> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/FSM_11> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/FSM_11> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/FSM_11> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_RX_VALID_FILTER/FSM_11> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/FSM_11> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_RX_VALID_FILTER/FSM_11> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_RX_VALID_FILTER/FSM_11> on signal <reg_state_rxvld_ei[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/FSM_9> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/FSM_9> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/FSM_9> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/FSM_9> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/FSM_9> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/FSM_9> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/FSM_9> on signal <drpstate[1:3]> with gray encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/FSM_9> on signal <drpstate[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0011  | 000
 0110  | 001
 0111  | 011
 0001  | 010
 1000  | 110
 1001  | 111
 0010  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/FSM_12> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_TX_SYNC/FSM_12> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_TX_SYNC/FSM_12> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_TX_SYNC/FSM_12> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/FSM_12> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_TX_SYNC/FSM_12> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_TX_SYNC/FSM_12> on signal <state[1:21]> with one-hot encoding.
Optimizing FSM <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/FSM_12> on signal <state[1:21]> with one-hot encoding.
----------------------------------------------------
 State                     | Encoding
----------------------------------------------------
 0000000000000100000000000 | 000000000000000000001
 0010000000000000000000000 | 000000000000000000010
 0000100000000000000000000 | 000000000000000000100
 0100000000000000000000000 | 000000000000000001000
 1000000000000000000000000 | 000000000000000010000
 0000000010000000000000000 | 000000000000000100000
 0000000100000000000000000 | 000000000000001000000
 0000000000000000000000010 | 000000000000010000000
 0000001000000000000000000 | 000000000000100000000
 0000000000000000000000001 | 000000000001000000000
 0000000000010000000000000 | 000000000010000000000
 0000000000000000010000000 | 000000000100000000000
 0000010000000000000000000 | 000000001000000000000
 0000000000000000000000100 | 000000010000000000000
 0000000000000000000001000 | 000000100000000000000
 0000000000000000001000000 | 000001000000000000000
 0000000000100000000000000 | 000010000000000000000
 0001000000000000000000000 | 000100000000000000000
 0000000000000000100000000 | 001000000000000000000
 0000000000000001000000000 | 010000000000000000000
 0000000000000010000000000 | 100000000000000000000
----------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/FSM_28> on signal <rState[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 101   | 101
 001   | 001
 010   | 010
 011   | 011
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/FSM_23> on signal <rReqState[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/FSM_24> on signal <rCplState[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 001
 011   | 011
 001   | 010
 100   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/FSM_26> on signal <rState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 11    | 11
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/FSM_25> on signal <rState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/FSM_27> on signal <rState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 00    | 00
 01    | 01
-------------------
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/FSM_16> on signal <rCapState[1:2]> with user encoding.
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/FSM_16> on signal <rCapState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/FSM_15> on signal <rRdState[1:2]> with user encoding.
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/FSM_15> on signal <rRdState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | 01
 11    | 11
 10    | 10
-------------------
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/FSM_13> on signal <rState[1:8]> with user encoding.
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/FSM_13> on signal <rState[1:8]> with user encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 00000001
 00000010 | 00000010
 00000100 | 00000100
 00001000 | 00001000
 00010000 | 00010000
 00100000 | 00100000
 01000000 | 01000000
 10000000 | 10000000
----------------------
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/FSM_17> on signal <rMainState[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/FSM_18> on signal <rRxState[1:8]> with user encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 00000001
 00000010 | 00000010
 00000100 | 00000100
 00001000 | 00001000
 00010000 | 00010000
 00100000 | 00100000
 01000000 | 01000000
 10000000 | 10000000
----------------------
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/requesterMux/FSM_14> on signal <rState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/FSM_21> on signal <rMainState[1:8]> with user encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 00000001
 00000010 | 00000010
 00000100 | 00000100
 00001000 | 00001000
 00010000 | 00010000
 00100000 | 00100000
 01000000 | 01000000
 10000000 | 10000000
----------------------
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/FSM_22> on signal <rTxState[1:8]> with user encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 00000001
 00000010 | 00000010
 00000100 | 00000100
 00001000 | 00001000
 00010000 | 00010000
 00100000 | 00100000
 01000000 | 01000000
 10000000 | 10000000
----------------------
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/FSM_19> on signal <rState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/monitor/FSM_20> on signal <rState[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 00010 | 00010
 00100 | 00100
 01000 | 01000
 10000 | 10000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/intr/FSM_29> on signal <rState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_pcie_top/app/endpoint/endpoint64.endpoint/intr/intrCtlr/FSM_30> on signal <rState[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 101   | 100
 100   | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_softmc/i_instr_recv/FSM_8> on signal <state_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i_softmc/i_maint_handler/FSM_7> on signal <maint_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0011  | 0011
 0010  | 0010
 1010  | 1010
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xil_phy/u_phy_read/u_phy_rdclk_gen/FSM_2> on signal <reset_state_r[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0001000
 100   | 0010000
 101   | 0100000
 110   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xil_phy/u_phy_init/FSM_0> on signal <init_state_r[1:37]> with one-hot encoding.
-------------------------------------------------
 State  | Encoding
-------------------------------------------------
 000000 | 0000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000010000
 010110 | 0000000000000000000000000000000100000
 000101 | 0000000000000000000000000000001000000
 000110 | 0000000000000000000000000000010000000
 000111 | 0000000000000000000000000000100000000
 001000 | 0000000000000000000000000001000000000
 001001 | 0000000000000000000000000010000000000
 001010 | 0000000000000000000000000100000000000
 001011 | 0000000000000000000000001000000000000
 001100 | 0000000000000000000000010000000000000
 001101 | 0000000000000000000000100000000000000
 010101 | 0000000000000000000001000000000000000
 011010 | 0000000000000000000010000000000000000
 011001 | 0000000000000000000100000000000000000
 001111 | 0000000000000000001000000000000000000
 010010 | 0000000000000000010000000000000000000
 010100 | 0000000000000000100000000000000000000
 010011 | 0000000000000001000000000000000000000
 010111 | 0000000000000010000000000000000000000
 011111 | 0000000000000100000000000000000000000
 011000 | 0000000000001000000000000000000000000
 011011 | 0000000000010000000000000000000000000
 011100 | 0000000000100000000000000000000000000
 010001 | 0000000001000000000000000000000000000
 101000 | 0000000010000000000000000000000000000
 001110 | 0000000100000000000000000000000000000
 100011 | 0000001000000000000000000000000000000
 101010 | 0000010000000000000000000000000000000
 010000 | 0000100000000000000000000000000000000
 011110 | unreached
 100000 | 0001000000000000000000000000000000000
 100001 | 0010000000000000000000000000000000000
 100010 | 0100000000000000000000000000000000000
 100101 | unreached
 100100 | unreached
 100111 | unreached
 011101 | unreached
 101001 | 1000000000000000000000000000000000000
-------------------------------------------------
INFO:Xst:2146 - In block <phy_wrlvl>, Counter <dqs_count_r> <dqs_count_rep2> <dqs_count_rep1> are equivalent, XST will keep only <dqs_count_r>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xil_phy/mb_wrlvl_inst.u_phy_wrlvl/FSM_1> on signal <wl_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0100  | 0100
 0011  | 0011
 1000  | 1000
 0111  | 0111
 0110  | 0110
 0101  | 0101
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xil_phy/u_phy_rdlvl/FSM_5> on signal <cal2_state_r[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 110   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xil_phy/u_phy_rdlvl/FSM_3> on signal <cal1_state_r[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 01100 | 01100
 01011 | 01011
 00100 | 00100
 00111 | 00111
 00101 | 00101
 01101 | 01101
 00110 | 00110
 01000 | 01000
 10010 | 10010
 01010 | 01010
 01111 | 01111
 01110 | 01110
 10000 | 10000
 01001 | 01001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xil_phy/u_phy_rdlvl/FSM_4> on signal <cal_clkdiv_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0101  | 0101
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xil_phy/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/FSM_6> on signal <pd_state_r[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1293 - FF/Latch <rMaxPayload_0> has a constant value of 0 in block <sg_list_requester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_1> has a constant value of 0 in block <sg_list_requester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_2> has a constant value of 0 in block <sg_list_requester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_3> has a constant value of 0 in block <sg_list_requester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_4> has a constant value of 0 in block <sg_list_requester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rMaxPayload_0> has a constant value of 0 in block <rx_port_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_1> has a constant value of 0 in block <rx_port_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_2> has a constant value of 0 in block <rx_port_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_3> has a constant value of 0 in block <rx_port_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_4> has a constant value of 0 in block <rx_port_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rMaxPayload_0> has a constant value of 0 in block <tx_port_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_1> has a constant value of 0 in block <tx_port_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_2> has a constant value of 0 in block <tx_port_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_3> has a constant value of 0 in block <tx_port_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_4> has a constant value of 0 in block <tx_port_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ddr2_pre_flag_r> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <ddr2_refresh_flag_r> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:1710 - FF/Latch <m_axis_rx_tuser_9> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_10> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_11> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_12> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_13> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_15> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_16> (without init value) has a constant value of 0 in block <axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <reg_count_23_16_5> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <reg_count_23_16_6> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:2677 - Node <reg_count_23_16_7> of sequential type is unconnected in block <pcie_reset_delay_v6>.
WARNING:Xst:1293 - FF/Latch <txEng/upper/rMaxEntries_2> has a constant value of 0 in block <riffa_endpoint_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <name> (without init value) has a constant value of 1 in block <reorder_queue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rConsumed_0> has a constant value of 0 in block <rx_port_channel_gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rConsumedStable_0> has a constant value of 0 in block <rx_port_channel_gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rConsumedSample_0> has a constant value of 0 in block <rx_port_channel_gate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rWordsRecvd_0> has a constant value of 0 in block <tx_port_monitor_64>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rWordsRecvdAdv_0> has a constant value of 0 in block <tx_port_monitor_64>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36 in unit pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance gen_ck_cpt[0].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[1].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[2].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[3].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[4].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[5].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[6].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[7].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:2261 - The FF/Latch <txEng/upper/rMaxEntries_0> in Unit <riffa_endpoint_64> is equivalent to the following 2 FFs/Latches, which will be removed : <txEng/upper/rMaxEntries_1> <txEng/upper/rMaxEntries_3> 
INFO:Xst:2261 - The FF/Latch <rDataOutEn_1> in Unit <rx_engine_64> is equivalent to the following FF/Latch, which will be removed : <rDataOutCount_1> 
INFO:Xst:2261 - The FF/Latch <data_input/rAddr_6> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rAddr_17> 
INFO:Xst:2261 - The FF/Latch <data_input/rShiftUp_5> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rShiftDown_5> 
INFO:Xst:2261 - The FF/Latch <data_input/rAddr_7> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rAddr_18> 
INFO:Xst:2261 - The FF/Latch <data_input/rAddr_10> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rAddr_21> 
INFO:Xst:2261 - The FF/Latch <data_input/rAddr_8> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rAddr_19> 
INFO:Xst:2261 - The FF/Latch <data_input/rAddr_9> in Unit <reorder_queue> is equivalent to the following FF/Latch, which will be removed : <data_input/rAddr_20> 
INFO:Xst:2261 - The FF/Latch <rBinP1_9> in Unit <rd_ptr_empty_1> is equivalent to the following FF/Latch, which will be removed : <rRdPtrP1_9> 
INFO:Xst:2261 - The FF/Latch <rBinP1_9> in Unit <wr_ptr_full_1> is equivalent to the following FF/Latch, which will be removed : <rPtrP1_9> 
INFO:Xst:2261 - The FF/Latch <rBinP1_2> in Unit <rd_ptr_empty_2> is equivalent to the following FF/Latch, which will be removed : <rRdPtrP1_2> 
INFO:Xst:2261 - The FF/Latch <rBinP1_2> in Unit <wr_ptr_full_2> is equivalent to the following FF/Latch, which will be removed : <rPtrP1_2> 
INFO:Xst:2261 - The FF/Latch <dlyinc_cpt_mux_1> in Unit <phy_dly_ctrl> is equivalent to the following 6 FFs/Latches, which will be removed : <dlyinc_cpt_mux_2> <dlyinc_cpt_mux_3> <dlyinc_cpt_mux_4> <dlyinc_cpt_mux_5> <dlyinc_cpt_mux_6> <dlyinc_cpt_mux_7> 
INFO:Xst:2261 - The FF/Latch <en_clk_cpt_odd_r_0> in Unit <phy_rdclk_gen> is equivalent to the following 9 FFs/Latches, which will be removed : <en_clk_cpt_odd_r_1> <en_clk_cpt_odd_r_2> <en_clk_cpt_odd_r_3> <en_clk_cpt_odd_r_4> <en_clk_cpt_odd_r_5> <en_clk_cpt_odd_r_6> <en_clk_cpt_odd_r_7> <en_clk_rsync_odd_r_0> <en_clk_rsync_odd_r_1> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_130> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_134> <phy_wrdata_138> <phy_wrdata_142> <phy_wrdata_146> <phy_wrdata_150> <phy_wrdata_154> <phy_wrdata_158> <phy_wrdata_162> <phy_wrdata_166> <phy_wrdata_170> <phy_wrdata_174> <phy_wrdata_178> <phy_wrdata_182> <phy_wrdata_186> <phy_wrdata_190> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_128> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_132> <phy_wrdata_136> <phy_wrdata_140> <phy_wrdata_144> <phy_wrdata_148> <phy_wrdata_152> <phy_wrdata_156> <phy_wrdata_160> <phy_wrdata_164> <phy_wrdata_168> <phy_wrdata_172> <phy_wrdata_176> <phy_wrdata_180> <phy_wrdata_184> <phy_wrdata_188> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_1> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_3> <phy_wrdata_5> <phy_wrdata_7> <phy_wrdata_9> <phy_wrdata_11> <phy_wrdata_13> <phy_wrdata_15> <phy_wrdata_17> <phy_wrdata_19> <phy_wrdata_21> <phy_wrdata_23> <phy_wrdata_25> <phy_wrdata_27> <phy_wrdata_29> <phy_wrdata_31> <phy_wrdata_33> <phy_wrdata_35> <phy_wrdata_37> <phy_wrdata_39> <phy_wrdata_41> <phy_wrdata_43> <phy_wrdata_45> <phy_wrdata_47> <phy_wrdata_49> <phy_wrdata_51> <phy_wrdata_53> <phy_wrdata_55> <phy_wrdata_57> <phy_wrdata_59> <phy_wrdata_61> <phy_wrdata_63> <phy_wrdata_129> <phy_wrdata_133> <phy_wrdata_137> <phy_wrdata_141> <phy_wrdata_145> <phy_wrdata_149> <phy_wrdata_153> <phy_wrdata_157> <phy_wrdata_161> <phy_wrdata_165> <phy_wrdata_169> <phy_wrdata_173> <phy_wrdata_177> <phy_wrdata_181> <phy_wrdata_185> <phy_wrdata_189> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_192> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_196> <phy_wrdata_200> <phy_wrdata_204> <phy_wrdata_208> <phy_wrdata_212> <phy_wrdata_216> <phy_wrdata_220> <phy_wrdata_224> <phy_wrdata_228> <phy_wrdata_232> <phy_wrdata_236> <phy_wrdata_240> <phy_wrdata_244> <phy_wrdata_248> <phy_wrdata_252> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_194> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_198> <phy_wrdata_202> <phy_wrdata_206> <phy_wrdata_210> <phy_wrdata_214> <phy_wrdata_218> <phy_wrdata_222> <phy_wrdata_226> <phy_wrdata_230> <phy_wrdata_234> <phy_wrdata_238> <phy_wrdata_242> <phy_wrdata_246> <phy_wrdata_250> <phy_wrdata_254> 
INFO:Xst:2261 - The FF/Latch <phy_address0_0> in Unit <phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_address0_5> <phy_address0_6> <phy_address0_9> <phy_address0_11> <phy_address0_13> <phy_address0_14> <phy_address0_15> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_0> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_2> <phy_wrdata_4> <phy_wrdata_6> <phy_wrdata_8> <phy_wrdata_10> <phy_wrdata_12> <phy_wrdata_14> <phy_wrdata_16> <phy_wrdata_18> <phy_wrdata_20> <phy_wrdata_22> <phy_wrdata_24> <phy_wrdata_26> <phy_wrdata_28> <phy_wrdata_30> <phy_wrdata_32> <phy_wrdata_34> <phy_wrdata_36> <phy_wrdata_38> <phy_wrdata_40> <phy_wrdata_42> <phy_wrdata_44> <phy_wrdata_46> <phy_wrdata_48> <phy_wrdata_50> <phy_wrdata_52> <phy_wrdata_54> <phy_wrdata_56> <phy_wrdata_58> <phy_wrdata_60> <phy_wrdata_62> <phy_wrdata_131> <phy_wrdata_135> <phy_wrdata_139> <phy_wrdata_143> <phy_wrdata_147> <phy_wrdata_151> <phy_wrdata_155> <phy_wrdata_159> <phy_wrdata_163> <phy_wrdata_167> <phy_wrdata_171> <phy_wrdata_175> <phy_wrdata_179> <phy_wrdata_183> <phy_wrdata_187> <phy_wrdata_191> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_64> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_66> <phy_wrdata_68> <phy_wrdata_70> <phy_wrdata_72> <phy_wrdata_74> <phy_wrdata_76> <phy_wrdata_78> <phy_wrdata_80> <phy_wrdata_82> <phy_wrdata_84> <phy_wrdata_86> <phy_wrdata_88> <phy_wrdata_90> <phy_wrdata_92> <phy_wrdata_94> <phy_wrdata_96> <phy_wrdata_98> <phy_wrdata_100> <phy_wrdata_102> <phy_wrdata_104> <phy_wrdata_106> <phy_wrdata_108> <phy_wrdata_110> <phy_wrdata_112> <phy_wrdata_114> <phy_wrdata_116> <phy_wrdata_118> <phy_wrdata_120> <phy_wrdata_122> <phy_wrdata_124> <phy_wrdata_126> <phy_wrdata_195> <phy_wrdata_199> <phy_wrdata_203> <phy_wrdata_207> <phy_wrdata_211> <phy_wrdata_215> <phy_wrdata_219> <phy_wrdata_223> <phy_wrdata_227> <phy_wrdata_231> <phy_wrdata_235> <phy_wrdata_239> <phy_wrdata_243> <phy_wrdata_247> <phy_wrdata_251> <phy_wrdata_255> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_65> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_67> <phy_wrdata_69> <phy_wrdata_71> <phy_wrdata_73> <phy_wrdata_75> <phy_wrdata_77> <phy_wrdata_79> <phy_wrdata_81> <phy_wrdata_83> <phy_wrdata_85> <phy_wrdata_87> <phy_wrdata_89> <phy_wrdata_91> <phy_wrdata_93> <phy_wrdata_95> <phy_wrdata_97> <phy_wrdata_99> <phy_wrdata_101> <phy_wrdata_103> <phy_wrdata_105> <phy_wrdata_107> <phy_wrdata_109> <phy_wrdata_111> <phy_wrdata_113> <phy_wrdata_115> <phy_wrdata_117> <phy_wrdata_119> <phy_wrdata_121> <phy_wrdata_123> <phy_wrdata_125> <phy_wrdata_127> <phy_wrdata_193> <phy_wrdata_197> <phy_wrdata_201> <phy_wrdata_205> <phy_wrdata_209> <phy_wrdata_213> <phy_wrdata_217> <phy_wrdata_221> <phy_wrdata_225> <phy_wrdata_229> <phy_wrdata_233> <phy_wrdata_237> <phy_wrdata_241> <phy_wrdata_245> <phy_wrdata_249> <phy_wrdata_253> 

Optimizing unit <pcie_2_0_v6> ...

Optimizing unit <ram_1clk_1w_1r_7> ...

Optimizing unit <ram_1clk_1w_1r_8> ...

Optimizing unit <ram_1clk_1w_1r_5> ...

Optimizing unit <ram_1clk_1w_1r_3> ...

Optimizing unit <ram_2clk_1w_1r_2> ...

Optimizing unit <iodelay_ctrl> ...

Optimizing unit <phy_data_io> ...

Optimizing unit <phy_rddata_sync> ...

Optimizing unit <softMC_top> ...

Optimizing unit <pcie_endpoint> ...

Optimizing unit <pcie_gtx_v6> ...

Optimizing unit <gtx_wrapper_v6> ...

Optimizing unit <GTX_RX_VALID_FILTER_V6> ...

Optimizing unit <GTX_DRP_CHANALIGN_FIX_3752_V6> ...

Optimizing unit <GTX_TX_SYNC_RATE_V6> ...

Optimizing unit <axi_basic_tx_pipeline> ...

Optimizing unit <axi_basic_tx_thrtl_ctl> ...

Optimizing unit <axi_basic_rx_pipeline> ...

Optimizing unit <axi_basic_rx_null_gen> ...

Optimizing unit <pcie_clocking_v6> ...

Optimizing unit <pcie_reset_delay_v6> ...

Optimizing unit <pcie_app_v6> ...

Optimizing unit <riffa_endpoint_64> ...

Optimizing unit <rx_engine_64> ...

Optimizing unit <reorder_queue> ...

Optimizing unit <rx_engine_req> ...

Optimizing unit <sync_fifo_3> ...

Optimizing unit <tx_engine_formatter_64> ...

Optimizing unit <tx_engine_selector> ...

Optimizing unit <channel_64> ...

Optimizing unit <sg_list_requester> ...
WARNING:Xst:1293 - FF/Latch <rMaxPayloadShift_2> has a constant value of 0 in block <sg_list_requester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_9> has a constant value of 0 in block <sg_list_requester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rMaxPayloadShift_2> has a constant value of 0 in block <sg_list_requester>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_9> has a constant value of 0 in block <sg_list_requester>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rx_port_reader> ...
WARNING:Xst:1293 - FF/Latch <rMaxPayloadShift_2> has a constant value of 0 in block <rx_port_reader>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rMaxPayload_9> has a constant value of 0 in block <rx_port_reader>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <async_fifo_fwft> ...

Optimizing unit <async_cmp_1> ...

Optimizing unit <rd_ptr_empty_1> ...

Optimizing unit <wr_ptr_full_1> ...

Optimizing unit <rx_port_requester_mux> ...

Optimizing unit <rx_port_channel_gate> ...

Optimizing unit <tx_port_writer> ...

Optimizing unit <tx_port_channel_gate_64> ...

Optimizing unit <async_cmp_2> ...

Optimizing unit <rd_ptr_empty_2> ...

Optimizing unit <wr_ptr_full_2> ...

Optimizing unit <tx_port_monitor_64> ...

Optimizing unit <tx_port_buffer_64> ...

Optimizing unit <interrupt> ...
WARNING:Xst:1293 - FF/Latch <rVect0_31> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_30> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_29> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_28> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_27> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_26> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_25> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_24> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_23> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_22> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_21> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_20> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_19> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_18> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_17> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_16> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_15> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_14> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_13> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_12> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_11> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_10> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_9> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_8> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_7> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_6> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_5> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rVect0_31> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_30> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_29> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_28> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_27> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_26> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_25> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_24> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_23> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_22> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_21> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_20> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_19> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_18> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_17> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_16> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_15> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_14> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_13> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_12> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_11> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_10> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_9> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_8> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_7> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_6> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rVect0_5> has a constant value of 0 in block <interrupt>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <interrupt_controller> ...

Optimizing unit <softMC_pcie_app> ...

Optimizing unit <infrastructure> ...

Optimizing unit <softMC> ...

Optimizing unit <instr_receiver> ...

Optimizing unit <read_capturer> ...

Optimizing unit <autoref_ctrl> ...

Optimizing unit <periodic_rd_ctrl> ...

Optimizing unit <zq_calib_ctrl> ...

Optimizing unit <maint_handler> ...

Optimizing unit <autoref_config> ...

Optimizing unit <iseq_dispatcher> ...

Optimizing unit <pipe_reg> ...

Optimizing unit <instr_dispatcher> ...

Optimizing unit <phy_top> ...

Optimizing unit <phy_control_io> ...

Optimizing unit <phy_write> ...

Optimizing unit <phy_dly_ctrl> ...

Optimizing unit <phy_dqs_iob> ...

Optimizing unit <phy_dq_iob> ...

Optimizing unit <phy_rdclk_gen> ...

Optimizing unit <phy_rdctrl_sync> ...

Optimizing unit <circ_buffer_1> ...

Optimizing unit <circ_buffer_2> ...

Optimizing unit <phy_init> ...

Optimizing unit <phy_wrlvl> ...

Optimizing unit <phy_rdlvl> ...
WARNING:Xst:1710 - FF/Latch <tby4_r_5> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <phy_pd> ...
WARNING:Xst:1426 - The value init of the FF/Latch i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_4 hinder the constant cleaning in the block softMC_top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLast hinder the constant cleaning in the block softMC_top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_19> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_20> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_21> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_22> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_23> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_24> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_25> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_26> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_27> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_28> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_29> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_30> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_31> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_4> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_5> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_6> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_7> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_8> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_9> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_10> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_11> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_12> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_13> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_14> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_15> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_16> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_17> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_18> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_24> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_25> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_26> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_27> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_28> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_29> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_30> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/app/cfg_link_width_4> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/app/cfg_link_width_5> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_0> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_1> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_2> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_3> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/reg_turnoff_ok> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/ppm_L23_thrtl> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tuser_1> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tuser_3> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_5> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_6> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_7> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_8> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_9> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_10> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_11> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_12> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_13> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_14> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_15> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_16> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_17> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_18> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_19> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_20> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_21> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_22> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlOff_23> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <i_pcie_top/core/cfg_function_number_d_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/cfg_function_number_d_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/cfg_function_number_d_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_RX_VALID_FILTER/gt_rx_phy_status_q> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_RX_VALID_FILTER/gt_rx_phy_status_q> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/gt_rx_phy_status_q> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/USER_PHYSTATUS> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_TX_SYNC/USER_PHYSTATUS> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_TX_SYNC/USER_PHYSTATUS> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tuser_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_20> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_19> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_18> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_17> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_14> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_8> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_7> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_6> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_5> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_prev> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_recrc_err_prev> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsof_prev> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_6> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_5> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rbar_hit_prev_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rcb> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cpld_11> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cpld_10> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cpld_9> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cpld_8> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cpld_7> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cpld_6> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cpld_5> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cpld_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cpld_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cpld_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cpld_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cpld_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cplh_7> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cplh_6> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cplh_5> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cplh_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cplh_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cplh_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cplh_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/rc_cplh_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/lower/rFirst> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_29> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_28> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_27> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_26> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_25> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_24> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_23> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_22> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_21> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_20> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_19> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_18> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_17> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_16> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_15> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_14> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_13> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_12> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_11> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_10> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_9> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_8> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_7> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_6> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_5> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_36> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_37> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_38> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_39> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_40> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_41> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_42> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_43> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_44> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_45> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_46> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_47> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_48> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_49> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_50> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_51> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_52> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_53> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_54> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_55> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_56> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_57> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_58> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_59> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_60> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_61> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_62> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rPackedData_63> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/sgListReader/rAddr_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/sgListReader/rAddr_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifo/provide_count.rCount_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifo/provide_count.rCount_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifo/provide_count.rCount_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifo/provide_count.rCount_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifo/provide_count.rCount_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/provide_count.rCount_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/provide_count.rCount_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/provide_count.rCount_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/provide_count.rCount_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/provide_count.rCount_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgListReader/rAddr_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgListReader/rAddr_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rAddr_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rAddr_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rAddr_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rAddr_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rAddr_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rAddr_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_31> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_30> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_29> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_28> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_27> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_26> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_25> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_24> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_23> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_22> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_21> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_20> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_19> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_18> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_17> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_16> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_15> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_14> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_13> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_12> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_11> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_10> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_9> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_8> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_7> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_6> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_5> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rOffLast_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/mem/Mram_rRAM2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_63> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_62> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_61> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_60> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_59> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_58> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_57> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_56> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_55> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_54> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_53> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_52> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_51> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_50> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_49> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_48> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_47> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_46> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_45> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_44> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_43> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_42> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_41> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_40> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_39> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_38> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_37> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_36> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_35> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_34> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_33> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rData_32> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_63> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_62> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_61> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_60> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_59> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_58> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_57> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_56> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_55> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_54> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_53> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_52> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_51> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_50> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_49> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_48> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_47> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_46> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_45> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_44> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_43> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_42> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_41> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_40> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_39> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_38> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_37> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_36> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_35> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_34> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_33> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rCache_32> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/requesterMux/rAddr_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/requesterMux/rAddr_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rReqAddr_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rReqAddr_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rAddr_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rAddr_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rAck> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/provide_count.rCount_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/provide_count.rCount_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_write/dm_ce_0_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_dly_ctrl/dlyce_rsync_mux_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_dly_ctrl/dlyce_rsync_mux_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_31> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_30> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_29> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_28> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_27> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_26> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_25> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_24> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_23> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_22> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_21> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_20> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_19> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_18> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_17> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_15> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_14> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_13> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_12> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_11> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_10> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_9> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_8> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_7> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_6> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_5> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/mb_wrlvl_inst.u_phy_wrlvl/wrlvl_err> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/mb_wrlvl_inst.u_phy_wrlvl/wrcal_err> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/found_dq_edge_r> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/cal2_deskew_err_r_7> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/cal2_deskew_err_r_6> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/cal2_deskew_err_r_5> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/cal2_deskew_err_r_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/cal2_deskew_err_r_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/cal2_deskew_err_r_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/cal2_deskew_err_r_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/cal2_deskew_err_r_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/u_phy_rdlvl/rdlvl_err_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <xil_phy/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_tp> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rChnlNextDfrnt> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rChnlNextNext_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rChnlNextNext_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rChnlNextNext_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rChnlNextNext_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rCapChnl_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rCapChnl_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rCapChnl_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rCapChnl_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/rRdChnl_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_11> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_gap_cnt_1> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_gap_cnt_2> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/u_phy_rdlvl/cnt_shift_r_1> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/u_phy_rdlvl/cnt_shift_r_2> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/u_phy_rdlvl/cnt_shift_r_3> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/u_phy_rdlvl/idel_tap_delta_rsync_r_4> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r_3> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/mb_wrlvl_inst.u_phy_wrlvl/rank_cnt_r_0> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/mb_wrlvl_inst.u_phy_wrlvl/rank_cnt_r_1> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/u_phy_init/chip_cnt_r_0> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/u_phy_init/chip_cnt_r_1> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/u_phy_init/auto_cnt_r_1> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/chip_cnt_r_0> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/calib_width_0> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xil_phy/calib_width_1> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rChnlNextDfrnt> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rChnlNextNext_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rChnlNextNext_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rChnlNextNext_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rChnlNextNext_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_4> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rChnlNext_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rChnlNext_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rChnlNext_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rChnlNext_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rChnlNext_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rChnlNext_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rChnlNext_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rChnlNext_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xil_phy/chip_cnt_r1_0> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xil_phy/chip_cnt_r_1> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rCountChnl_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rCountChnl_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rCountChnl_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rCountChnl_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rReqChnlNext_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rReqChnlNext_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xil_phy/chip_cnt_r1_1> (without init value) has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rReqChnlNext_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rReqChnlNext_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rReqChnlNext_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rReqChnlNext_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rReqChnlNext_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rReqChnlNext_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rReqChnl_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_7> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_6> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_5> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_4> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rReqChnl_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rReqChnl_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rReqChnl_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rReqChnl_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rReqChnl_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rReqChnl_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rReqChnl_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_11> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_10> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/rRdChnl_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/rRdChnl_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_9> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rWrChnl_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/rRdChnl_0> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rWrChnl_1> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_8> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rWrChnl_3> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rWrChnl_2> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_14> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_15> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_13> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_12> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_19> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_16> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_17> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rChnl_18> has a constant value of 0 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xil_phy/u_phy_init/init_state_r1_5> is unconnected in block <softMC_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xil_phy/u_phy_init/init_state_r1_4> is unconnected in block <softMC_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xil_phy/u_phy_init/init_state_r1_3> is unconnected in block <softMC_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xil_phy/u_phy_init/init_state_r1_2> is unconnected in block <softMC_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xil_phy/u_phy_init/init_state_r1_1> is unconnected in block <softMC_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <xil_phy/u_phy_init/init_state_r1_0> is unconnected in block <softMC_top>.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_3> (without init value) has a constant value of 1 in block <softMC_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rReqChnlsSame> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rChnlNextNextOn> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selWr/rReqChnlNextUpdated> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rReqChnlsSame> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rChnlNextNextOn> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/selRd/rReqChnlNextUpdated> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_63> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_62> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_61> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_60> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_59> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_58> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_57> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_56> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_55> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_54> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_53> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_52> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_51> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_50> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_49> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_48> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_47> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_46> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_45> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_44> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_43> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_42> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_41> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_40> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_39> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_38> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_37> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_36> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_35> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_34> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_33> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_32> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_31> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_30> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_29> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_28> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_27> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_26> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_25> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_24> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_23> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_22> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_21> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_20> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_19> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_18> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_17> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_16> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_15> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_14> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_13> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_12> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_11> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_10> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_9> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_8> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_7> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_6> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_5> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_4> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_3> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_2> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_1> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_0> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_rdy_prev> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rerrfwd_prev> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_reof_prev> of sequential type is unconnected in block <softMC_top>.
WARNING:Xst:2677 - Node <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rrem_prev_0> of sequential type is unconnected in block <softMC_top>.
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLast> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/rChnlLen_4> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/wrPtrFull/rPtr_2> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/wrPtrFull/rBin_2> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/asyncCompare/rRdValid> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/monitor/rDataValid_0> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_rise1_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[47].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_rise1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise1_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[42].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[26].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[18].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_rise1_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[47].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_rise1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise1_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[42].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[26].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[18].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_rise0_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[43].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[35].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[27].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[11].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[3].u_iob_dq/wr_data_rise0_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_rise1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[47].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_rise1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[42].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[26].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[18].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_rise0_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[43].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[35].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[27].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[11].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[3].u_iob_dq/wr_data_rise0_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_0> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <xil_phy/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/low_0> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_TX_SYNC/ratedone_r2> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_TX_SYNC/ratedone_r2> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/ratedone_r2> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_TX_SYNC/ratedone_r2> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_TX_SYNC/ratedone_r2> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_TX_SYNC/ratedone_r2> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/ratedone_r2> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/state_FSM_FFd21> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_TX_SYNC/state_FSM_FFd21> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_TX_SYNC/state_FSM_FFd21> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/state_FSM_FFd21> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_TX_SYNC/state_FSM_FFd21> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_TX_SYNC/state_FSM_FFd21> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_TX_SYNC/state_FSM_FFd21> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/state_FSM_FFd21> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_rise1_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[28].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[12].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[4].u_iob_dq/wr_data_rise1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_rise0_r1> in Unit <softMC_top> is equivalent to the following 15 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[37].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[37].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[29].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[29].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[21].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[21].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_rise1_r1>
   <xil_phy/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_rise1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise0_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[40].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[8].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[0].u_iob_dq/wr_data_rise0_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_rise1_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[28].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[12].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[4].u_iob_dq/wr_data_rise1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_rise0_r2> in Unit <softMC_top> is equivalent to the following 15 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[37].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[37].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[29].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[29].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[21].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[21].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_rise1_r2>
   <xil_phy/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_rise1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise0_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[40].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[8].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[0].u_iob_dq/wr_data_rise0_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_rise1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[28].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[12].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[4].u_iob_dq/wr_data_rise1_r3> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_TX_SYNC/ratedone_r> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_TX_SYNC/ratedone_r> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_TX_SYNC/ratedone_r> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_TX_SYNC/ratedone_r> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_TX_SYNC/ratedone_r> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_TX_SYNC/ratedone_r> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_TX_SYNC/ratedone_r> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_TX_SYNC/ratedone_r> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_fall1_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[47].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_fall1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall1_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[42].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[26].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[18].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_fall1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_fall1_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[47].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_fall1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall1_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[42].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[26].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[18].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_fall1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall0_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[43].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[35].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[27].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[11].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[3].u_iob_dq/wr_data_fall0_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_fall1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[47].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_fall1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[42].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[26].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[18].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_fall1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall0_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[43].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[35].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[27].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[11].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[3].u_iob_dq/wr_data_fall0_r2> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/axi_basic_top/tx_inst/tx_pipeline_inst/reg_tuser_2> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/core/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/reg_tcfg_gnt> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_fall1_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[28].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[12].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[4].u_iob_dq/wr_data_fall1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r1> in Unit <softMC_top> is equivalent to the following 15 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[37].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[37].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[29].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[29].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[21].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[21].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_fall1_r1>
   <xil_phy/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_fall1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall0_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[40].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[8].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[0].u_iob_dq/wr_data_fall0_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_fall1_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[28].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[12].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[4].u_iob_dq/wr_data_fall1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_fall1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[28].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[12].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[4].u_iob_dq/wr_data_fall1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall0_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[40].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[8].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[0].u_iob_dq/wr_data_fall0_r2> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_21> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rRdPtr_2> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rBin_2> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_dly_ctrl/dlyce_rsync_mux_1> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <xil_phy/u_phy_dly_ctrl/dlyce_rsync_mux_0> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/write_fts_gated> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_init/cnt_pwron_ce_r_0> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <xil_phy/u_phy_rdlvl/cnt_shift_r_0> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_control_io/rst_r> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <xil_phy/u_phy_control_io/rst_delayed_0> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_rise1_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[46].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[38].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[30].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[14].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_rise0_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[47].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_rise0_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise0_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[42].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[26].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[18].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise0_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_rise1_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[46].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[38].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[30].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[14].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise1_r2> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rDE_1> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rDECount_1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_rise1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[25].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[17].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_rise1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise0_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[42].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[26].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[18].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_rise0_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_rise1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[46].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[38].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[30].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[14].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_rise0_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[47].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_rise0_r2> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rDE_3> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rDECount_3> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_7> in Unit <softMC_top> is equivalent to the following 3 FFs/Latches, which will be removed : <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_6> <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_5> <i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_4> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_rise0_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[28].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[12].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[4].u_iob_dq/wr_data_rise0_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_rise0_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[28].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[12].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[4].u_iob_dq/wr_data_rise0_r2> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rRdPtr_9> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBin_9> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[6].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[4].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/write_ts1_gated> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rMaxPayloadShift_0> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rMaxPayloadShift_0> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rMaxPayloadShift_0> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rMaxPayloadShift_1> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rMaxPayloadShift_1> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rMaxPayloadShift_1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_fall1_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[46].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[38].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[30].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[14].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_fall1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_fall1_r2> in Unit <softMC_top> is equivalent to the following 15 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[25].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[25].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[17].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[17].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_fall0_r2>
   <xil_phy/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_fall0_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[42].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[26].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[18].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_fall0_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_fall1_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[46].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[38].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[30].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[14].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_fall1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_fall0_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[47].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_fall0_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/wr_data_fall0_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[47].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[39].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[31].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[15].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[7].u_iob_dq/wr_data_fall0_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_fall1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[25].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[17].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_fall1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[42].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[34].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[26].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[18].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[10].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[2].u_iob_dq/wr_data_fall0_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_fall1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[46].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[38].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[30].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[14].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_fall1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_write/rst_delayed_0> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <xil_phy/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/reset> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_10> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_10> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_10> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_11> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_11> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_11> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_12> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_12> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_12> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_13> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_13> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_13> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_fall0_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[28].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[12].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[4].u_iob_dq/wr_data_fall0_r1> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_14> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_14> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_14> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_20> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_20> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_20> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_fall0_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[36].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[28].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[20].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[12].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[4].u_iob_dq/wr_data_fall0_r2> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_15> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_15> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_15> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[5].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_16> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_16> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_16> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_21> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_21> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_21> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_22> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_22> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_22> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_17> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_17> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_17> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_RX_VALID_FILTER/reg_state_eios_det_FSM_FFd3> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[7].GTX_RX_VALID_FILTER/reg_eios_detected> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_18> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_18> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_18> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_23> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_23> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_23> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_24> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_24> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_24> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_19> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_19> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_19> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_30> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_30> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_30> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/rFifoDataValid> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/asyncCompare/rRdValid> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_25> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_25> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_25> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_31> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_31> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_31> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rSgErr> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/monitor/rTxErr> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_26> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_26> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_26> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_27> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_27> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_27> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_28> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_28> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_28> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_29> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_29> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_29> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rMaxPayloadTrain_0> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rMaxPayloadTrain_0> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rMaxPayloadTrain_0> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rMaxPayloadTrain_1> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rMaxPayloadTrain_1> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rMaxPayloadTrain_1> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rMaxPayloadTrain_2> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rMaxPayloadTrain_2> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rMaxPayloadTrain_2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_rise1_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[43].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[35].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[27].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[11].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[3].u_iob_dq/wr_data_rise1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_rise1_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[43].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[35].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[27].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[11].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[3].u_iob_dq/wr_data_rise1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_rise1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[43].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[35].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[27].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[11].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[3].u_iob_dq/wr_data_rise1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise1_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[40].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[8].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[0].u_iob_dq/wr_data_rise1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_rise0_r1> in Unit <softMC_top> is equivalent to the following 15 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[25].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[25].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[17].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[17].u_iob_dq/wr_data_rise1_r1> <xil_phy/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_rise1_r1>
   <xil_phy/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_rise1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise1_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[40].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[8].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[0].u_iob_dq/wr_data_rise1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_rise0_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[46].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[38].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[30].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[14].u_iob_dq/wr_data_rise0_r1> <xil_phy/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise0_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_rise0_r2> in Unit <softMC_top> is equivalent to the following 15 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[25].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[25].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[17].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[17].u_iob_dq/wr_data_rise1_r2> <xil_phy/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_rise1_r2>
   <xil_phy/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_rise1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[40].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[8].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[0].u_iob_dq/wr_data_rise1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_rise1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[37].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[29].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[21].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_rise1_r3> <xil_phy/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_rise1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_rise0_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[46].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[38].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[30].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[14].u_iob_dq/wr_data_rise0_r2> <xil_phy/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_rise0_r2> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rMaxPayload_5> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rMaxPayload_5> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rMaxPayload_5> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rMaxPayload_6> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rMaxPayload_6> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rMaxPayload_6> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rMaxPayload_7> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rMaxPayload_7> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rMaxPayload_7> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rMaxPayload_8> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rMaxPayload_8> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rMaxPayload_8> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_0> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_0> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_0> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_1> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_1> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_1> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_2> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_2> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_2> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_3> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_3> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_3> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/monitor/rWordsRecvdAdv_1> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/monitor/rWordsRecvd_1> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_4> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_4> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_4> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_5> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_5> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_5> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_6> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_6> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_6> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_7> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_7> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_7> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_8> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_8> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_8> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall1_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[43].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[35].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[27].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[11].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[3].u_iob_dq/wr_data_fall1_r1> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rData_9> in Unit <softMC_top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rData_9> <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnData_9> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall1_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[43].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[35].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[27].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[11].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[3].u_iob_dq/wr_data_fall1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[43].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[35].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[27].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[19].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[11].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[3].u_iob_dq/wr_data_fall1_r3> 
INFO:Xst:2261 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/wrPtrFull/rPtr_9> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/wrPtrFull/rBin_9> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_init/phy_bank0_2> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <xil_phy/u_phy_init/phy_address0_0> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall1_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[40].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[8].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[0].u_iob_dq/wr_data_fall1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall1_r2> in Unit <softMC_top> is equivalent to the following 15 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[37].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[37].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[29].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[29].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[21].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[21].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_fall0_r2>
   <xil_phy/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_fall0_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall1_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[40].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[8].u_iob_dq/wr_data_fall1_r2> <xil_phy/u_phy_data_io/gen_dq[0].u_iob_dq/wr_data_fall1_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_fall0_r1> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[46].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[38].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[30].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[14].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_fall0_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_fall0_r1> in Unit <softMC_top> is equivalent to the following 15 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[41].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[33].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[25].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[25].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[17].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[17].u_iob_dq/wr_data_fall1_r1> <xil_phy/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[9].u_iob_dq/wr_data_fall1_r1>
   <xil_phy/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_fall0_r1> <xil_phy/u_phy_data_io/gen_dq[1].u_iob_dq/wr_data_fall1_r1> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_fall0_r2> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[46].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[38].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[30].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[22].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[14].u_iob_dq/wr_data_fall0_r2> <xil_phy/u_phy_data_io/gen_dq[6].u_iob_dq/wr_data_fall0_r2> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[40].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[16].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[8].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[0].u_iob_dq/wr_data_fall1_r3> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall1_r3> in Unit <softMC_top> is equivalent to the following 7 FFs/Latches, which will be removed : <xil_phy/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[45].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[37].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[29].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[21].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[13].u_iob_dq/wr_data_fall1_r3> <xil_phy/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_fall1_r3> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/fifo/rRdPtrPlus1_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/fifo/rRdPtr_0> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/rRdPtrPlus1_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/rRdPtr_0> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/wrPtrFull/rBin_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/wrPtrFull/rBinP1_0> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rBin_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/rBinP1_0> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifo/rRdPtrPlus1_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifo/rRdPtr_0> 
INFO:Xst:3203 - The FF/Latch <xil_phy/u_phy_init/burst_addr_r_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <xil_phy/u_phy_init/new_burst_r> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/rWrPtrPlus1_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/rWrPtr_0> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/rWrPtrPlus1_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/rWrPtr_0> 
INFO:Xst:3203 - The FF/Latch <xil_phy/u_phy_read/u_phy_rdclk_gen/rst_oserdes_sync_r_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <xil_phy/u_phy_init/mr1_r<0>_0> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/fifo/rWrPtrPlus1_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/fifo/rWrPtr_0> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/rWrPtrPlus1_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/rWrPtr_0> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifo/rWrPtrPlus1_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifo/rWrPtr_0> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/rRdPtrPlus1_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifo/rRdPtr_0> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBin_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_0> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/wrPtrFull/rBin_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/wrPtrFull/rBinP1_0> 
INFO:Xst:3203 - The FF/Latch <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/rRdPtrPlus1_0> in Unit <softMC_top> is the opposite to the following FF/Latch, which will be removed : <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/rRdPtr_0> 
INFO:Xst:2261 - The FF/Latch <xil_phy/u_phy_read/u_phy_rddata_sync/gen_c0.u_rddata_sync_c0/SyncResetRd> in Unit <softMC_top> is equivalent to the following FF/Latch, which will be removed : <xil_phy/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/SyncResetRd> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 98 (+ 5) on block softMC_top, actual ratio is 13.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <i_softmc/i_instr1_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <i_softmc/i_instr1_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <i_softmc/i_instr0_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <i_softmc/i_instr0_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <i_softmc/i_rdback_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <i_softmc/i_rdback_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <i_softmc/i_instr1_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <i_softmc/i_instr1_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <i_softmc/i_instr0_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <i_softmc/i_instr0_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <i_softmc/i_rdback_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <i_softmc/i_rdback_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
FlipFlop u_infrastructure/rstdiv0_sync_r_6 has been replicated 13 time(s)
FlipFlop u_infrastructure/rstdiv0_sync_r_7 has been replicated 134 time(s)

Final Macro Processing ...

Processing Unit <softMC_top> :
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rLen_49>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rLen_48>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rLen_47>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rLen_46>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rLen_45>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rLen_44>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rLen_43>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rLen_42>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rLen_41>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rLen_40>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_309>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_308>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_307>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_306>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_305>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_304>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_303>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_302>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_301>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_300>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_299>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_298>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_297>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_296>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_295>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_294>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_293>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_292>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_291>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_290>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_289>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_288>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_287>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_286>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_285>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_284>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_283>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_282>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_281>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_280>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_279>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_278>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_277>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_276>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_275>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_274>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_273>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_272>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_271>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_270>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_269>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_268>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_267>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_266>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_265>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_264>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_263>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_262>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_261>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_260>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_259>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_258>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_257>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_256>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_255>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_254>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_253>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_252>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_251>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_250>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_249>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr_248>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rWnR_4>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rTag_36>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rTag_35>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rTag_34>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rTag_33>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rTag_32>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rAddr64_4>.
	Found 4-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rValid_4>.
	Found 4-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/rLenEQ1_4>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rAddr_10>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rAddr_9>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rAddr_8>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rAddr_7>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rAddr_6>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rShiftUp_5>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rDEShifted_3>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rDEShifted_2>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_319>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_318>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_317>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_316>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_315>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_314>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_313>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_312>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_311>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_310>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_309>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_308>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_307>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_306>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_305>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_304>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_303>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_302>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_301>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_300>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_299>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_298>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_297>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_296>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_295>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_294>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_293>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_292>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_291>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_290>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_289>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_288>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_287>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_286>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_285>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_284>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_283>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_282>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_281>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_280>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_279>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_278>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_277>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_276>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_275>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_274>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_273>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_272>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_271>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_270>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_269>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_268>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_267>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_266>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_265>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_264>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_263>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_262>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_261>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_260>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_259>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_258>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_257>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rData_256>.
	Found 3-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rDE_4>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rDE_3>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rDECount_2>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rDone_4>.
	Found 5-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rErr_4>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_63>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_62>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_61>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_60>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_59>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_58>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_57>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_56>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_55>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_54>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_53>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_52>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_51>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_50>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_49>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_48>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_47>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_46>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_45>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_44>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_43>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_42>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_41>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_40>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_39>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_38>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_37>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_36>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_35>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_34>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_33>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rPrevData_32>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_0>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_1>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_2>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_3>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_4>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_5>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_6>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_7>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_8>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_9>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_10>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_11>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_12>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_13>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_14>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_15>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_16>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_17>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_18>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_19>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_20>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_21>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_22>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_23>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_24>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_25>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_26>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_27>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_28>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_29>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_30>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_31>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_32>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_33>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_34>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_35>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_36>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_37>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_38>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_39>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_40>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_41>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_42>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_43>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_44>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_45>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_46>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_47>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_48>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_49>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_50>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_51>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_52>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_53>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_54>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_55>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_56>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_57>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_58>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_59>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_60>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_61>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_62>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataIn_63>.
	Found 4-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rValsProp_3>.
	Found 4-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rValsProp_3>.
	Found 3-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rValsProp_2>.
	Found 4-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rFlushed_3>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/gate/rxSig/sigBtoA/metaFF/Q>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/gate/countSync/sigAtoB/metaFF/Q>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/gate/countSync/sigBtoA/metaFF/Q>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/gate/rxAckSig/metaFF/Q>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rTxnDone_1>.
	Found 3-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/rCountHist_4>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/rConsumedHist_5>.
	Found 2-bit shift register for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/rConsumedHist_4>.
	Found 3-bit shift register for signal <xil_phy/u_phy_control_io/rst_delayed_3>.
	Found 19-bit shift register for signal <xil_phy/u_phy_write/wr_level_dqs_stg_r_18>.
	Found 16-bit shift register for signal <xil_phy/u_phy_init/pd_cal_start_dly_r_15>.
	Found 3-bit shift register for signal <xil_phy/u_phy_init/wrlvl_rank_done_r3>.
	Found 16-bit shift register for signal <xil_phy/u_phy_init/prech_done>.
	Found 16-bit shift register for signal <xil_phy/u_phy_init/rdlvl_start_dly_clkdiv_r_15>.
	Found 16-bit shift register for signal <xil_phy/u_phy_init/rdlvl_start_dly0_r_15>.
	Found 16-bit shift register for signal <xil_phy/u_phy_init/rdlvl_start_dly1_r_15>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall1_r_07>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall0_r_07>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise1_r_07>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise0_r_07>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall1_r_06>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise1_r_06>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise0_r_06>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall0_r_06>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise1_r_05>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall1_r_05>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall0_r_05>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise0_r_05>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall1_r_04>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise1_r_04>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise0_r_04>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall0_r_04>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise1_r_03>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall1_r_03>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall0_r_03>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise0_r_03>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall1_r_02>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall0_r_02>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise1_r_02>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise0_r_02>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise1_r_01>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall1_r_01>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall0_r_01>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise0_r_01>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall1_r_0>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise1_r_0>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_rise0_r_0>.
	Found 2-bit shift register for signal <xil_phy/u_phy_rdlvl/sr_fall0_r_0>.
	Found 4-bit shift register for signal <xil_phy/u_phy_rdlvl/rdlvl_done_1>.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/rWideRst_4> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rWideRst_4> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u_iodelay_ctrl/rst_ref_sync_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <xil_phy/u_phy_write/rst_delayed_7> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <xil_phy/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy_dly_r_9> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <softMC_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11522
 Flip-Flops                                            : 11522
# Shift Registers                                      : 307
 16-bit shift register                                 : 5
 19-bit shift register                                 : 1
 2-bit shift register                                  : 145
 3-bit shift register                                  : 5
 4-bit shift register                                  : 6
 5-bit shift register                                  : 145

=========================================================================
WARNING:Xst:2677 - Node <u_infrastructure/rstdiv0_sync_r_7_75> of sequential type is unconnected in block <softMC_top>.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : softMC_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 12857
#      BUF                         : 45
#      GND                         : 15
#      INV                         : 131
#      LUT1                        : 516
#      LUT2                        : 994
#      LUT3                        : 2442
#      LUT4                        : 1299
#      LUT5                        : 1542
#      LUT6                        : 3024
#      MUXCY                       : 1369
#      MUXF7                       : 318
#      VCC                         : 15
#      XORCY                       : 1147
# FlipFlops/Latches                : 12194
#      FD                          : 4960
#      FD_1                        : 432
#      FDC                         : 117
#      FDCE                        : 33
#      FDCP                        : 2
#      FDE                         : 2411
#      FDP                         : 183
#      FDPE                        : 9
#      FDR                         : 2601
#      FDRE                        : 1324
#      FDS                         : 106
#      FDSE                        : 15
#      ODDR                        : 1
# RAMS                             : 352
#      RAM32M                      : 29
#      RAM32X1D                    : 6
#      RAM64X1D                    : 288
#      RAMB18E1                    : 1
#      RAMB36E1                    : 28
# Shift Registers                  : 318
#      SRL16E                      : 8
#      SRLC16E                     : 306
#      SRLC32E                     : 4
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 151
#      IBUF                        : 20
#      IBUFDS_GTXE1                : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 64
#      IOBUFDS_DIFF_OUT            : 8
#      OBUF                        : 55
#      OBUFDS                      : 2
# GigabitIOs                       : 8
#      GTXE1                       : 8
# Others                           : 286
#      BUFIODQS                    : 8
#      BUFR                        : 2
#      IDELAYCTRL                  : 1
#      IODELAYE1                   : 82
#      ISERDESE1                   : 72
#      MMCM_ADV                    : 2
#      OSERDESE1                   : 118
#      PCIE_2_0                    : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:           12194  out of  301440     4%  
 Number of Slice LUTs:                10970  out of  150720     7%  
    Number used as Logic:              9948  out of  150720     6%  
    Number used as Memory:             1022  out of  58400     1%  
       Number used as RAM:              704
       Number used as SRL:              318

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  15765
   Number with an unused Flip Flop:    3571  out of  15765    22%  
   Number with an unused LUT:          4795  out of  15765    30%  
   Number of fully used LUT-FF pairs:  7399  out of  15765    46%  
   Number of unique control sets:       412

IO Utilization: 
 Number of IOs:                         160
 Number of bonded IOBs:                 160  out of    600    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               29  out of    416     6%  
    Number using Block RAM only:         29
 Number of BUFG/BUFGCTRLs:                8  out of     32    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                           | Clock buffer(FF name)                                                                                          | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
i_pcie_top/core/TxOutClk                                                                                                                                                                                               | MMCM_ADV:CLKOUT0                                                                                               | 5382  |
i_pcie_top/core/TxOutClk                                                                                                                                                                                               | MMCM_ADV:CLKOUT1                                                                                               | 828   |
ddr_dm_7_OBUF                                                                                                                                                                                                          | NONE(i_pcie_top/core/pcie_2_0_i/pcie_block_i)                                                                  | 1     |
i_pcie_top/core/TxOutClk                                                                                                                                                                                               | BUFG                                                                                                           | 21    |
clk_ref_p                                                                                                                                                                                                              | MMCM_ADV:CLKOUT1                                                                                               | 4166  |
i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/asyncCompare/wDirSet(i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/asyncCompare/wDirSet1:O)| NONE(*)(i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/asyncCompare/rDir)| 1     |
i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/asyncCompare/wDirSet(i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/asyncCompare/wDirSet1:O)        | NONE(*)(i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/asyncCompare/rDir)    | 1     |
xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>                                                                                                                                                                     | BUFR                                                                                                           | 1542  |
xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>                                                                                                                                                                     | BUFR                                                                                                           | 928   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                                                                                                                    | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36/N1(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36)                                             | 62    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36/N1(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36)                                             | 62    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36/N1(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36)                                             | 62    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36/N1(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36)                                             | 62    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36/N1(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36)                                             | 62    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/N1(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36)                                             | 62    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36/N1(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36)                                             | 62    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/N1(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/XST_VCC:P)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36)                                             | 62    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36/N0(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/num_brams.brams[0].ram/use_ramb36.ramb36)                                             | 36    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36/N0(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/num_brams.brams[1].ram/use_ramb36.ramb36)                                             | 36    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36/N0(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/num_brams.brams[2].ram/use_ramb36.ramb36)                                             | 36    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36/N0(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_rx/num_brams.brams[3].ram/use_ramb36.ramb36)                                             | 36    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36/N0(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/num_brams.brams[0].ram/use_ramb36.ramb36)                                             | 36    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/N0(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/num_brams.brams[1].ram/use_ramb36.ramb36)                                             | 36    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36/N0(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/num_brams.brams[2].ram/use_ramb36.ramb36)                                             | 36    |
i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/N0(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/XST_GND:G)                                                                                                                           | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36)                                             | 36    |
i_softmc/i_rdback_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(i_softmc/i_rdback_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(i_softmc/i_rdback_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram)| 18    |
ddr_dm_7_OBUF(XST_GND:G)                                                                                                                                                                                                                                                                                                            | NONE(i_pcie_top/core/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36/pcie_bram_i/pcie_brams_tx/num_brams.brams[3].ram/use_ramb36.ramb36)                                             | 16    |
i_pcie_top/core/phy_rdy_n_INV_1191_o(i_pcie_top/core/phy_rdy_n_INV_1191_o1_INV_0:O)                                                                                                                                                                                                                                                 | NONE(i_pcie_top/core/pcie_2_0_i/pcie_block_i)                                                                                                                                                                      | 3     |
i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/data_hold_inv(XST_VCC:P)                                                                                                                                                                                                                                                     | NONE(xil_phy/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync)                                                                                                                                                | 2     |
i_softmc/i_instr0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(i_softmc/i_instr0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(i_softmc/i_instr0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 2     |
i_softmc/i_instr1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(i_softmc/i_instr1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(i_softmc/i_instr1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 2     |
xil_phy/u_phy_read/u_phy_rdclk_gen/rst_rsync_0(xil_phy/u_phy_read/u_phy_rdclk_gen/rst_rsync_0:Q)                                                                                                                                                                                                                                    | NONE(xil_phy/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync)                                                                                                                                                | 2     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 9.415ns (Maximum Frequency: 106.214MHz)
   Minimum input arrival time before clock: 1.793ns
   Maximum output required time after clock: 4.419ns
   Maximum combinational path delay: 0.485ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_pcie_top/core/TxOutClk'
  Clock period: 9.415ns (frequency: 106.214MHz)
  Total number of paths / destination ports: 75862 / 11420
-------------------------------------------------------------------------
Delay:               3.766ns (Levels of Logic = 5)
  Source:            i_pcie_top/core/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_3 (FF)
  Destination:       i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy (FF)
  Source Clock:      i_pcie_top/core/TxOutClk rising 2.5X
  Destination Clock: i_pcie_top/core/TxOutClk rising 2.5X

  Data Path: i_pcie_top/core/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_3 to i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.375   0.808  i_pcie_top/core/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_3 (i_pcie_top/core/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_3)
     LUT6:I1->O            5   0.068   0.444  i_pcie_top/core/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_done1_SW0 (N245)
     LUT6:I5->O           14   0.068   0.502  i_pcie_top/core/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_done1 (i_pcie_top/core/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_done)
     LUT4:I3->O            4   0.068   0.795  i_pcie_top/core/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter41 (i_pcie_top/core/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter<1>)
     LUT6:I1->O            1   0.068   0.491  i_pcie_top/core/axi_basic_top/rx_inst/rx_null_gen_inst/null_is_eof<1>13_SW2 (N961)
     LUT6:I4->O            1   0.068   0.000  i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_glue_set (i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_glue_set)
     FDR:D                     0.011          i_pcie_top/core/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy
    ----------------------------------------
    Total                      3.766ns (0.726ns logic, 3.040ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_ref_p'
  Clock period: 6.124ns (frequency: 163.294MHz)
  Total number of paths / destination ports: 79459 / 8545
-------------------------------------------------------------------------
Delay:               6.124ns (Levels of Logic = 8)
  Source:            i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r (FF)
  Destination:       i_softmc/i_iseq_disp/i_instr_dispatcher/wait_cycles_r_6 (FF)
  Source Clock:      clk_ref_p rising
  Destination Clock: clk_ref_p rising

  Data Path: i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r to i_softmc/i_iseq_disp/i_instr_dispatcher/wait_cycles_r_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            189   0.375   0.768  i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r (i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r)
     LUT3:I0->O            3   0.068   0.789  i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_instr0201 (i_softmc/i_iseq_disp/i_instr_dispatcher/instr0<30>)
     LUT5:I0->O            1   0.068   0.638  i_softmc/i_iseq_disp/i_instr_dispatcher/ack11 (i_softmc/i_iseq_disp/i_instr_dispatcher/ack11)
     LUT6:I2->O           16   0.068   0.736  i_softmc/i_iseq_disp/i_instr_dispatcher/ack14 (i_softmc/i_iseq_disp/i_instr_dispatcher/ack1)
     LUT6:I2->O           13   0.068   0.497  i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT106111 (i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT10611)
     LUT2:I1->O            3   0.068   0.652  i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_io_config_strobe111 (i_softmc/i_iseq_disp/i_instr_dispatcher/load_counter)
     LUT6:I2->O           10   0.068   0.697  i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT1057 (i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT1057)
     LUT4:I0->O            1   0.068   0.417  i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT142 (i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT141)
     LUT6:I5->O            1   0.068   0.000  i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT144 (i_softmc/i_iseq_disp/i_instr_dispatcher/GND_72_o_wait_cycles_ns[9]_mux_8_OUT<6>)
     FDR:D                     0.011          i_softmc/i_iseq_disp/i_instr_dispatcher/wait_cycles_r_6
    ----------------------------------------
    Total                      6.124ns (0.930ns logic, 5.194ns route)
                                       (15.2% logic, 84.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Clock period: 2.091ns (frequency: 478.240MHz)
  Total number of paths / destination ports: 3439 / 1815
-------------------------------------------------------------------------
Delay:               2.091ns (Levels of Logic = 3)
  Source:            xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q_r_5 (FF)
  Destination:       xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_3 (FF)
  Source Clock:      xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising
  Destination Clock: xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q_r_5 to xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.581  xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q_r_5 (xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q_r_5)
     LUT6:I3->O            2   0.068   0.497  xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out31 (xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out3)
     LUT3:I1->O            2   0.068   0.423  xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43 (xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/slip_out<3>)
     LUT6:I5->O            1   0.068   0.000  xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/mux1121 (xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<3>)
     FD:D                      0.011          xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
    ----------------------------------------
    Total                      2.091ns (0.590ns logic, 1.501ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Clock period: 2.091ns (frequency: 478.240MHz)
  Total number of paths / destination ports: 2069 / 1093
-------------------------------------------------------------------------
Delay:               2.091ns (Levels of Logic = 3)
  Source:            xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5 (FF)
  Destination:       xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3 (FF)
  Source Clock:      xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising
  Destination Clock: xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5 to xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.581  xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5 (xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5)
     LUT6:I3->O            2   0.068   0.497  xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out31 (xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out3)
     LUT3:I1->O            2   0.068   0.423  xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43 (xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/slip_out<3>)
     LUT6:I5->O            1   0.068   0.000  xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/mux1121 (xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<3>)
     FD:D                      0.011          xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
    ----------------------------------------
    Total                      2.091ns (0.590ns logic, 1.501ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_pcie_top/core/TxOutClk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              1.451ns (Levels of Logic = 2)
  Source:            sys_reset_n (PAD)
  Destination:       i_pcie_top/core/pcie_reset_delay_i/reg_count_15_8_7 (FF)
  Destination Clock: i_pcie_top/core/TxOutClk rising

  Data Path: sys_reset_n to i_pcie_top/core/pcie_reset_delay_i/reg_count_15_8_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.399  i_pcie_top/sys_reset_n_ibuf (i_pcie_top/sys_reset_n_c)
     INV:I->O             21   0.086   0.529  i_pcie_top/core/pcie_reset_delay_i/sys_reset_n_inv1_INV_0 (i_pcie_top/core/pcie_reset_delay_i/sys_reset_n_inv)
     FDCE:CLR                  0.434          i_pcie_top/core/pcie_reset_delay_i/reg_count_23_16_0
    ----------------------------------------
    Total                      1.451ns (0.523ns logic, 0.928ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ref_p'
  Total number of paths / destination ports: 179 / 179
-------------------------------------------------------------------------
Offset:              1.598ns (Levels of Logic = 2)
  Source:            sys_rst (PAD)
  Destination:       u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination Clock: clk_ref_p rising

  Data Path: sys_rst to u_infrastructure/rstdiv0_sync_r_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.003   0.515  sys_rst_IBUF (sys_rst_IBUF)
     LUT3:I2->O          154   0.068   0.578  u_infrastructure/rst_tmp1 (u_infrastructure/rst_tmp)
     FDP:PRE                   0.434          u_infrastructure/rstdiv0_sync_r_0
    ----------------------------------------
    Total                      1.598ns (0.505ns logic, 1.093ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Total number of paths / destination ports: 1665 / 675
-------------------------------------------------------------------------
Offset:              1.793ns (Levels of Logic = 3)
  Source:            xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p:Q3 (PAD)
  Destination:       xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_0 (FF)
  Destination Clock: xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p:Q3 to xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q3           2   0.000   0.497  xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p (xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q<2>)
     LUT3:I1->O            4   0.068   0.658  xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/Mmux_iserdes_q_mux11 (xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_q_mux<2>)
     LUT5:I1->O            2   0.068   0.423  xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out13 (xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/slip_out<0>)
     LUT6:I5->O            1   0.068   0.000  xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/mux41 (xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<0>)
     FD:D                      0.011          xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
    ----------------------------------------
    Total                      1.793ns (0.215ns logic, 1.578ns route)
                                       (12.0% logic, 88.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 999 / 405
-------------------------------------------------------------------------
Offset:              1.793ns (Levels of Logic = 3)
  Source:            xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p:Q3 (PAD)
  Destination:       xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_0 (FF)
  Destination Clock: xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p:Q3 to xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q3           2   0.000   0.497  xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p (xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q<2>)
     LUT3:I1->O            4   0.068   0.658  xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/Mmux_iserdes_q_mux11 (xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_mux<2>)
     LUT5:I1->O            2   0.068   0.423  xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out13 (xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/slip_out<0>)
     LUT6:I5->O            1   0.068   0.000  xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/mux41 (xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<0>)
     FD:D                      0.011          xil_phy/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
    ----------------------------------------
    Total                      1.793ns (0.215ns logic, 1.578ns route)
                                       (12.0% logic, 88.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ref_p'
  Total number of paths / destination ports: 2004 / 1035
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 5)
  Source:            i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r (FF)
  Destination:       xil_phy/u_phy_control_io/gen_cs_n[0].u_out_cs_n:D3 (PAD)
  Source Clock:      clk_ref_p rising

  Data Path: i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r to xil_phy/u_phy_control_io/gen_cs_n[0].u_out_cs_n:D3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            189   0.375   0.768  i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r (i_softmc/i_iseq_disp/i_instr_dispatcher/instr_src_r)
     LUT3:I0->O            3   0.068   0.789  i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_instr0201 (i_softmc/i_iseq_disp/i_instr_dispatcher/instr0<30>)
     LUT5:I0->O            1   0.068   0.638  i_softmc/i_iseq_disp/i_instr_dispatcher/ack11 (i_softmc/i_iseq_disp/i_instr_dispatcher/ack11)
     LUT6:I2->O           16   0.068   0.515  i_softmc/i_iseq_disp/i_instr_dispatcher/ack14 (i_softmc/i_iseq_disp/i_instr_dispatcher/ack1)
     LUT6:I5->O           16   0.068   0.589  i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT105811 (i_softmc/i_iseq_disp/i_instr_dispatcher/Mmux_GND_72_o_wait_cycles_ns[9]_mux_8_OUT10581)
     LUT6:I4->O            2   0.068   0.405  xil_phy/u_phy_control_io/Mmux_mux_we_n111 (xil_phy/u_phy_control_io/mux_we_n1)
    OSERDESE1:D3               0.000          xil_phy/u_phy_control_io/u_out_we_n
    ----------------------------------------
    Total                      4.419ns (0.715ns logic, 3.704ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Total number of paths / destination ports: 225 / 225
-------------------------------------------------------------------------
Offset:              0.820ns (Levels of Logic = 0)
  Source:            xil_phy/u_phy_dly_ctrl/dlyval_dq_39 (FF)
  Destination:       xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/u_iodelay_dq:CNTVALUEIN4 (PAD)
  Source Clock:      xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: xil_phy/u_phy_dly_ctrl/dlyval_dq_39 to xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/u_iodelay_dq:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.375   0.445  xil_phy/u_phy_dly_ctrl/dlyval_dq_39 (xil_phy/u_phy_dly_ctrl/dlyval_dq_39)
    IODELAYE1:CNTVALUEIN4        0.000          xil_phy/u_phy_data_io/gen_dq[63].u_iob_dq/u_iodelay_dq
    ----------------------------------------
    Total                      0.820ns (0.375ns logic, 0.445ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 135 / 135
-------------------------------------------------------------------------
Offset:              0.820ns (Levels of Logic = 0)
  Source:            xil_phy/u_phy_dly_ctrl/dlyval_dq_14 (FF)
  Destination:       xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_iodelay_dq:CNTVALUEIN4 (PAD)
  Source Clock:      xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: xil_phy/u_phy_dly_ctrl/dlyval_dq_14 to xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_iodelay_dq:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.375   0.445  xil_phy/u_phy_dly_ctrl/dlyval_dq_14 (xil_phy/u_phy_dly_ctrl/dlyval_dq_14)
    IODELAYE1:CNTVALUEIN4        0.000          xil_phy/u_phy_data_io/gen_dq[23].u_iob_dq/u_iodelay_dq
    ----------------------------------------
    Total                      0.820ns (0.375ns logic, 0.445ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 647 / 583
-------------------------------------------------------------------------
Delay:               0.485ns (Levels of Logic = 1)
  Source:            xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_bufio_cpt:O (PAD)
  Destination:       xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB (PAD)

  Data Path: xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_bufio_cpt:O to xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFIODQS:O             1   0.000   0.399  xil_phy/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[7].u_bufio_cpt (xil_phy/clk_cpt<7>)
     INV:I->O              0   0.086   0.000  xil_phy/u_phy_data_io/gen_dqs[7].u_phy_dqs_iob/iserdes_clkb1_INV_0 (xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_clkb)
    ISERDESE1:CLKB             0.000          xil_phy/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq
    ----------------------------------------
    Total                      0.485ns (0.086ns logic, 0.399ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_ref_p
---------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk_ref_p                                                                                                |    6.124|         |         |         |
i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/asyncCompare/wDirSet|    1.238|         |         |         |
i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/asyncCompare/wDirSet    |    0.951|         |         |         |
i_pcie_top/core/TxOutClk                                                                                 |    3.765|         |         |         |
xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>                                                       |    1.675|         |         |         |
xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>                                                       |    1.675|         |         |         |
---------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/asyncCompare/wDirSet
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk_ref_p               |    1.954|         |         |         |
i_pcie_top/core/TxOutClk|    3.091|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/asyncCompare/wDirSet
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk_ref_p               |    1.955|         |         |         |
i_pcie_top/core/TxOutClk|    2.310|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_pcie_top/core/TxOutClk
---------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk_ref_p                                                                                                |    2.854|         |         |         |
i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/asyncCompare/wDirSet|    1.041|         |         |         |
i_pcie_top/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/asyncCompare/wDirSet    |    1.238|         |         |         |
i_pcie_top/core/TxOutClk                                                                                 |    3.766|         |         |         |
---------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk_ref_p                                         |    2.445|         |         |         |
xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    2.091|    0.778|         |         |
--------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>
--------------------------------------------------+---------+---------+---------+---------+
                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------+---------+---------+---------+---------+
clk_ref_p                                         |    2.445|         |         |         |
xil_phy/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>|    2.091|    0.778|         |         |
--------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 72.00 secs
Total CPU time to Xst completion: 72.47 secs
 
--> 

Total memory usage is 516336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1849 (   0 filtered)
Number of infos    :  558 (   0 filtered)

