 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : toplevel_498
Version: R-2020.09-SP4
Date   : Thu Dec  1 10:09:53 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_0p9v_125c   Library: scadv10_cln65gp_rvt_ss_0p9v_125c
Wire Load Model Mode: top

  Startpoint: mmu_storage_controller_qspi_controller/nibble_counter_q_reg_2_
              (rising edge-triggered flip-flop clocked by my_clk)
  Endpoint: external_qspi_pins[3]
            (output port clocked by external_qspi_ck_o)
  Path Group: external_qspi_ck_o
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  toplevel_498       tsmc65_wl10           scadv10_cln65gp_rvt_ss_0p9v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock my_clk (rise edge)                               66.67      66.67
  clock network delay (ideal)                             0.00      66.67
  mmu_storage_controller_qspi_controller/nibble_counter_q_reg_2_/CK (DFFQX0P5MA10TR)
                                                          0.00 #    66.67 r
  mmu_storage_controller_qspi_controller/nibble_counter_q_reg_2_/Q (DFFQX0P5MA10TR)
                                                          0.47      67.14 f
  mmu_storage_controller_qspi_controller/U140/Y (NAND2X0P5AA10TR)
                                                          0.46      67.60 r
  mmu_storage_controller_qspi_controller/U142/Y (NAND4X0P5MA10TR)
                                                          0.31      67.91 f
  mmu_storage_controller_qspi_controller/qspi_io_o[3] (qspi_controller)
                                                          0.00      67.91 f
  mmu_storage_controller_genblk1_3__io_pad_qspi_io_tri_buf_/Y (BUFZX1MA10TR)
                                                          0.28      68.19 f
  external_qspi_pins[3] (inout)                           0.00      68.19 f
  data arrival time                                                 68.19

  clock external_qspi_ck_o (rise edge)                   33.33      33.33
  clock network delay (ideal)                             0.00      33.33
  output external delay                                  -4.00      29.33
  data required time                                                29.33
  --------------------------------------------------------------------------
  data required time                                                29.33
  data arrival time                                                -68.19
  --------------------------------------------------------------------------
  slack (MET)                                                       38.86


  Startpoint: vproc_top_rst_sync_qn_reg_0_
              (rising edge-triggered flip-flop clocked by my_clk)
  Endpoint: vproc_top_rst_sync_qn_reg_1_
            (rising edge-triggered flip-flop clocked by my_clk)
  Path Group: my_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  toplevel_498       tsmc65_wl10           scadv10_cln65gp_rvt_ss_0p9v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock my_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  vproc_top_rst_sync_qn_reg_0_/CK (DFFQX0P5MA10TR)        0.00 #     0.00 r
  vproc_top_rst_sync_qn_reg_0_/Q (DFFQX0P5MA10TR)         0.22       0.22 f
  vproc_top_rst_sync_qn_reg_1_/D (DFFQX0P5MA10TR)         0.00       0.22 f
  data arrival time                                                  0.22

  clock my_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  vproc_top_rst_sync_qn_reg_1_/CK (DFFQX0P5MA10TR)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


1
