#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Mar 26 11:50:28 2018
# Process ID: 11996
# Current directory: C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.runs/synth_1
# Command line: vivado.exe -log park_meter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source park_meter.tcl
# Log file: C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.runs/synth_1/park_meter.vds
# Journal file: C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source park_meter.tcl -notrace
Command: synth_design -top park_meter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13320 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 389.105 ; gain = 98.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'park_meter' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:5]
INFO: [Synth 8-638] synthesizing module 'slowCLK' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:205]
INFO: [Synth 8-256] done synthesizing module 'slowCLK' (1#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:205]
INFO: [Synth 8-638] synthesizing module 'new_debounce' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:98]
WARNING: [Synth 8-567] referenced signal 'inuse' should be on the sensitivity list [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:176]
WARNING: [Synth 8-567] referenced signal 'add50' should be on the sensitivity list [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:176]
WARNING: [Synth 8-567] referenced signal 'add150' should be on the sensitivity list [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:176]
WARNING: [Synth 8-567] referenced signal 'add200' should be on the sensitivity list [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:176]
WARNING: [Synth 8-567] referenced signal 'add500' should be on the sensitivity list [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:176]
INFO: [Synth 8-256] done synthesizing module 'new_debounce' (2#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:98]
INFO: [Synth 8-638] synthesizing module 'hexToSevenSegment' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:240]
INFO: [Synth 8-256] done synthesizing module 'hexToSevenSegment' (3#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:234]
INFO: [Synth 8-638] synthesizing module 'out7seg' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:254]
INFO: [Synth 8-226] default block is never used [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:276]
INFO: [Synth 8-256] done synthesizing module 'out7seg' (4#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:254]
WARNING: [Synth 8-6014] Unused sequential element math_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:59]
INFO: [Synth 8-256] done synthesizing module 'park_meter' (5#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:5]
WARNING: [Synth 8-3331] design new_debounce has unconnected port bounce_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 441.777 ; gain = 150.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 441.777 ; gain = 150.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/park_meter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/park_meter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 777.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 777.484 ; gain = 486.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 777.484 ; gain = 486.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 777.484 ; gain = 486.434
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:220]
INFO: [Synth 8-5544] ROM "inuse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inuse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inuse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inuse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inuse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inuse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inuse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inuse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:262]
INFO: [Synth 8-5546] ROM "new_val" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 's_reg' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:107]
WARNING: [Synth 8-327] inferring latch for variable 'inuse_reg' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:238]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 777.484 ; gain = 486.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module park_meter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module slowCLK 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module new_debounce 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module hexToSevenSegment 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module out7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "new_val" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element slw/counter_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:220]
WARNING: [Synth 8-6014] Unused sequential element out1/counter_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.srcs/sources_1/new/EE460M_Lab4.v:262]
INFO: [Synth 8-3886] merging instance 'd1/s_reg[0]' (LD) to 'd1/s_reg[15]'
INFO: [Synth 8-3886] merging instance 'd1/s_reg[9]' (LD) to 'd1/s_reg[15]'
INFO: [Synth 8-3886] merging instance 'd1/s_reg[10]' (LD) to 'd1/s_reg[15]'
INFO: [Synth 8-3886] merging instance 'd1/s_reg[11]' (LD) to 'd1/s_reg[15]'
INFO: [Synth 8-3886] merging instance 'd1/s_reg[12]' (LD) to 'd1/s_reg[15]'
INFO: [Synth 8-3886] merging instance 'd1/s_reg[13]' (LD) to 'd1/s_reg[15]'
INFO: [Synth 8-3886] merging instance 'd1/s_reg[15]' (LD) to 'd1/s_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d1/s_reg[14] )
WARNING: [Synth 8-3332] Sequential element (d1/s_reg[14]) is unused and will be removed from module park_meter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 777.484 ; gain = 486.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 788.512 ; gain = 497.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 808.227 ; gain = 517.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 861.637 ; gain = 570.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 861.637 ; gain = 570.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 861.637 ; gain = 570.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 861.637 ; gain = 570.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 861.637 ; gain = 570.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 861.637 ; gain = 570.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 861.637 ; gain = 570.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    53|
|3     |LUT1   |    23|
|4     |LUT2   |    99|
|5     |LUT3   |    73|
|6     |LUT4   |    47|
|7     |LUT5   |    55|
|8     |LUT6   |   110|
|9     |FDRE   |    65|
|10    |LD     |    39|
|11    |IBUF   |     7|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |   583|
|2     |  d1     |new_debounce        |    64|
|3     |  h1     |hexToSevenSegment   |    25|
|4     |  h2     |hexToSevenSegment_0 |    49|
|5     |  h3     |hexToSevenSegment_1 |    36|
|6     |  h4     |hexToSevenSegment_2 |    36|
|7     |  out1   |out7seg             |    56|
|8     |  slw    |slowCLK             |    41|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 861.637 ; gain = 570.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 861.637 ; gain = 234.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 861.637 ; gain = 570.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  LD => LDCE: 39 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 861.637 ; gain = 583.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab4/EE460M_Lab4/EE460M_Lab4.runs/synth_1/park_meter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file park_meter_utilization_synth.rpt -pb park_meter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 861.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 26 11:51:25 2018...
