
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004508  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404508  00404508  00014508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00404510  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000190  204009b8  00404ec8  000209b8  2**2
                  ALLOC
  4 .stack        00002000  20400b48  00405058  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402b48  00407058  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001724b  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003140  00000000  00000000  00037c8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000519a  00000000  00000000  0003adca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b48  00000000  00000000  0003ff64  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b80  00000000  00000000  00040aac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001f8cc  00000000  00000000  0004162c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c6e7  00000000  00000000  00060ef8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c621  00000000  00000000  0006d5df  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000024f4  00000000  00000000  000f9c00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	48 2b 40 20 19 10 40 00 17 10 40 00 17 10 40 00     H+@ ..@...@...@.
  400010:	17 10 40 00 17 10 40 00 17 10 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	17 10 40 00 17 10 40 00 00 00 00 00 17 10 40 00     ..@...@.......@.
  40003c:	17 10 40 00 17 10 40 00 17 10 40 00 17 10 40 00     ..@...@...@...@.
  40004c:	17 10 40 00 17 10 40 00 17 10 40 00 17 10 40 00     ..@...@...@...@.
  40005c:	17 10 40 00 17 10 40 00 00 00 00 00 09 0d 40 00     ..@...@.......@.
  40006c:	1d 0d 40 00 31 0d 40 00 17 10 40 00 17 10 40 00     ..@.1.@...@...@.
  40007c:	17 10 40 00 45 0d 40 00 59 0d 40 00 17 10 40 00     ..@.E.@.Y.@...@.
  40008c:	17 10 40 00 17 10 40 00 17 10 40 00 17 10 40 00     ..@...@...@...@.
  40009c:	17 10 40 00 9d 03 40 00 17 10 40 00 17 10 40 00     ..@...@...@...@.
  4000ac:	17 10 40 00 17 10 40 00 25 0c 40 00 17 10 40 00     ..@...@.%.@...@.
  4000bc:	17 10 40 00 17 10 40 00 17 10 40 00 17 10 40 00     ..@...@...@...@.
  4000cc:	17 10 40 00 00 00 00 00 17 10 40 00 00 00 00 00     ..@.......@.....
  4000dc:	17 10 40 00 39 0c 40 00 17 10 40 00 17 10 40 00     ..@.9.@...@...@.
  4000ec:	17 10 40 00 17 10 40 00 17 10 40 00 17 10 40 00     ..@...@...@...@.
  4000fc:	17 10 40 00 17 10 40 00 17 10 40 00 17 10 40 00     ..@...@...@...@.
  40010c:	17 10 40 00 17 10 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 17 10 40 00 17 10 40 00 17 10 40 00     ......@...@...@.
  40012c:	17 10 40 00 17 10 40 00 00 00 00 00 17 10 40 00     ..@...@.......@.
  40013c:	17 10 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	00404510 	.word	0x00404510

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00404510 	.word	0x00404510
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	00404510 	.word	0x00404510
  4001a8:	00000000 	.word	0x00000000

004001ac <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4001ac:	4b04      	ldr	r3, [pc, #16]	; (4001c0 <AFEC_Temp_callback+0x14>)
  4001ae:	220b      	movs	r2, #11
  4001b0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001b2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 * \brief AFEC interrupt callback function.
 */

static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <AFEC_Temp_callback+0x18>)
  4001b6:	601a      	str	r2, [r3, #0]
	g_is_conversion_done = true;
  4001b8:	2201      	movs	r2, #1
  4001ba:	4b03      	ldr	r3, [pc, #12]	; (4001c8 <AFEC_Temp_callback+0x1c>)
  4001bc:	701a      	strb	r2, [r3, #0]
  4001be:	4770      	bx	lr
  4001c0:	4003c000 	.word	0x4003c000
  4001c4:	204009d8 	.word	0x204009d8
  4001c8:	204009d4 	.word	0x204009d4

004001cc <AFEC_Pot_callback>:
	afec->AFEC_CSELR = afec_ch;
  4001cc:	4b04      	ldr	r3, [pc, #16]	; (4001e0 <AFEC_Pot_callback+0x14>)
  4001ce:	2202      	movs	r2, #2
  4001d0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001d2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
}

static void AFEC_Pot_callback(void)
{
	g_ul_value_analog = afec_channel_get_value(AFEC0, ANALOG_CHANNEL);
  4001d4:	4b03      	ldr	r3, [pc, #12]	; (4001e4 <AFEC_Pot_callback+0x18>)
  4001d6:	601a      	str	r2, [r3, #0]
	g_is_conversion_done_analog = true;
  4001d8:	2201      	movs	r2, #1
  4001da:	4b03      	ldr	r3, [pc, #12]	; (4001e8 <AFEC_Pot_callback+0x1c>)
  4001dc:	701a      	strb	r2, [r3, #0]
  4001de:	4770      	bx	lr
  4001e0:	4003c000 	.word	0x4003c000
  4001e4:	204009dc 	.word	0x204009dc
  4001e8:	204009d5 	.word	0x204009d5

004001ec <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001ee:	b083      	sub	sp, #12
  4001f0:	4605      	mov	r5, r0
  4001f2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001f4:	2300      	movs	r3, #0
  4001f6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001f8:	4b2a      	ldr	r3, [pc, #168]	; (4002a4 <usart_serial_getchar+0xb8>)
  4001fa:	4298      	cmp	r0, r3
  4001fc:	d013      	beq.n	400226 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001fe:	4b2a      	ldr	r3, [pc, #168]	; (4002a8 <usart_serial_getchar+0xbc>)
  400200:	4298      	cmp	r0, r3
  400202:	d018      	beq.n	400236 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400204:	4b29      	ldr	r3, [pc, #164]	; (4002ac <usart_serial_getchar+0xc0>)
  400206:	4298      	cmp	r0, r3
  400208:	d01d      	beq.n	400246 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40020a:	4b29      	ldr	r3, [pc, #164]	; (4002b0 <usart_serial_getchar+0xc4>)
  40020c:	429d      	cmp	r5, r3
  40020e:	d022      	beq.n	400256 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400210:	4b28      	ldr	r3, [pc, #160]	; (4002b4 <usart_serial_getchar+0xc8>)
  400212:	429d      	cmp	r5, r3
  400214:	d027      	beq.n	400266 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400216:	4b28      	ldr	r3, [pc, #160]	; (4002b8 <usart_serial_getchar+0xcc>)
  400218:	429d      	cmp	r5, r3
  40021a:	d02e      	beq.n	40027a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40021c:	4b27      	ldr	r3, [pc, #156]	; (4002bc <usart_serial_getchar+0xd0>)
  40021e:	429d      	cmp	r5, r3
  400220:	d035      	beq.n	40028e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400222:	b003      	add	sp, #12
  400224:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400226:	461f      	mov	r7, r3
  400228:	4e25      	ldr	r6, [pc, #148]	; (4002c0 <usart_serial_getchar+0xd4>)
  40022a:	4621      	mov	r1, r4
  40022c:	4638      	mov	r0, r7
  40022e:	47b0      	blx	r6
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x3e>
  400234:	e7e9      	b.n	40020a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400236:	461f      	mov	r7, r3
  400238:	4e21      	ldr	r6, [pc, #132]	; (4002c0 <usart_serial_getchar+0xd4>)
  40023a:	4621      	mov	r1, r4
  40023c:	4638      	mov	r0, r7
  40023e:	47b0      	blx	r6
  400240:	2800      	cmp	r0, #0
  400242:	d1fa      	bne.n	40023a <usart_serial_getchar+0x4e>
  400244:	e7e4      	b.n	400210 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400246:	461f      	mov	r7, r3
  400248:	4e1d      	ldr	r6, [pc, #116]	; (4002c0 <usart_serial_getchar+0xd4>)
  40024a:	4621      	mov	r1, r4
  40024c:	4638      	mov	r0, r7
  40024e:	47b0      	blx	r6
  400250:	2800      	cmp	r0, #0
  400252:	d1fa      	bne.n	40024a <usart_serial_getchar+0x5e>
  400254:	e7df      	b.n	400216 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400256:	461f      	mov	r7, r3
  400258:	4e19      	ldr	r6, [pc, #100]	; (4002c0 <usart_serial_getchar+0xd4>)
  40025a:	4621      	mov	r1, r4
  40025c:	4638      	mov	r0, r7
  40025e:	47b0      	blx	r6
  400260:	2800      	cmp	r0, #0
  400262:	d1fa      	bne.n	40025a <usart_serial_getchar+0x6e>
  400264:	e7da      	b.n	40021c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400266:	461e      	mov	r6, r3
  400268:	4d16      	ldr	r5, [pc, #88]	; (4002c4 <usart_serial_getchar+0xd8>)
  40026a:	a901      	add	r1, sp, #4
  40026c:	4630      	mov	r0, r6
  40026e:	47a8      	blx	r5
  400270:	2800      	cmp	r0, #0
  400272:	d1fa      	bne.n	40026a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400274:	9b01      	ldr	r3, [sp, #4]
  400276:	7023      	strb	r3, [r4, #0]
  400278:	e7d3      	b.n	400222 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40027a:	461e      	mov	r6, r3
  40027c:	4d11      	ldr	r5, [pc, #68]	; (4002c4 <usart_serial_getchar+0xd8>)
  40027e:	a901      	add	r1, sp, #4
  400280:	4630      	mov	r0, r6
  400282:	47a8      	blx	r5
  400284:	2800      	cmp	r0, #0
  400286:	d1fa      	bne.n	40027e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400288:	9b01      	ldr	r3, [sp, #4]
  40028a:	7023      	strb	r3, [r4, #0]
  40028c:	e7c9      	b.n	400222 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40028e:	461e      	mov	r6, r3
  400290:	4d0c      	ldr	r5, [pc, #48]	; (4002c4 <usart_serial_getchar+0xd8>)
  400292:	a901      	add	r1, sp, #4
  400294:	4630      	mov	r0, r6
  400296:	47a8      	blx	r5
  400298:	2800      	cmp	r0, #0
  40029a:	d1fa      	bne.n	400292 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40029c:	9b01      	ldr	r3, [sp, #4]
  40029e:	7023      	strb	r3, [r4, #0]
}
  4002a0:	e7bf      	b.n	400222 <usart_serial_getchar+0x36>
  4002a2:	bf00      	nop
  4002a4:	400e0800 	.word	0x400e0800
  4002a8:	400e0a00 	.word	0x400e0a00
  4002ac:	400e1a00 	.word	0x400e1a00
  4002b0:	400e1c00 	.word	0x400e1c00
  4002b4:	40024000 	.word	0x40024000
  4002b8:	40028000 	.word	0x40028000
  4002bc:	4002c000 	.word	0x4002c000
  4002c0:	00400ef3 	.word	0x00400ef3
  4002c4:	00400fff 	.word	0x00400fff

004002c8 <usart_serial_putchar>:
{
  4002c8:	b570      	push	{r4, r5, r6, lr}
  4002ca:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4002cc:	4b2a      	ldr	r3, [pc, #168]	; (400378 <usart_serial_putchar+0xb0>)
  4002ce:	4298      	cmp	r0, r3
  4002d0:	d013      	beq.n	4002fa <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4002d2:	4b2a      	ldr	r3, [pc, #168]	; (40037c <usart_serial_putchar+0xb4>)
  4002d4:	4298      	cmp	r0, r3
  4002d6:	d019      	beq.n	40030c <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4002d8:	4b29      	ldr	r3, [pc, #164]	; (400380 <usart_serial_putchar+0xb8>)
  4002da:	4298      	cmp	r0, r3
  4002dc:	d01f      	beq.n	40031e <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4002de:	4b29      	ldr	r3, [pc, #164]	; (400384 <usart_serial_putchar+0xbc>)
  4002e0:	4298      	cmp	r0, r3
  4002e2:	d025      	beq.n	400330 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4002e4:	4b28      	ldr	r3, [pc, #160]	; (400388 <usart_serial_putchar+0xc0>)
  4002e6:	4298      	cmp	r0, r3
  4002e8:	d02b      	beq.n	400342 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4002ea:	4b28      	ldr	r3, [pc, #160]	; (40038c <usart_serial_putchar+0xc4>)
  4002ec:	4298      	cmp	r0, r3
  4002ee:	d031      	beq.n	400354 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4002f0:	4b27      	ldr	r3, [pc, #156]	; (400390 <usart_serial_putchar+0xc8>)
  4002f2:	4298      	cmp	r0, r3
  4002f4:	d037      	beq.n	400366 <usart_serial_putchar+0x9e>
	return 0;
  4002f6:	2000      	movs	r0, #0
}
  4002f8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4002fa:	461e      	mov	r6, r3
  4002fc:	4d25      	ldr	r5, [pc, #148]	; (400394 <usart_serial_putchar+0xcc>)
  4002fe:	4621      	mov	r1, r4
  400300:	4630      	mov	r0, r6
  400302:	47a8      	blx	r5
  400304:	2800      	cmp	r0, #0
  400306:	d1fa      	bne.n	4002fe <usart_serial_putchar+0x36>
		return 1;
  400308:	2001      	movs	r0, #1
  40030a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40030c:	461e      	mov	r6, r3
  40030e:	4d21      	ldr	r5, [pc, #132]	; (400394 <usart_serial_putchar+0xcc>)
  400310:	4621      	mov	r1, r4
  400312:	4630      	mov	r0, r6
  400314:	47a8      	blx	r5
  400316:	2800      	cmp	r0, #0
  400318:	d1fa      	bne.n	400310 <usart_serial_putchar+0x48>
		return 1;
  40031a:	2001      	movs	r0, #1
  40031c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40031e:	461e      	mov	r6, r3
  400320:	4d1c      	ldr	r5, [pc, #112]	; (400394 <usart_serial_putchar+0xcc>)
  400322:	4621      	mov	r1, r4
  400324:	4630      	mov	r0, r6
  400326:	47a8      	blx	r5
  400328:	2800      	cmp	r0, #0
  40032a:	d1fa      	bne.n	400322 <usart_serial_putchar+0x5a>
		return 1;
  40032c:	2001      	movs	r0, #1
  40032e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400330:	461e      	mov	r6, r3
  400332:	4d18      	ldr	r5, [pc, #96]	; (400394 <usart_serial_putchar+0xcc>)
  400334:	4621      	mov	r1, r4
  400336:	4630      	mov	r0, r6
  400338:	47a8      	blx	r5
  40033a:	2800      	cmp	r0, #0
  40033c:	d1fa      	bne.n	400334 <usart_serial_putchar+0x6c>
		return 1;
  40033e:	2001      	movs	r0, #1
  400340:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400342:	461e      	mov	r6, r3
  400344:	4d14      	ldr	r5, [pc, #80]	; (400398 <usart_serial_putchar+0xd0>)
  400346:	4621      	mov	r1, r4
  400348:	4630      	mov	r0, r6
  40034a:	47a8      	blx	r5
  40034c:	2800      	cmp	r0, #0
  40034e:	d1fa      	bne.n	400346 <usart_serial_putchar+0x7e>
		return 1;
  400350:	2001      	movs	r0, #1
  400352:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400354:	461e      	mov	r6, r3
  400356:	4d10      	ldr	r5, [pc, #64]	; (400398 <usart_serial_putchar+0xd0>)
  400358:	4621      	mov	r1, r4
  40035a:	4630      	mov	r0, r6
  40035c:	47a8      	blx	r5
  40035e:	2800      	cmp	r0, #0
  400360:	d1fa      	bne.n	400358 <usart_serial_putchar+0x90>
		return 1;
  400362:	2001      	movs	r0, #1
  400364:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400366:	461e      	mov	r6, r3
  400368:	4d0b      	ldr	r5, [pc, #44]	; (400398 <usart_serial_putchar+0xd0>)
  40036a:	4621      	mov	r1, r4
  40036c:	4630      	mov	r0, r6
  40036e:	47a8      	blx	r5
  400370:	2800      	cmp	r0, #0
  400372:	d1fa      	bne.n	40036a <usart_serial_putchar+0xa2>
		return 1;
  400374:	2001      	movs	r0, #1
  400376:	bd70      	pop	{r4, r5, r6, pc}
  400378:	400e0800 	.word	0x400e0800
  40037c:	400e0a00 	.word	0x400e0a00
  400380:	400e1a00 	.word	0x400e1a00
  400384:	400e1c00 	.word	0x400e1c00
  400388:	40024000 	.word	0x40024000
  40038c:	40028000 	.word	0x40028000
  400390:	4002c000 	.word	0x4002c000
  400394:	00400ee1 	.word	0x00400ee1
  400398:	00400fe9 	.word	0x00400fe9

0040039c <TC1_Handler>:
void TC1_Handler(void){
  40039c:	b500      	push	{lr}
  40039e:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 1);
  4003a0:	2101      	movs	r1, #1
  4003a2:	4806      	ldr	r0, [pc, #24]	; (4003bc <TC1_Handler+0x20>)
  4003a4:	4b06      	ldr	r3, [pc, #24]	; (4003c0 <TC1_Handler+0x24>)
  4003a6:	4798      	blx	r3
  4003a8:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
  4003aa:	9b01      	ldr	r3, [sp, #4]
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4003ac:	4b05      	ldr	r3, [pc, #20]	; (4003c4 <TC1_Handler+0x28>)
  4003ae:	2204      	movs	r2, #4
  4003b0:	615a      	str	r2, [r3, #20]
	afec->AFEC_CR = AFEC_CR_START;
  4003b2:	2202      	movs	r2, #2
  4003b4:	601a      	str	r2, [r3, #0]
}
  4003b6:	b003      	add	sp, #12
  4003b8:	f85d fb04 	ldr.w	pc, [sp], #4
  4003bc:	4000c000 	.word	0x4000c000
  4003c0:	004006a3 	.word	0x004006a3
  4003c4:	4003c000 	.word	0x4003c000

004003c8 <TC_init>:
	pio_clear(pio, mask);
	else
	pio_set(pio,mask);
}
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4003c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4003cc:	b085      	sub	sp, #20
  4003ce:	4606      	mov	r6, r0
  4003d0:	460c      	mov	r4, r1
  4003d2:	4617      	mov	r7, r2
  4003d4:	4698      	mov	r8, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  4003d6:	4608      	mov	r0, r1
  4003d8:	4b18      	ldr	r3, [pc, #96]	; (40043c <TC_init+0x74>)
  4003da:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupçcão no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4003dc:	4d18      	ldr	r5, [pc, #96]	; (400440 <TC_init+0x78>)
  4003de:	9500      	str	r5, [sp, #0]
  4003e0:	ab02      	add	r3, sp, #8
  4003e2:	aa03      	add	r2, sp, #12
  4003e4:	4629      	mov	r1, r5
  4003e6:	4640      	mov	r0, r8
  4003e8:	f8df 906c 	ldr.w	r9, [pc, #108]	; 400458 <TC_init+0x90>
  4003ec:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4003ee:	9a02      	ldr	r2, [sp, #8]
  4003f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4003f4:	4639      	mov	r1, r7
  4003f6:	4630      	mov	r0, r6
  4003f8:	4b12      	ldr	r3, [pc, #72]	; (400444 <TC_init+0x7c>)
  4003fa:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4003fc:	9a03      	ldr	r2, [sp, #12]
  4003fe:	fbb5 f2f2 	udiv	r2, r5, r2
  400402:	fbb2 f2f8 	udiv	r2, r2, r8
  400406:	4639      	mov	r1, r7
  400408:	4630      	mov	r0, r6
  40040a:	4b0f      	ldr	r3, [pc, #60]	; (400448 <TC_init+0x80>)
  40040c:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40040e:	b263      	sxtb	r3, r4
  400410:	095b      	lsrs	r3, r3, #5
  400412:	f004 041f 	and.w	r4, r4, #31
  400416:	2201      	movs	r2, #1
  400418:	fa02 f404 	lsl.w	r4, r2, r4
  40041c:	4a0b      	ldr	r2, [pc, #44]	; (40044c <TC_init+0x84>)
  40041e:	f842 4023 	str.w	r4, [r2, r3, lsl #2]

	/* Configura e ativa interrupçcão no TC canal 0 */
	/* Interrupção no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  400422:	2210      	movs	r2, #16
  400424:	4639      	mov	r1, r7
  400426:	4630      	mov	r0, r6
  400428:	4b09      	ldr	r3, [pc, #36]	; (400450 <TC_init+0x88>)
  40042a:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  40042c:	4639      	mov	r1, r7
  40042e:	4630      	mov	r0, r6
  400430:	4b08      	ldr	r3, [pc, #32]	; (400454 <TC_init+0x8c>)
  400432:	4798      	blx	r3
}
  400434:	b005      	add	sp, #20
  400436:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40043a:	bf00      	nop
  40043c:	00400e8d 	.word	0x00400e8d
  400440:	11e1a300 	.word	0x11e1a300
  400444:	00400671 	.word	0x00400671
  400448:	00400693 	.word	0x00400693
  40044c:	e000e100 	.word	0xe000e100
  400450:	0040069b 	.word	0x0040069b
  400454:	0040068b 	.word	0x0040068b
  400458:	004006ab 	.word	0x004006ab

0040045c <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  40045c:	b580      	push	{r7, lr}
  40045e:	b08a      	sub	sp, #40	; 0x28

	/* Initialize the SAM system. */
	sysclk_init();
  400460:	4b5b      	ldr	r3, [pc, #364]	; (4005d0 <main+0x174>)
  400462:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400464:	200a      	movs	r0, #10
  400466:	4c5b      	ldr	r4, [pc, #364]	; (4005d4 <main+0x178>)
  400468:	47a0      	blx	r4
  40046a:	200b      	movs	r0, #11
  40046c:	47a0      	blx	r4
  40046e:	200c      	movs	r0, #12
  400470:	47a0      	blx	r4
  400472:	2010      	movs	r0, #16
  400474:	47a0      	blx	r4
  400476:	2011      	movs	r0, #17
  400478:	47a0      	blx	r4
	ioport_init();
	board_init();
  40047a:	4b57      	ldr	r3, [pc, #348]	; (4005d8 <main+0x17c>)
  40047c:	4798      	blx	r3
	
	TC_init(TC0, ID_TC1, 1, 10);
  40047e:	230a      	movs	r3, #10
  400480:	2201      	movs	r2, #1
  400482:	2118      	movs	r1, #24
  400484:	4855      	ldr	r0, [pc, #340]	; (4005dc <main+0x180>)
  400486:	4d56      	ldr	r5, [pc, #344]	; (4005e0 <main+0x184>)
  400488:	47a8      	blx	r5
  40048a:	200e      	movs	r0, #14
  40048c:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40048e:	4e55      	ldr	r6, [pc, #340]	; (4005e4 <main+0x188>)
  400490:	4b55      	ldr	r3, [pc, #340]	; (4005e8 <main+0x18c>)
  400492:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400494:	4a55      	ldr	r2, [pc, #340]	; (4005ec <main+0x190>)
  400496:	4b56      	ldr	r3, [pc, #344]	; (4005f0 <main+0x194>)
  400498:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40049a:	4a56      	ldr	r2, [pc, #344]	; (4005f4 <main+0x198>)
  40049c:	4b56      	ldr	r3, [pc, #344]	; (4005f8 <main+0x19c>)
  40049e:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4004a0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4004a4:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  4004a6:	23c0      	movs	r3, #192	; 0xc0
  4004a8:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  4004aa:	f44f 6700 	mov.w	r7, #2048	; 0x800
  4004ae:	9706      	str	r7, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  4004b0:	2500      	movs	r5, #0
  4004b2:	9507      	str	r5, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4004b4:	9508      	str	r5, [sp, #32]
  4004b6:	200e      	movs	r0, #14
  4004b8:	47a0      	blx	r4
		usart_init_rs232(p_usart, &usart_settings,
  4004ba:	4a50      	ldr	r2, [pc, #320]	; (4005fc <main+0x1a0>)
  4004bc:	a904      	add	r1, sp, #16
  4004be:	4630      	mov	r0, r6
  4004c0:	4b4f      	ldr	r3, [pc, #316]	; (400600 <main+0x1a4>)
  4004c2:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4004c4:	4630      	mov	r0, r6
  4004c6:	4b4f      	ldr	r3, [pc, #316]	; (400604 <main+0x1a8>)
  4004c8:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4004ca:	4630      	mov	r0, r6
  4004cc:	4b4e      	ldr	r3, [pc, #312]	; (400608 <main+0x1ac>)
  4004ce:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4004d0:	4e4e      	ldr	r6, [pc, #312]	; (40060c <main+0x1b0>)
  4004d2:	6833      	ldr	r3, [r6, #0]
  4004d4:	4629      	mov	r1, r5
  4004d6:	6898      	ldr	r0, [r3, #8]
  4004d8:	4c4d      	ldr	r4, [pc, #308]	; (400610 <main+0x1b4>)
  4004da:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4004dc:	6833      	ldr	r3, [r6, #0]
  4004de:	4629      	mov	r1, r5
  4004e0:	6858      	ldr	r0, [r3, #4]
  4004e2:	47a0      	blx	r4
	afec_enable(AFEC0);
  4004e4:	4c4b      	ldr	r4, [pc, #300]	; (400614 <main+0x1b8>)
  4004e6:	4620      	mov	r0, r4
  4004e8:	4b4b      	ldr	r3, [pc, #300]	; (400618 <main+0x1bc>)
  4004ea:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  4004ec:	a804      	add	r0, sp, #16
  4004ee:	4b4b      	ldr	r3, [pc, #300]	; (40061c <main+0x1c0>)
  4004f0:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  4004f2:	a904      	add	r1, sp, #16
  4004f4:	4620      	mov	r0, r4
  4004f6:	4b4a      	ldr	r3, [pc, #296]	; (400620 <main+0x1c4>)
  4004f8:	4798      	blx	r3
	reg = afec->AFEC_MR;
  4004fa:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  4004fc:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  400500:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1);
  400502:	2301      	movs	r3, #1
  400504:	4a47      	ldr	r2, [pc, #284]	; (400624 <main+0x1c8>)
  400506:	210b      	movs	r1, #11
  400508:	4620      	mov	r0, r4
  40050a:	4e47      	ldr	r6, [pc, #284]	; (400628 <main+0x1cc>)
  40050c:	47b0      	blx	r6
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_2,	AFEC_Pot_callback, 1);
  40050e:	2301      	movs	r3, #1
  400510:	4a46      	ldr	r2, [pc, #280]	; (40062c <main+0x1d0>)
  400512:	2102      	movs	r1, #2
  400514:	4620      	mov	r0, r4
  400516:	47b0      	blx	r6
	afec_ch_get_config_defaults(&afec_ch_cfg);
  400518:	a801      	add	r0, sp, #4
  40051a:	4b45      	ldr	r3, [pc, #276]	; (400630 <main+0x1d4>)
  40051c:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40051e:	f88d 5005 	strb.w	r5, [sp, #5]
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  400522:	aa01      	add	r2, sp, #4
  400524:	210b      	movs	r1, #11
  400526:	4620      	mov	r0, r4
  400528:	4d42      	ldr	r5, [pc, #264]	; (400634 <main+0x1d8>)
  40052a:	47a8      	blx	r5
	afec_ch_set_config(AFEC0, ANALOG_CHANNEL, &afec_ch_cfg);
  40052c:	aa01      	add	r2, sp, #4
  40052e:	2102      	movs	r1, #2
  400530:	4620      	mov	r0, r4
  400532:	47a8      	blx	r5
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  400534:	230b      	movs	r3, #11
  400536:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  400538:	f44f 7300 	mov.w	r3, #512	; 0x200
  40053c:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec->AFEC_CSELR = afec_ch;
  40053e:	2502      	movs	r5, #2
  400540:	6665      	str	r5, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  400542:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  400544:	a802      	add	r0, sp, #8
  400546:	4b3c      	ldr	r3, [pc, #240]	; (400638 <main+0x1dc>)
  400548:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  40054a:	a902      	add	r1, sp, #8
  40054c:	4620      	mov	r0, r4
  40054e:	4b3b      	ldr	r3, [pc, #236]	; (40063c <main+0x1e0>)
  400550:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  400552:	6167      	str	r7, [r4, #20]
  400554:	2304      	movs	r3, #4
  400556:	6163      	str	r3, [r4, #20]

	/* inicializa e configura adc */
	config_ADC_TEMP();

	/* Output example information. */
	puts(STRING_HEADER);
  400558:	4839      	ldr	r0, [pc, #228]	; (400640 <main+0x1e4>)
  40055a:	4b3a      	ldr	r3, [pc, #232]	; (400644 <main+0x1e8>)
  40055c:	4798      	blx	r3
	afec->AFEC_CR = AFEC_CR_START;
  40055e:	6025      	str	r5, [r4, #0]
	
	/* incializa conversão ADC */
	afec_start_software_conversion(AFEC0);
	while (1) {
		if(g_is_conversion_done == true) {
  400560:	4c39      	ldr	r4, [pc, #228]	; (400648 <main+0x1ec>)
			g_is_conversion_done = false;
			printf("");		
  400562:	4f3a      	ldr	r7, [pc, #232]	; (40064c <main+0x1f0>)
		}
		if(g_is_conversion_done_analog == true) {
  400564:	4e3a      	ldr	r6, [pc, #232]	; (400650 <main+0x1f4>)
	ul_vol = ADC_value * VOLT_REF / (float) MAX_DIGITAL;
  400566:	ed9f 8a3b 	vldr	s16, [pc, #236]	; 400654 <main+0x1f8>
  ul_volume = (16*(ul_vol)-300)/3270;
  40056a:	f8df 8100 	ldr.w	r8, [pc, #256]	; 40066c <main+0x210>
  40056e:	e02d      	b.n	4005cc <main+0x170>
		if(g_is_conversion_done_analog == true) {
  400570:	7833      	ldrb	r3, [r6, #0]
  400572:	b93b      	cbnz	r3, 400584 <main+0x128>
		if(g_is_conversion_done == true) {
  400574:	7823      	ldrb	r3, [r4, #0]
  400576:	2b00      	cmp	r3, #0
  400578:	d0fa      	beq.n	400570 <main+0x114>
			g_is_conversion_done = false;
  40057a:	2300      	movs	r3, #0
  40057c:	7023      	strb	r3, [r4, #0]
			printf("");		
  40057e:	4628      	mov	r0, r5
  400580:	47b8      	blx	r7
  400582:	e7f5      	b.n	400570 <main+0x114>
			g_is_conversion_done_analog = false;
  400584:	2300      	movs	r3, #0
  400586:	7033      	strb	r3, [r6, #0]
			printf("Pot : %d \r\n", (g_ul_value_analog));
  400588:	4d33      	ldr	r5, [pc, #204]	; (400658 <main+0x1fc>)
  40058a:	6829      	ldr	r1, [r5, #0]
  40058c:	4833      	ldr	r0, [pc, #204]	; (40065c <main+0x200>)
  40058e:	47b8      	blx	r7
			convert_adc_to_volume(g_ul_value_analog);
  400590:	682a      	ldr	r2, [r5, #0]
	ul_vol = ADC_value * VOLT_REF / (float) MAX_DIGITAL;
  400592:	f640 43e4 	movw	r3, #3300	; 0xce4
  400596:	fb03 f302 	mul.w	r3, r3, r2
  40059a:	ee07 3a90 	vmov	s15, r3
  40059e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  4005a2:	eec7 7a08 	vdiv.f32	s15, s14, s16
  4005a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4005aa:	ee17 5a90 	vmov	r5, s15
  printf("C: %d",ul_vol);
  4005ae:	ee17 1a90 	vmov	r1, s15
  4005b2:	482b      	ldr	r0, [pc, #172]	; (400660 <main+0x204>)
  4005b4:	47b8      	blx	r7
  ul_volume = (16*(ul_vol)-300)/3270;
  4005b6:	012b      	lsls	r3, r5, #4
  4005b8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
  4005bc:	fb88 2103 	smull	r2, r1, r8, r3
  4005c0:	4419      	add	r1, r3
  4005c2:	17db      	asrs	r3, r3, #31
  printf("VOUMW: %d",ul_volume);
  4005c4:	ebc3 21e1 	rsb	r1, r3, r1, asr #11
  4005c8:	4826      	ldr	r0, [pc, #152]	; (400664 <main+0x208>)
  4005ca:	47b8      	blx	r7
			printf("");		
  4005cc:	4d26      	ldr	r5, [pc, #152]	; (400668 <main+0x20c>)
  4005ce:	e7d1      	b.n	400574 <main+0x118>
  4005d0:	0040071d 	.word	0x0040071d
  4005d4:	00400e8d 	.word	0x00400e8d
  4005d8:	00400819 	.word	0x00400819
  4005dc:	4000c000 	.word	0x4000c000
  4005e0:	004003c9 	.word	0x004003c9
  4005e4:	40028000 	.word	0x40028000
  4005e8:	20400a9c 	.word	0x20400a9c
  4005ec:	004002c9 	.word	0x004002c9
  4005f0:	20400a98 	.word	0x20400a98
  4005f4:	004001ed 	.word	0x004001ed
  4005f8:	20400a94 	.word	0x20400a94
  4005fc:	08f0d180 	.word	0x08f0d180
  400600:	00400f89 	.word	0x00400f89
  400604:	00400fdd 	.word	0x00400fdd
  400608:	00400fe3 	.word	0x00400fe3
  40060c:	20400008 	.word	0x20400008
  400610:	00401489 	.word	0x00401489
  400614:	4003c000 	.word	0x4003c000
  400618:	00400c4d 	.word	0x00400c4d
  40061c:	00400a7d 	.word	0x00400a7d
  400620:	00400acd 	.word	0x00400acd
  400624:	004001ad 	.word	0x004001ad
  400628:	00400bcd 	.word	0x00400bcd
  40062c:	004001cd 	.word	0x004001cd
  400630:	00400aad 	.word	0x00400aad
  400634:	00400a39 	.word	0x00400a39
  400638:	00400ab7 	.word	0x00400ab7
  40063c:	00400a69 	.word	0x00400a69
  400640:	004042f8 	.word	0x004042f8
  400644:	00401479 	.word	0x00401479
  400648:	204009d4 	.word	0x204009d4
  40064c:	00401319 	.word	0x00401319
  400650:	204009d5 	.word	0x204009d5
  400654:	457ff000 	.word	0x457ff000
  400658:	204009dc 	.word	0x204009dc
  40065c:	00404358 	.word	0x00404358
  400660:	00404364 	.word	0x00404364
  400664:	0040436c 	.word	0x0040436c
  400668:	00404390 	.word	0x00404390
  40066c:	a0552d41 	.word	0xa0552d41

00400670 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400670:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400672:	0189      	lsls	r1, r1, #6
  400674:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400676:	2402      	movs	r4, #2
  400678:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40067a:	f04f 31ff 	mov.w	r1, #4294967295
  40067e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400680:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400682:	605a      	str	r2, [r3, #4]
}
  400684:	f85d 4b04 	ldr.w	r4, [sp], #4
  400688:	4770      	bx	lr

0040068a <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40068a:	0189      	lsls	r1, r1, #6
  40068c:	2305      	movs	r3, #5
  40068e:	5043      	str	r3, [r0, r1]
  400690:	4770      	bx	lr

00400692 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400692:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400696:	61ca      	str	r2, [r1, #28]
  400698:	4770      	bx	lr

0040069a <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40069a:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  40069e:	624a      	str	r2, [r1, #36]	; 0x24
  4006a0:	4770      	bx	lr

004006a2 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4006a2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4006a6:	6a08      	ldr	r0, [r1, #32]
}
  4006a8:	4770      	bx	lr

004006aa <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4006aa:	b4f0      	push	{r4, r5, r6, r7}
  4006ac:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4006ae:	2402      	movs	r4, #2
  4006b0:	9401      	str	r4, [sp, #4]
  4006b2:	2408      	movs	r4, #8
  4006b4:	9402      	str	r4, [sp, #8]
  4006b6:	2420      	movs	r4, #32
  4006b8:	9403      	str	r4, [sp, #12]
  4006ba:	2480      	movs	r4, #128	; 0x80
  4006bc:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4006be:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4006c0:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4006c2:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4006c4:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4006c8:	d814      	bhi.n	4006f4 <tc_find_mck_divisor+0x4a>
  4006ca:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4006cc:	42a0      	cmp	r0, r4
  4006ce:	d217      	bcs.n	400700 <tc_find_mck_divisor+0x56>
  4006d0:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4006d2:	af01      	add	r7, sp, #4
  4006d4:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4006d8:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4006dc:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4006de:	4284      	cmp	r4, r0
  4006e0:	d30a      	bcc.n	4006f8 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4006e2:	4286      	cmp	r6, r0
  4006e4:	d90d      	bls.n	400702 <tc_find_mck_divisor+0x58>
			ul_index++) {
  4006e6:	3501      	adds	r5, #1
	for (ul_index = 0;
  4006e8:	2d05      	cmp	r5, #5
  4006ea:	d1f3      	bne.n	4006d4 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4006ec:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4006ee:	b006      	add	sp, #24
  4006f0:	bcf0      	pop	{r4, r5, r6, r7}
  4006f2:	4770      	bx	lr
			return 0;
  4006f4:	2000      	movs	r0, #0
  4006f6:	e7fa      	b.n	4006ee <tc_find_mck_divisor+0x44>
  4006f8:	2000      	movs	r0, #0
  4006fa:	e7f8      	b.n	4006ee <tc_find_mck_divisor+0x44>
	return 1;
  4006fc:	2001      	movs	r0, #1
  4006fe:	e7f6      	b.n	4006ee <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400700:	2500      	movs	r5, #0
	if (p_uldiv) {
  400702:	b12a      	cbz	r2, 400710 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400704:	a906      	add	r1, sp, #24
  400706:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  40070a:	f851 1c14 	ldr.w	r1, [r1, #-20]
  40070e:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400710:	2b00      	cmp	r3, #0
  400712:	d0f3      	beq.n	4006fc <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400714:	601d      	str	r5, [r3, #0]
	return 1;
  400716:	2001      	movs	r0, #1
  400718:	e7e9      	b.n	4006ee <tc_find_mck_divisor+0x44>
	...

0040071c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40071c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40071e:	4810      	ldr	r0, [pc, #64]	; (400760 <sysclk_init+0x44>)
  400720:	4b10      	ldr	r3, [pc, #64]	; (400764 <sysclk_init+0x48>)
  400722:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400724:	213e      	movs	r1, #62	; 0x3e
  400726:	2000      	movs	r0, #0
  400728:	4b0f      	ldr	r3, [pc, #60]	; (400768 <sysclk_init+0x4c>)
  40072a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40072c:	4c0f      	ldr	r4, [pc, #60]	; (40076c <sysclk_init+0x50>)
  40072e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400730:	2800      	cmp	r0, #0
  400732:	d0fc      	beq.n	40072e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400734:	4b0e      	ldr	r3, [pc, #56]	; (400770 <sysclk_init+0x54>)
  400736:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400738:	4a0e      	ldr	r2, [pc, #56]	; (400774 <sysclk_init+0x58>)
  40073a:	4b0f      	ldr	r3, [pc, #60]	; (400778 <sysclk_init+0x5c>)
  40073c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40073e:	4c0f      	ldr	r4, [pc, #60]	; (40077c <sysclk_init+0x60>)
  400740:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400742:	2800      	cmp	r0, #0
  400744:	d0fc      	beq.n	400740 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400746:	2002      	movs	r0, #2
  400748:	4b0d      	ldr	r3, [pc, #52]	; (400780 <sysclk_init+0x64>)
  40074a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40074c:	2000      	movs	r0, #0
  40074e:	4b0d      	ldr	r3, [pc, #52]	; (400784 <sysclk_init+0x68>)
  400750:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400752:	4b0d      	ldr	r3, [pc, #52]	; (400788 <sysclk_init+0x6c>)
  400754:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400756:	4802      	ldr	r0, [pc, #8]	; (400760 <sysclk_init+0x44>)
  400758:	4b02      	ldr	r3, [pc, #8]	; (400764 <sysclk_init+0x48>)
  40075a:	4798      	blx	r3
  40075c:	bd10      	pop	{r4, pc}
  40075e:	bf00      	nop
  400760:	11e1a300 	.word	0x11e1a300
  400764:	004011ed 	.word	0x004011ed
  400768:	00400e09 	.word	0x00400e09
  40076c:	00400e5d 	.word	0x00400e5d
  400770:	00400e6d 	.word	0x00400e6d
  400774:	20183f01 	.word	0x20183f01
  400778:	400e0600 	.word	0x400e0600
  40077c:	00400e7d 	.word	0x00400e7d
  400780:	00400d6d 	.word	0x00400d6d
  400784:	00400da5 	.word	0x00400da5
  400788:	004010e1 	.word	0x004010e1

0040078c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40078c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400790:	b980      	cbnz	r0, 4007b4 <_read+0x28>
  400792:	460c      	mov	r4, r1
  400794:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400796:	2a00      	cmp	r2, #0
  400798:	dd0f      	ble.n	4007ba <_read+0x2e>
  40079a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40079c:	4e08      	ldr	r6, [pc, #32]	; (4007c0 <_read+0x34>)
  40079e:	4d09      	ldr	r5, [pc, #36]	; (4007c4 <_read+0x38>)
  4007a0:	6830      	ldr	r0, [r6, #0]
  4007a2:	4621      	mov	r1, r4
  4007a4:	682b      	ldr	r3, [r5, #0]
  4007a6:	4798      	blx	r3
		ptr++;
  4007a8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4007aa:	42bc      	cmp	r4, r7
  4007ac:	d1f8      	bne.n	4007a0 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4007ae:	4640      	mov	r0, r8
  4007b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4007b4:	f04f 38ff 	mov.w	r8, #4294967295
  4007b8:	e7f9      	b.n	4007ae <_read+0x22>
	for (; len > 0; --len) {
  4007ba:	4680      	mov	r8, r0
  4007bc:	e7f7      	b.n	4007ae <_read+0x22>
  4007be:	bf00      	nop
  4007c0:	20400a9c 	.word	0x20400a9c
  4007c4:	20400a94 	.word	0x20400a94

004007c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4007c8:	3801      	subs	r0, #1
  4007ca:	2802      	cmp	r0, #2
  4007cc:	d815      	bhi.n	4007fa <_write+0x32>
{
  4007ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4007d2:	460e      	mov	r6, r1
  4007d4:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4007d6:	b19a      	cbz	r2, 400800 <_write+0x38>
  4007d8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4007da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400814 <_write+0x4c>
  4007de:	4f0c      	ldr	r7, [pc, #48]	; (400810 <_write+0x48>)
  4007e0:	f8d8 0000 	ldr.w	r0, [r8]
  4007e4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4007e8:	683b      	ldr	r3, [r7, #0]
  4007ea:	4798      	blx	r3
  4007ec:	2800      	cmp	r0, #0
  4007ee:	db0a      	blt.n	400806 <_write+0x3e>
  4007f0:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4007f2:	3c01      	subs	r4, #1
  4007f4:	d1f4      	bne.n	4007e0 <_write+0x18>
  4007f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4007fa:	f04f 30ff 	mov.w	r0, #4294967295
  4007fe:	4770      	bx	lr
	for (; len != 0; --len) {
  400800:	4610      	mov	r0, r2
  400802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400806:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40080a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40080e:	bf00      	nop
  400810:	20400a98 	.word	0x20400a98
  400814:	20400a9c 	.word	0x20400a9c

00400818 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40081a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40081e:	4b5c      	ldr	r3, [pc, #368]	; (400990 <board_init+0x178>)
  400820:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400822:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400826:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40082a:	4b5a      	ldr	r3, [pc, #360]	; (400994 <board_init+0x17c>)
  40082c:	2200      	movs	r2, #0
  40082e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400832:	695a      	ldr	r2, [r3, #20]
  400834:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400838:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  40083a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40083e:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400842:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400846:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40084a:	f007 0007 	and.w	r0, r7, #7
  40084e:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400850:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400854:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400858:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  40085c:	f3bf 8f4f 	dsb	sy
  400860:	f04f 34ff 	mov.w	r4, #4294967295
  400864:	fa04 fc00 	lsl.w	ip, r4, r0
  400868:	fa06 f000 	lsl.w	r0, r6, r0
  40086c:	fa04 f40e 	lsl.w	r4, r4, lr
  400870:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400874:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400876:	463a      	mov	r2, r7
  400878:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40087a:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  40087e:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400882:	3a01      	subs	r2, #1
  400884:	4423      	add	r3, r4
  400886:	f1b2 3fff 	cmp.w	r2, #4294967295
  40088a:	d1f6      	bne.n	40087a <board_init+0x62>
        } while(sets--);
  40088c:	3e01      	subs	r6, #1
  40088e:	4460      	add	r0, ip
  400890:	f1b6 3fff 	cmp.w	r6, #4294967295
  400894:	d1ef      	bne.n	400876 <board_init+0x5e>
  400896:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40089a:	4b3e      	ldr	r3, [pc, #248]	; (400994 <board_init+0x17c>)
  40089c:	695a      	ldr	r2, [r3, #20]
  40089e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4008a2:	615a      	str	r2, [r3, #20]
  4008a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008a8:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4008ac:	4a3a      	ldr	r2, [pc, #232]	; (400998 <board_init+0x180>)
  4008ae:	493b      	ldr	r1, [pc, #236]	; (40099c <board_init+0x184>)
  4008b0:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4008b2:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  4008b6:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  4008b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008bc:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4008c0:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4008c4:	f022 0201 	bic.w	r2, r2, #1
  4008c8:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4008cc:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4008d0:	f022 0201 	bic.w	r2, r2, #1
  4008d4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4008d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008dc:	f3bf 8f6f 	isb	sy
  4008e0:	200a      	movs	r0, #10
  4008e2:	4c2f      	ldr	r4, [pc, #188]	; (4009a0 <board_init+0x188>)
  4008e4:	47a0      	blx	r4
  4008e6:	200b      	movs	r0, #11
  4008e8:	47a0      	blx	r4
  4008ea:	200c      	movs	r0, #12
  4008ec:	47a0      	blx	r4
  4008ee:	2010      	movs	r0, #16
  4008f0:	47a0      	blx	r4
  4008f2:	2011      	movs	r0, #17
  4008f4:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008f6:	4b2b      	ldr	r3, [pc, #172]	; (4009a4 <board_init+0x18c>)
  4008f8:	f44f 7280 	mov.w	r2, #256	; 0x100
  4008fc:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008fe:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400902:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400904:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400908:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40090c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40090e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400912:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400914:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400918:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  40091a:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  40091c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400920:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400922:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400926:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400928:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40092a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40092e:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400930:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400934:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400938:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  40093c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400940:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400942:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400946:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400948:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40094a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40094e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400950:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400954:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400956:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400958:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40095c:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40095e:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400960:	4a11      	ldr	r2, [pc, #68]	; (4009a8 <board_init+0x190>)
  400962:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400966:	f043 0310 	orr.w	r3, r3, #16
  40096a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  40096e:	4b0f      	ldr	r3, [pc, #60]	; (4009ac <board_init+0x194>)
  400970:	2210      	movs	r2, #16
  400972:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400974:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400978:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40097a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40097c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400980:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400982:	4311      	orrs	r1, r2
  400984:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400986:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400988:	4311      	orrs	r1, r2
  40098a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40098c:	605a      	str	r2, [r3, #4]
  40098e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400990:	400e1850 	.word	0x400e1850
  400994:	e000ed00 	.word	0xe000ed00
  400998:	400e0c00 	.word	0x400e0c00
  40099c:	5a00080c 	.word	0x5a00080c
  4009a0:	00400e8d 	.word	0x00400e8d
  4009a4:	400e1200 	.word	0x400e1200
  4009a8:	40088000 	.word	0x40088000
  4009ac:	400e1000 	.word	0x400e1000

004009b0 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4009b0:	b570      	push	{r4, r5, r6, lr}
  4009b2:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4009b4:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4009b6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4009b8:	4013      	ands	r3, r2
  4009ba:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4009bc:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  4009be:	4e1c      	ldr	r6, [pc, #112]	; (400a30 <afec_process_callback+0x80>)
  4009c0:	4d1c      	ldr	r5, [pc, #112]	; (400a34 <afec_process_callback+0x84>)
  4009c2:	42a8      	cmp	r0, r5
  4009c4:	bf14      	ite	ne
  4009c6:	2000      	movne	r0, #0
  4009c8:	2001      	moveq	r0, #1
  4009ca:	0105      	lsls	r5, r0, #4
  4009cc:	e00b      	b.n	4009e6 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4009ce:	2c0e      	cmp	r4, #14
  4009d0:	d81e      	bhi.n	400a10 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4009d2:	9a01      	ldr	r2, [sp, #4]
  4009d4:	f104 010c 	add.w	r1, r4, #12
  4009d8:	2301      	movs	r3, #1
  4009da:	408b      	lsls	r3, r1
  4009dc:	4213      	tst	r3, r2
  4009de:	d110      	bne.n	400a02 <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4009e0:	3401      	adds	r4, #1
  4009e2:	2c10      	cmp	r4, #16
  4009e4:	d022      	beq.n	400a2c <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4009e6:	2c0b      	cmp	r4, #11
  4009e8:	d8f1      	bhi.n	4009ce <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  4009ea:	9a01      	ldr	r2, [sp, #4]
  4009ec:	2301      	movs	r3, #1
  4009ee:	40a3      	lsls	r3, r4
  4009f0:	4213      	tst	r3, r2
  4009f2:	d0f5      	beq.n	4009e0 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4009f4:	192b      	adds	r3, r5, r4
  4009f6:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4009fa:	2b00      	cmp	r3, #0
  4009fc:	d0f0      	beq.n	4009e0 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4009fe:	4798      	blx	r3
  400a00:	e7ee      	b.n	4009e0 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400a02:	192b      	adds	r3, r5, r4
  400a04:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400a08:	2b00      	cmp	r3, #0
  400a0a:	d0e9      	beq.n	4009e0 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400a0c:	4798      	blx	r3
  400a0e:	e7e7      	b.n	4009e0 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400a10:	9a01      	ldr	r2, [sp, #4]
  400a12:	f104 010f 	add.w	r1, r4, #15
  400a16:	2301      	movs	r3, #1
  400a18:	408b      	lsls	r3, r1
  400a1a:	4213      	tst	r3, r2
  400a1c:	d0e0      	beq.n	4009e0 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400a1e:	192b      	adds	r3, r5, r4
  400a20:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400a24:	2b00      	cmp	r3, #0
  400a26:	d0db      	beq.n	4009e0 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400a28:	4798      	blx	r3
  400a2a:	e7d9      	b.n	4009e0 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400a2c:	b002      	add	sp, #8
  400a2e:	bd70      	pop	{r4, r5, r6, pc}
  400a30:	20400aa0 	.word	0x20400aa0
  400a34:	40064000 	.word	0x40064000

00400a38 <afec_ch_set_config>:
{
  400a38:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400a3a:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400a3c:	2301      	movs	r3, #1
  400a3e:	408b      	lsls	r3, r1
  400a40:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400a44:	7815      	ldrb	r5, [r2, #0]
  400a46:	2d00      	cmp	r5, #0
  400a48:	bf08      	it	eq
  400a4a:	2300      	moveq	r3, #0
  400a4c:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400a4e:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400a50:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400a52:	004b      	lsls	r3, r1, #1
  400a54:	2103      	movs	r1, #3
  400a56:	4099      	lsls	r1, r3
  400a58:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400a5c:	7851      	ldrb	r1, [r2, #1]
  400a5e:	4099      	lsls	r1, r3
  400a60:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400a62:	6541      	str	r1, [r0, #84]	; 0x54
}
  400a64:	bc30      	pop	{r4, r5}
  400a66:	4770      	bx	lr

00400a68 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400a68:	784b      	ldrb	r3, [r1, #1]
  400a6a:	780a      	ldrb	r2, [r1, #0]
  400a6c:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400a6e:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  400a70:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400a72:	884b      	ldrh	r3, [r1, #2]
  400a74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400a78:	6743      	str	r3, [r0, #116]	; 0x74
  400a7a:	4770      	bx	lr

00400a7c <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400a7c:	2200      	movs	r2, #0
  400a7e:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400a80:	4b08      	ldr	r3, [pc, #32]	; (400aa4 <afec_get_config_defaults+0x28>)
  400a82:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400a84:	4b08      	ldr	r3, [pc, #32]	; (400aa8 <afec_get_config_defaults+0x2c>)
  400a86:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400a88:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400a8c:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  400a8e:	2302      	movs	r3, #2
  400a90:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400a92:	2301      	movs	r3, #1
  400a94:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400a96:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400a98:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400a9a:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400a9c:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400a9e:	7583      	strb	r3, [r0, #22]
  400aa0:	4770      	bx	lr
  400aa2:	bf00      	nop
  400aa4:	11e1a300 	.word	0x11e1a300
  400aa8:	005b8d80 	.word	0x005b8d80

00400aac <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400aac:	2300      	movs	r3, #0
  400aae:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400ab0:	2301      	movs	r3, #1
  400ab2:	7043      	strb	r3, [r0, #1]
  400ab4:	4770      	bx	lr

00400ab6 <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  400ab6:	2300      	movs	r3, #0
  400ab8:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400aba:	2320      	movs	r3, #32
  400abc:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400abe:	23ff      	movs	r3, #255	; 0xff
  400ac0:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400ac2:	f640 73ff 	movw	r3, #4095	; 0xfff
  400ac6:	8083      	strh	r3, [r0, #4]
  400ac8:	4770      	bx	lr
	...

00400acc <afec_init>:
	return afec->AFEC_ISR;
  400acc:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400ace:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400ad2:	d001      	beq.n	400ad8 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400ad4:	2019      	movs	r0, #25
  400ad6:	4770      	bx	lr
{
  400ad8:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400ada:	2301      	movs	r3, #1
  400adc:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400ade:	7ccb      	ldrb	r3, [r1, #19]
  400ae0:	2b00      	cmp	r3, #0
  400ae2:	bf18      	it	ne
  400ae4:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400ae8:	684b      	ldr	r3, [r1, #4]
  400aea:	688c      	ldr	r4, [r1, #8]
  400aec:	fbb3 f3f4 	udiv	r3, r3, r4
  400af0:	3b01      	subs	r3, #1
  400af2:	021b      	lsls	r3, r3, #8
  400af4:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400af6:	68cc      	ldr	r4, [r1, #12]
  400af8:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400afc:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400afe:	7c0c      	ldrb	r4, [r1, #16]
  400b00:	0624      	lsls	r4, r4, #24
  400b02:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400b06:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400b08:	7c4c      	ldrb	r4, [r1, #17]
  400b0a:	0724      	lsls	r4, r4, #28
  400b0c:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400b10:	4323      	orrs	r3, r4
  400b12:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400b14:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400b16:	7d0b      	ldrb	r3, [r1, #20]
  400b18:	2b00      	cmp	r3, #0
  400b1a:	bf14      	ite	ne
  400b1c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400b20:	2300      	moveq	r3, #0
  400b22:	680a      	ldr	r2, [r1, #0]
  400b24:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400b26:	7d4a      	ldrb	r2, [r1, #21]
  400b28:	2a00      	cmp	r2, #0
  400b2a:	bf14      	ite	ne
  400b2c:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400b30:	2200      	moveq	r2, #0
			(config->resolution) |
  400b32:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400b34:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400b36:	7d8b      	ldrb	r3, [r1, #22]
  400b38:	021b      	lsls	r3, r3, #8
  400b3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400b3e:	f043 030c 	orr.w	r3, r3, #12
  400b42:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400b46:	4b0f      	ldr	r3, [pc, #60]	; (400b84 <afec_init+0xb8>)
  400b48:	4298      	cmp	r0, r3
  400b4a:	d006      	beq.n	400b5a <afec_init+0x8e>
	if(afec == AFEC1) {
  400b4c:	4b0e      	ldr	r3, [pc, #56]	; (400b88 <afec_init+0xbc>)
  400b4e:	4298      	cmp	r0, r3
  400b50:	d00d      	beq.n	400b6e <afec_init+0xa2>
	return STATUS_OK;
  400b52:	2000      	movs	r0, #0
}
  400b54:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b58:	4770      	bx	lr
  400b5a:	4b0c      	ldr	r3, [pc, #48]	; (400b8c <afec_init+0xc0>)
  400b5c:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400b60:	2200      	movs	r2, #0
  400b62:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400b66:	428b      	cmp	r3, r1
  400b68:	d1fb      	bne.n	400b62 <afec_init+0x96>
	return STATUS_OK;
  400b6a:	2000      	movs	r0, #0
  400b6c:	e7f2      	b.n	400b54 <afec_init+0x88>
  400b6e:	4b08      	ldr	r3, [pc, #32]	; (400b90 <afec_init+0xc4>)
  400b70:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400b74:	2200      	movs	r2, #0
  400b76:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400b7a:	428b      	cmp	r3, r1
  400b7c:	d1fb      	bne.n	400b76 <afec_init+0xaa>
	return STATUS_OK;
  400b7e:	2000      	movs	r0, #0
  400b80:	e7e8      	b.n	400b54 <afec_init+0x88>
  400b82:	bf00      	nop
  400b84:	4003c000 	.word	0x4003c000
  400b88:	40064000 	.word	0x40064000
  400b8c:	20400a9c 	.word	0x20400a9c
  400b90:	20400ae0 	.word	0x20400ae0

00400b94 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400b94:	4b0c      	ldr	r3, [pc, #48]	; (400bc8 <afec_enable_interrupt+0x34>)
  400b96:	4299      	cmp	r1, r3
  400b98:	d007      	beq.n	400baa <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400b9a:	290b      	cmp	r1, #11
  400b9c:	d80b      	bhi.n	400bb6 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400b9e:	d006      	beq.n	400bae <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400ba0:	2301      	movs	r3, #1
  400ba2:	fa03 f101 	lsl.w	r1, r3, r1
  400ba6:	6241      	str	r1, [r0, #36]	; 0x24
  400ba8:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400baa:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400bac:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400bae:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400bb2:	6243      	str	r3, [r0, #36]	; 0x24
  400bb4:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400bb6:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400bb8:	bf94      	ite	ls
  400bba:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400bbc:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400bbe:	2301      	movs	r3, #1
  400bc0:	fa03 f101 	lsl.w	r1, r3, r1
  400bc4:	6241      	str	r1, [r0, #36]	; 0x24
  400bc6:	4770      	bx	lr
  400bc8:	47000fff 	.word	0x47000fff

00400bcc <afec_set_callback>:
{
  400bcc:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400bce:	4c11      	ldr	r4, [pc, #68]	; (400c14 <afec_set_callback+0x48>)
  400bd0:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400bd2:	bf0c      	ite	eq
  400bd4:	2410      	moveq	r4, #16
  400bd6:	2400      	movne	r4, #0
  400bd8:	440c      	add	r4, r1
  400bda:	4d0f      	ldr	r5, [pc, #60]	; (400c18 <afec_set_callback+0x4c>)
  400bdc:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400be0:	d10a      	bne.n	400bf8 <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400be2:	4a0e      	ldr	r2, [pc, #56]	; (400c1c <afec_set_callback+0x50>)
  400be4:	f44f 7480 	mov.w	r4, #256	; 0x100
  400be8:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400bec:	015b      	lsls	r3, r3, #5
  400bee:	b2db      	uxtb	r3, r3
  400bf0:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400bf4:	6054      	str	r4, [r2, #4]
  400bf6:	e009      	b.n	400c0c <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400bf8:	4a08      	ldr	r2, [pc, #32]	; (400c1c <afec_set_callback+0x50>)
  400bfa:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400bfe:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400c02:	015b      	lsls	r3, r3, #5
  400c04:	b2db      	uxtb	r3, r3
  400c06:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400c0a:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400c0c:	4b04      	ldr	r3, [pc, #16]	; (400c20 <afec_set_callback+0x54>)
  400c0e:	4798      	blx	r3
  400c10:	bd38      	pop	{r3, r4, r5, pc}
  400c12:	bf00      	nop
  400c14:	40064000 	.word	0x40064000
  400c18:	20400aa0 	.word	0x20400aa0
  400c1c:	e000e100 	.word	0xe000e100
  400c20:	00400b95 	.word	0x00400b95

00400c24 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400c24:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  400c26:	4802      	ldr	r0, [pc, #8]	; (400c30 <AFEC0_Handler+0xc>)
  400c28:	4b02      	ldr	r3, [pc, #8]	; (400c34 <AFEC0_Handler+0x10>)
  400c2a:	4798      	blx	r3
  400c2c:	bd08      	pop	{r3, pc}
  400c2e:	bf00      	nop
  400c30:	4003c000 	.word	0x4003c000
  400c34:	004009b1 	.word	0x004009b1

00400c38 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  400c38:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  400c3a:	4802      	ldr	r0, [pc, #8]	; (400c44 <AFEC1_Handler+0xc>)
  400c3c:	4b02      	ldr	r3, [pc, #8]	; (400c48 <AFEC1_Handler+0x10>)
  400c3e:	4798      	blx	r3
  400c40:	bd08      	pop	{r3, pc}
  400c42:	bf00      	nop
  400c44:	40064000 	.word	0x40064000
  400c48:	004009b1 	.word	0x004009b1

00400c4c <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400c4c:	b500      	push	{lr}
  400c4e:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400c50:	4b13      	ldr	r3, [pc, #76]	; (400ca0 <afec_enable+0x54>)
  400c52:	4298      	cmp	r0, r3
  400c54:	bf0c      	ite	eq
  400c56:	2028      	moveq	r0, #40	; 0x28
  400c58:	201d      	movne	r0, #29
  400c5a:	4b12      	ldr	r3, [pc, #72]	; (400ca4 <afec_enable+0x58>)
  400c5c:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400c5e:	4b12      	ldr	r3, [pc, #72]	; (400ca8 <afec_enable+0x5c>)
  400c60:	789b      	ldrb	r3, [r3, #2]
  400c62:	2bff      	cmp	r3, #255	; 0xff
  400c64:	d01a      	beq.n	400c9c <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400c66:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400c6a:	fab3 f383 	clz	r3, r3
  400c6e:	095b      	lsrs	r3, r3, #5
  400c70:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400c72:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400c74:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400c78:	2200      	movs	r2, #0
  400c7a:	4b0c      	ldr	r3, [pc, #48]	; (400cac <afec_enable+0x60>)
  400c7c:	701a      	strb	r2, [r3, #0]
	return flags;
  400c7e:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400c80:	4a09      	ldr	r2, [pc, #36]	; (400ca8 <afec_enable+0x5c>)
  400c82:	7893      	ldrb	r3, [r2, #2]
  400c84:	3301      	adds	r3, #1
  400c86:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400c88:	b129      	cbz	r1, 400c96 <afec_enable+0x4a>
		cpu_irq_enable();
  400c8a:	2201      	movs	r2, #1
  400c8c:	4b07      	ldr	r3, [pc, #28]	; (400cac <afec_enable+0x60>)
  400c8e:	701a      	strb	r2, [r3, #0]
  400c90:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400c94:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400c96:	b003      	add	sp, #12
  400c98:	f85d fb04 	ldr.w	pc, [sp], #4
  400c9c:	e7fe      	b.n	400c9c <afec_enable+0x50>
  400c9e:	bf00      	nop
  400ca0:	40064000 	.word	0x40064000
  400ca4:	00400e8d 	.word	0x00400e8d
  400ca8:	20400a8c 	.word	0x20400a8c
  400cac:	20400000 	.word	0x20400000

00400cb0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400cb0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400cb2:	4770      	bx	lr

00400cb4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400cb4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400cb6:	4770      	bx	lr

00400cb8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400cbc:	4604      	mov	r4, r0
  400cbe:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400cc0:	4b0e      	ldr	r3, [pc, #56]	; (400cfc <pio_handler_process+0x44>)
  400cc2:	4798      	blx	r3
  400cc4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400cc6:	4620      	mov	r0, r4
  400cc8:	4b0d      	ldr	r3, [pc, #52]	; (400d00 <pio_handler_process+0x48>)
  400cca:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400ccc:	4005      	ands	r5, r0
  400cce:	d013      	beq.n	400cf8 <pio_handler_process+0x40>
  400cd0:	4c0c      	ldr	r4, [pc, #48]	; (400d04 <pio_handler_process+0x4c>)
  400cd2:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400cd6:	e003      	b.n	400ce0 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400cd8:	42b4      	cmp	r4, r6
  400cda:	d00d      	beq.n	400cf8 <pio_handler_process+0x40>
  400cdc:	3410      	adds	r4, #16
		while (status != 0) {
  400cde:	b15d      	cbz	r5, 400cf8 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400ce0:	6820      	ldr	r0, [r4, #0]
  400ce2:	4540      	cmp	r0, r8
  400ce4:	d1f8      	bne.n	400cd8 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400ce6:	6861      	ldr	r1, [r4, #4]
  400ce8:	4229      	tst	r1, r5
  400cea:	d0f5      	beq.n	400cd8 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400cec:	68e3      	ldr	r3, [r4, #12]
  400cee:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400cf0:	6863      	ldr	r3, [r4, #4]
  400cf2:	ea25 0503 	bic.w	r5, r5, r3
  400cf6:	e7ef      	b.n	400cd8 <pio_handler_process+0x20>
  400cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400cfc:	00400cb1 	.word	0x00400cb1
  400d00:	00400cb5 	.word	0x00400cb5
  400d04:	204009e0 	.word	0x204009e0

00400d08 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400d08:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400d0a:	210a      	movs	r1, #10
  400d0c:	4801      	ldr	r0, [pc, #4]	; (400d14 <PIOA_Handler+0xc>)
  400d0e:	4b02      	ldr	r3, [pc, #8]	; (400d18 <PIOA_Handler+0x10>)
  400d10:	4798      	blx	r3
  400d12:	bd08      	pop	{r3, pc}
  400d14:	400e0e00 	.word	0x400e0e00
  400d18:	00400cb9 	.word	0x00400cb9

00400d1c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400d1c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400d1e:	210b      	movs	r1, #11
  400d20:	4801      	ldr	r0, [pc, #4]	; (400d28 <PIOB_Handler+0xc>)
  400d22:	4b02      	ldr	r3, [pc, #8]	; (400d2c <PIOB_Handler+0x10>)
  400d24:	4798      	blx	r3
  400d26:	bd08      	pop	{r3, pc}
  400d28:	400e1000 	.word	0x400e1000
  400d2c:	00400cb9 	.word	0x00400cb9

00400d30 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400d30:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400d32:	210c      	movs	r1, #12
  400d34:	4801      	ldr	r0, [pc, #4]	; (400d3c <PIOC_Handler+0xc>)
  400d36:	4b02      	ldr	r3, [pc, #8]	; (400d40 <PIOC_Handler+0x10>)
  400d38:	4798      	blx	r3
  400d3a:	bd08      	pop	{r3, pc}
  400d3c:	400e1200 	.word	0x400e1200
  400d40:	00400cb9 	.word	0x00400cb9

00400d44 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400d44:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400d46:	2110      	movs	r1, #16
  400d48:	4801      	ldr	r0, [pc, #4]	; (400d50 <PIOD_Handler+0xc>)
  400d4a:	4b02      	ldr	r3, [pc, #8]	; (400d54 <PIOD_Handler+0x10>)
  400d4c:	4798      	blx	r3
  400d4e:	bd08      	pop	{r3, pc}
  400d50:	400e1400 	.word	0x400e1400
  400d54:	00400cb9 	.word	0x00400cb9

00400d58 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400d58:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400d5a:	2111      	movs	r1, #17
  400d5c:	4801      	ldr	r0, [pc, #4]	; (400d64 <PIOE_Handler+0xc>)
  400d5e:	4b02      	ldr	r3, [pc, #8]	; (400d68 <PIOE_Handler+0x10>)
  400d60:	4798      	blx	r3
  400d62:	bd08      	pop	{r3, pc}
  400d64:	400e1600 	.word	0x400e1600
  400d68:	00400cb9 	.word	0x00400cb9

00400d6c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400d6c:	2803      	cmp	r0, #3
  400d6e:	d011      	beq.n	400d94 <pmc_mck_set_division+0x28>
  400d70:	2804      	cmp	r0, #4
  400d72:	d012      	beq.n	400d9a <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400d74:	2802      	cmp	r0, #2
  400d76:	bf0c      	ite	eq
  400d78:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400d7c:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400d7e:	4a08      	ldr	r2, [pc, #32]	; (400da0 <pmc_mck_set_division+0x34>)
  400d80:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400d82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400d86:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400d88:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400d8a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d8c:	f013 0f08 	tst.w	r3, #8
  400d90:	d0fb      	beq.n	400d8a <pmc_mck_set_division+0x1e>
}
  400d92:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400d94:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400d98:	e7f1      	b.n	400d7e <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400d9a:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400d9e:	e7ee      	b.n	400d7e <pmc_mck_set_division+0x12>
  400da0:	400e0600 	.word	0x400e0600

00400da4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400da4:	4a17      	ldr	r2, [pc, #92]	; (400e04 <pmc_switch_mck_to_pllack+0x60>)
  400da6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400da8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400dac:	4318      	orrs	r0, r3
  400dae:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400db0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400db2:	f013 0f08 	tst.w	r3, #8
  400db6:	d10a      	bne.n	400dce <pmc_switch_mck_to_pllack+0x2a>
  400db8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400dbc:	4911      	ldr	r1, [pc, #68]	; (400e04 <pmc_switch_mck_to_pllack+0x60>)
  400dbe:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400dc0:	f012 0f08 	tst.w	r2, #8
  400dc4:	d103      	bne.n	400dce <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400dc6:	3b01      	subs	r3, #1
  400dc8:	d1f9      	bne.n	400dbe <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400dca:	2001      	movs	r0, #1
  400dcc:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400dce:	4a0d      	ldr	r2, [pc, #52]	; (400e04 <pmc_switch_mck_to_pllack+0x60>)
  400dd0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400dd2:	f023 0303 	bic.w	r3, r3, #3
  400dd6:	f043 0302 	orr.w	r3, r3, #2
  400dda:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ddc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dde:	f013 0f08 	tst.w	r3, #8
  400de2:	d10a      	bne.n	400dfa <pmc_switch_mck_to_pllack+0x56>
  400de4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400de8:	4906      	ldr	r1, [pc, #24]	; (400e04 <pmc_switch_mck_to_pllack+0x60>)
  400dea:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400dec:	f012 0f08 	tst.w	r2, #8
  400df0:	d105      	bne.n	400dfe <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400df2:	3b01      	subs	r3, #1
  400df4:	d1f9      	bne.n	400dea <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400df6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400df8:	4770      	bx	lr
	return 0;
  400dfa:	2000      	movs	r0, #0
  400dfc:	4770      	bx	lr
  400dfe:	2000      	movs	r0, #0
  400e00:	4770      	bx	lr
  400e02:	bf00      	nop
  400e04:	400e0600 	.word	0x400e0600

00400e08 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400e08:	b9a0      	cbnz	r0, 400e34 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e0a:	480e      	ldr	r0, [pc, #56]	; (400e44 <pmc_switch_mainck_to_xtal+0x3c>)
  400e0c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400e0e:	0209      	lsls	r1, r1, #8
  400e10:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e12:	4a0d      	ldr	r2, [pc, #52]	; (400e48 <pmc_switch_mainck_to_xtal+0x40>)
  400e14:	401a      	ands	r2, r3
  400e16:	4b0d      	ldr	r3, [pc, #52]	; (400e4c <pmc_switch_mainck_to_xtal+0x44>)
  400e18:	4313      	orrs	r3, r2
  400e1a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e1c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e1e:	4602      	mov	r2, r0
  400e20:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e22:	f013 0f01 	tst.w	r3, #1
  400e26:	d0fb      	beq.n	400e20 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e28:	4a06      	ldr	r2, [pc, #24]	; (400e44 <pmc_switch_mainck_to_xtal+0x3c>)
  400e2a:	6a11      	ldr	r1, [r2, #32]
  400e2c:	4b08      	ldr	r3, [pc, #32]	; (400e50 <pmc_switch_mainck_to_xtal+0x48>)
  400e2e:	430b      	orrs	r3, r1
  400e30:	6213      	str	r3, [r2, #32]
  400e32:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e34:	4903      	ldr	r1, [pc, #12]	; (400e44 <pmc_switch_mainck_to_xtal+0x3c>)
  400e36:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400e38:	4a06      	ldr	r2, [pc, #24]	; (400e54 <pmc_switch_mainck_to_xtal+0x4c>)
  400e3a:	401a      	ands	r2, r3
  400e3c:	4b06      	ldr	r3, [pc, #24]	; (400e58 <pmc_switch_mainck_to_xtal+0x50>)
  400e3e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e40:	620b      	str	r3, [r1, #32]
  400e42:	4770      	bx	lr
  400e44:	400e0600 	.word	0x400e0600
  400e48:	ffc8fffc 	.word	0xffc8fffc
  400e4c:	00370001 	.word	0x00370001
  400e50:	01370000 	.word	0x01370000
  400e54:	fec8fffc 	.word	0xfec8fffc
  400e58:	01370002 	.word	0x01370002

00400e5c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e5c:	4b02      	ldr	r3, [pc, #8]	; (400e68 <pmc_osc_is_ready_mainck+0xc>)
  400e5e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e60:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400e64:	4770      	bx	lr
  400e66:	bf00      	nop
  400e68:	400e0600 	.word	0x400e0600

00400e6c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e6c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e70:	4b01      	ldr	r3, [pc, #4]	; (400e78 <pmc_disable_pllack+0xc>)
  400e72:	629a      	str	r2, [r3, #40]	; 0x28
  400e74:	4770      	bx	lr
  400e76:	bf00      	nop
  400e78:	400e0600 	.word	0x400e0600

00400e7c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e7c:	4b02      	ldr	r3, [pc, #8]	; (400e88 <pmc_is_locked_pllack+0xc>)
  400e7e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e80:	f000 0002 	and.w	r0, r0, #2
  400e84:	4770      	bx	lr
  400e86:	bf00      	nop
  400e88:	400e0600 	.word	0x400e0600

00400e8c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400e8c:	283f      	cmp	r0, #63	; 0x3f
  400e8e:	d81e      	bhi.n	400ece <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400e90:	281f      	cmp	r0, #31
  400e92:	d80c      	bhi.n	400eae <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e94:	4b11      	ldr	r3, [pc, #68]	; (400edc <pmc_enable_periph_clk+0x50>)
  400e96:	699a      	ldr	r2, [r3, #24]
  400e98:	2301      	movs	r3, #1
  400e9a:	4083      	lsls	r3, r0
  400e9c:	4393      	bics	r3, r2
  400e9e:	d018      	beq.n	400ed2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400ea0:	2301      	movs	r3, #1
  400ea2:	fa03 f000 	lsl.w	r0, r3, r0
  400ea6:	4b0d      	ldr	r3, [pc, #52]	; (400edc <pmc_enable_periph_clk+0x50>)
  400ea8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400eaa:	2000      	movs	r0, #0
  400eac:	4770      	bx	lr
		ul_id -= 32;
  400eae:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400eb0:	4b0a      	ldr	r3, [pc, #40]	; (400edc <pmc_enable_periph_clk+0x50>)
  400eb2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400eb6:	2301      	movs	r3, #1
  400eb8:	4083      	lsls	r3, r0
  400eba:	4393      	bics	r3, r2
  400ebc:	d00b      	beq.n	400ed6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400ebe:	2301      	movs	r3, #1
  400ec0:	fa03 f000 	lsl.w	r0, r3, r0
  400ec4:	4b05      	ldr	r3, [pc, #20]	; (400edc <pmc_enable_periph_clk+0x50>)
  400ec6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400eca:	2000      	movs	r0, #0
  400ecc:	4770      	bx	lr
		return 1;
  400ece:	2001      	movs	r0, #1
  400ed0:	4770      	bx	lr
	return 0;
  400ed2:	2000      	movs	r0, #0
  400ed4:	4770      	bx	lr
  400ed6:	2000      	movs	r0, #0
}
  400ed8:	4770      	bx	lr
  400eda:	bf00      	nop
  400edc:	400e0600 	.word	0x400e0600

00400ee0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400ee0:	6943      	ldr	r3, [r0, #20]
  400ee2:	f013 0f02 	tst.w	r3, #2
  400ee6:	d002      	beq.n	400eee <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400ee8:	61c1      	str	r1, [r0, #28]
	return 0;
  400eea:	2000      	movs	r0, #0
  400eec:	4770      	bx	lr
		return 1;
  400eee:	2001      	movs	r0, #1
}
  400ef0:	4770      	bx	lr

00400ef2 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400ef2:	6943      	ldr	r3, [r0, #20]
  400ef4:	f013 0f01 	tst.w	r3, #1
  400ef8:	d003      	beq.n	400f02 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400efa:	6983      	ldr	r3, [r0, #24]
  400efc:	700b      	strb	r3, [r1, #0]
	return 0;
  400efe:	2000      	movs	r0, #0
  400f00:	4770      	bx	lr
		return 1;
  400f02:	2001      	movs	r0, #1
}
  400f04:	4770      	bx	lr

00400f06 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400f06:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400f08:	010b      	lsls	r3, r1, #4
  400f0a:	4293      	cmp	r3, r2
  400f0c:	d914      	bls.n	400f38 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400f0e:	00c9      	lsls	r1, r1, #3
  400f10:	084b      	lsrs	r3, r1, #1
  400f12:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400f16:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400f1a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400f1c:	1e5c      	subs	r4, r3, #1
  400f1e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400f22:	428c      	cmp	r4, r1
  400f24:	d901      	bls.n	400f2a <usart_set_async_baudrate+0x24>
		return 1;
  400f26:	2001      	movs	r0, #1
  400f28:	e017      	b.n	400f5a <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400f2a:	6841      	ldr	r1, [r0, #4]
  400f2c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400f30:	6041      	str	r1, [r0, #4]
  400f32:	e00c      	b.n	400f4e <usart_set_async_baudrate+0x48>
		return 1;
  400f34:	2001      	movs	r0, #1
  400f36:	e010      	b.n	400f5a <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400f38:	0859      	lsrs	r1, r3, #1
  400f3a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400f3e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400f42:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400f44:	1e5c      	subs	r4, r3, #1
  400f46:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400f4a:	428c      	cmp	r4, r1
  400f4c:	d8f2      	bhi.n	400f34 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400f4e:	0412      	lsls	r2, r2, #16
  400f50:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400f54:	431a      	orrs	r2, r3
  400f56:	6202      	str	r2, [r0, #32]

	return 0;
  400f58:	2000      	movs	r0, #0
}
  400f5a:	f85d 4b04 	ldr.w	r4, [sp], #4
  400f5e:	4770      	bx	lr

00400f60 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400f60:	4b08      	ldr	r3, [pc, #32]	; (400f84 <usart_reset+0x24>)
  400f62:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400f66:	2300      	movs	r3, #0
  400f68:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400f6a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400f6c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f6e:	2388      	movs	r3, #136	; 0x88
  400f70:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400f72:	2324      	movs	r3, #36	; 0x24
  400f74:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400f76:	f44f 7380 	mov.w	r3, #256	; 0x100
  400f7a:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400f7c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400f80:	6003      	str	r3, [r0, #0]
  400f82:	4770      	bx	lr
  400f84:	55534100 	.word	0x55534100

00400f88 <usart_init_rs232>:
{
  400f88:	b570      	push	{r4, r5, r6, lr}
  400f8a:	4605      	mov	r5, r0
  400f8c:	460c      	mov	r4, r1
  400f8e:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400f90:	4b0f      	ldr	r3, [pc, #60]	; (400fd0 <usart_init_rs232+0x48>)
  400f92:	4798      	blx	r3
	ul_reg_val = 0;
  400f94:	2200      	movs	r2, #0
  400f96:	4b0f      	ldr	r3, [pc, #60]	; (400fd4 <usart_init_rs232+0x4c>)
  400f98:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400f9a:	b1a4      	cbz	r4, 400fc6 <usart_init_rs232+0x3e>
  400f9c:	4632      	mov	r2, r6
  400f9e:	6821      	ldr	r1, [r4, #0]
  400fa0:	4628      	mov	r0, r5
  400fa2:	4b0d      	ldr	r3, [pc, #52]	; (400fd8 <usart_init_rs232+0x50>)
  400fa4:	4798      	blx	r3
  400fa6:	4602      	mov	r2, r0
  400fa8:	b978      	cbnz	r0, 400fca <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400faa:	6863      	ldr	r3, [r4, #4]
  400fac:	68a1      	ldr	r1, [r4, #8]
  400fae:	430b      	orrs	r3, r1
  400fb0:	6921      	ldr	r1, [r4, #16]
  400fb2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400fb4:	68e1      	ldr	r1, [r4, #12]
  400fb6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400fb8:	4906      	ldr	r1, [pc, #24]	; (400fd4 <usart_init_rs232+0x4c>)
  400fba:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400fbc:	6869      	ldr	r1, [r5, #4]
  400fbe:	430b      	orrs	r3, r1
  400fc0:	606b      	str	r3, [r5, #4]
}
  400fc2:	4610      	mov	r0, r2
  400fc4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  400fc6:	2201      	movs	r2, #1
  400fc8:	e7fb      	b.n	400fc2 <usart_init_rs232+0x3a>
  400fca:	2201      	movs	r2, #1
  400fcc:	e7f9      	b.n	400fc2 <usart_init_rs232+0x3a>
  400fce:	bf00      	nop
  400fd0:	00400f61 	.word	0x00400f61
  400fd4:	20400a50 	.word	0x20400a50
  400fd8:	00400f07 	.word	0x00400f07

00400fdc <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400fdc:	2340      	movs	r3, #64	; 0x40
  400fde:	6003      	str	r3, [r0, #0]
  400fe0:	4770      	bx	lr

00400fe2 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400fe2:	2310      	movs	r3, #16
  400fe4:	6003      	str	r3, [r0, #0]
  400fe6:	4770      	bx	lr

00400fe8 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400fe8:	6943      	ldr	r3, [r0, #20]
  400fea:	f013 0f02 	tst.w	r3, #2
  400fee:	d004      	beq.n	400ffa <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400ff0:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400ff4:	61c1      	str	r1, [r0, #28]
	return 0;
  400ff6:	2000      	movs	r0, #0
  400ff8:	4770      	bx	lr
		return 1;
  400ffa:	2001      	movs	r0, #1
}
  400ffc:	4770      	bx	lr

00400ffe <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400ffe:	6943      	ldr	r3, [r0, #20]
  401000:	f013 0f01 	tst.w	r3, #1
  401004:	d005      	beq.n	401012 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401006:	6983      	ldr	r3, [r0, #24]
  401008:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40100c:	600b      	str	r3, [r1, #0]
	return 0;
  40100e:	2000      	movs	r0, #0
  401010:	4770      	bx	lr
		return 1;
  401012:	2001      	movs	r0, #1
}
  401014:	4770      	bx	lr

00401016 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401016:	e7fe      	b.n	401016 <Dummy_Handler>

00401018 <Reset_Handler>:
{
  401018:	b500      	push	{lr}
  40101a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40101c:	4b25      	ldr	r3, [pc, #148]	; (4010b4 <Reset_Handler+0x9c>)
  40101e:	4a26      	ldr	r2, [pc, #152]	; (4010b8 <Reset_Handler+0xa0>)
  401020:	429a      	cmp	r2, r3
  401022:	d010      	beq.n	401046 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401024:	4b25      	ldr	r3, [pc, #148]	; (4010bc <Reset_Handler+0xa4>)
  401026:	4a23      	ldr	r2, [pc, #140]	; (4010b4 <Reset_Handler+0x9c>)
  401028:	429a      	cmp	r2, r3
  40102a:	d20c      	bcs.n	401046 <Reset_Handler+0x2e>
  40102c:	3b01      	subs	r3, #1
  40102e:	1a9b      	subs	r3, r3, r2
  401030:	f023 0303 	bic.w	r3, r3, #3
  401034:	3304      	adds	r3, #4
  401036:	4413      	add	r3, r2
  401038:	491f      	ldr	r1, [pc, #124]	; (4010b8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40103a:	f851 0b04 	ldr.w	r0, [r1], #4
  40103e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401042:	429a      	cmp	r2, r3
  401044:	d1f9      	bne.n	40103a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401046:	4b1e      	ldr	r3, [pc, #120]	; (4010c0 <Reset_Handler+0xa8>)
  401048:	4a1e      	ldr	r2, [pc, #120]	; (4010c4 <Reset_Handler+0xac>)
  40104a:	429a      	cmp	r2, r3
  40104c:	d20a      	bcs.n	401064 <Reset_Handler+0x4c>
  40104e:	3b01      	subs	r3, #1
  401050:	1a9b      	subs	r3, r3, r2
  401052:	f023 0303 	bic.w	r3, r3, #3
  401056:	3304      	adds	r3, #4
  401058:	4413      	add	r3, r2
                *pDest++ = 0;
  40105a:	2100      	movs	r1, #0
  40105c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401060:	4293      	cmp	r3, r2
  401062:	d1fb      	bne.n	40105c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401064:	4a18      	ldr	r2, [pc, #96]	; (4010c8 <Reset_Handler+0xb0>)
  401066:	4b19      	ldr	r3, [pc, #100]	; (4010cc <Reset_Handler+0xb4>)
  401068:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40106c:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40106e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401072:	fab3 f383 	clz	r3, r3
  401076:	095b      	lsrs	r3, r3, #5
  401078:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40107a:	b672      	cpsid	i
  40107c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401080:	2200      	movs	r2, #0
  401082:	4b13      	ldr	r3, [pc, #76]	; (4010d0 <Reset_Handler+0xb8>)
  401084:	701a      	strb	r2, [r3, #0]
	return flags;
  401086:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401088:	4a12      	ldr	r2, [pc, #72]	; (4010d4 <Reset_Handler+0xbc>)
  40108a:	6813      	ldr	r3, [r2, #0]
  40108c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401090:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401092:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401096:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  40109a:	b129      	cbz	r1, 4010a8 <Reset_Handler+0x90>
		cpu_irq_enable();
  40109c:	2201      	movs	r2, #1
  40109e:	4b0c      	ldr	r3, [pc, #48]	; (4010d0 <Reset_Handler+0xb8>)
  4010a0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4010a2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4010a6:	b662      	cpsie	i
        __libc_init_array();
  4010a8:	4b0b      	ldr	r3, [pc, #44]	; (4010d8 <Reset_Handler+0xc0>)
  4010aa:	4798      	blx	r3
        main();
  4010ac:	4b0b      	ldr	r3, [pc, #44]	; (4010dc <Reset_Handler+0xc4>)
  4010ae:	4798      	blx	r3
  4010b0:	e7fe      	b.n	4010b0 <Reset_Handler+0x98>
  4010b2:	bf00      	nop
  4010b4:	20400000 	.word	0x20400000
  4010b8:	00404510 	.word	0x00404510
  4010bc:	204009b8 	.word	0x204009b8
  4010c0:	20400b48 	.word	0x20400b48
  4010c4:	204009b8 	.word	0x204009b8
  4010c8:	e000ed00 	.word	0xe000ed00
  4010cc:	00400000 	.word	0x00400000
  4010d0:	20400000 	.word	0x20400000
  4010d4:	e000ed88 	.word	0xe000ed88
  4010d8:	004012c9 	.word	0x004012c9
  4010dc:	0040045d 	.word	0x0040045d

004010e0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4010e0:	4b3b      	ldr	r3, [pc, #236]	; (4011d0 <SystemCoreClockUpdate+0xf0>)
  4010e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010e4:	f003 0303 	and.w	r3, r3, #3
  4010e8:	2b01      	cmp	r3, #1
  4010ea:	d01d      	beq.n	401128 <SystemCoreClockUpdate+0x48>
  4010ec:	b183      	cbz	r3, 401110 <SystemCoreClockUpdate+0x30>
  4010ee:	2b02      	cmp	r3, #2
  4010f0:	d036      	beq.n	401160 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4010f2:	4b37      	ldr	r3, [pc, #220]	; (4011d0 <SystemCoreClockUpdate+0xf0>)
  4010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4010f6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010fa:	2b70      	cmp	r3, #112	; 0x70
  4010fc:	d05f      	beq.n	4011be <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4010fe:	4b34      	ldr	r3, [pc, #208]	; (4011d0 <SystemCoreClockUpdate+0xf0>)
  401100:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401102:	4934      	ldr	r1, [pc, #208]	; (4011d4 <SystemCoreClockUpdate+0xf4>)
  401104:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401108:	680b      	ldr	r3, [r1, #0]
  40110a:	40d3      	lsrs	r3, r2
  40110c:	600b      	str	r3, [r1, #0]
  40110e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401110:	4b31      	ldr	r3, [pc, #196]	; (4011d8 <SystemCoreClockUpdate+0xf8>)
  401112:	695b      	ldr	r3, [r3, #20]
  401114:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401118:	bf14      	ite	ne
  40111a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40111e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401122:	4b2c      	ldr	r3, [pc, #176]	; (4011d4 <SystemCoreClockUpdate+0xf4>)
  401124:	601a      	str	r2, [r3, #0]
  401126:	e7e4      	b.n	4010f2 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401128:	4b29      	ldr	r3, [pc, #164]	; (4011d0 <SystemCoreClockUpdate+0xf0>)
  40112a:	6a1b      	ldr	r3, [r3, #32]
  40112c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401130:	d003      	beq.n	40113a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401132:	4a2a      	ldr	r2, [pc, #168]	; (4011dc <SystemCoreClockUpdate+0xfc>)
  401134:	4b27      	ldr	r3, [pc, #156]	; (4011d4 <SystemCoreClockUpdate+0xf4>)
  401136:	601a      	str	r2, [r3, #0]
  401138:	e7db      	b.n	4010f2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40113a:	4a29      	ldr	r2, [pc, #164]	; (4011e0 <SystemCoreClockUpdate+0x100>)
  40113c:	4b25      	ldr	r3, [pc, #148]	; (4011d4 <SystemCoreClockUpdate+0xf4>)
  40113e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401140:	4b23      	ldr	r3, [pc, #140]	; (4011d0 <SystemCoreClockUpdate+0xf0>)
  401142:	6a1b      	ldr	r3, [r3, #32]
  401144:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401148:	2b10      	cmp	r3, #16
  40114a:	d005      	beq.n	401158 <SystemCoreClockUpdate+0x78>
  40114c:	2b20      	cmp	r3, #32
  40114e:	d1d0      	bne.n	4010f2 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401150:	4a22      	ldr	r2, [pc, #136]	; (4011dc <SystemCoreClockUpdate+0xfc>)
  401152:	4b20      	ldr	r3, [pc, #128]	; (4011d4 <SystemCoreClockUpdate+0xf4>)
  401154:	601a      	str	r2, [r3, #0]
          break;
  401156:	e7cc      	b.n	4010f2 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401158:	4a22      	ldr	r2, [pc, #136]	; (4011e4 <SystemCoreClockUpdate+0x104>)
  40115a:	4b1e      	ldr	r3, [pc, #120]	; (4011d4 <SystemCoreClockUpdate+0xf4>)
  40115c:	601a      	str	r2, [r3, #0]
          break;
  40115e:	e7c8      	b.n	4010f2 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401160:	4b1b      	ldr	r3, [pc, #108]	; (4011d0 <SystemCoreClockUpdate+0xf0>)
  401162:	6a1b      	ldr	r3, [r3, #32]
  401164:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401168:	d016      	beq.n	401198 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40116a:	4a1c      	ldr	r2, [pc, #112]	; (4011dc <SystemCoreClockUpdate+0xfc>)
  40116c:	4b19      	ldr	r3, [pc, #100]	; (4011d4 <SystemCoreClockUpdate+0xf4>)
  40116e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401170:	4b17      	ldr	r3, [pc, #92]	; (4011d0 <SystemCoreClockUpdate+0xf0>)
  401172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401174:	f003 0303 	and.w	r3, r3, #3
  401178:	2b02      	cmp	r3, #2
  40117a:	d1ba      	bne.n	4010f2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40117c:	4a14      	ldr	r2, [pc, #80]	; (4011d0 <SystemCoreClockUpdate+0xf0>)
  40117e:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401180:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401182:	4814      	ldr	r0, [pc, #80]	; (4011d4 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401184:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401188:	6803      	ldr	r3, [r0, #0]
  40118a:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40118e:	b2d2      	uxtb	r2, r2
  401190:	fbb3 f3f2 	udiv	r3, r3, r2
  401194:	6003      	str	r3, [r0, #0]
  401196:	e7ac      	b.n	4010f2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401198:	4a11      	ldr	r2, [pc, #68]	; (4011e0 <SystemCoreClockUpdate+0x100>)
  40119a:	4b0e      	ldr	r3, [pc, #56]	; (4011d4 <SystemCoreClockUpdate+0xf4>)
  40119c:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40119e:	4b0c      	ldr	r3, [pc, #48]	; (4011d0 <SystemCoreClockUpdate+0xf0>)
  4011a0:	6a1b      	ldr	r3, [r3, #32]
  4011a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011a6:	2b10      	cmp	r3, #16
  4011a8:	d005      	beq.n	4011b6 <SystemCoreClockUpdate+0xd6>
  4011aa:	2b20      	cmp	r3, #32
  4011ac:	d1e0      	bne.n	401170 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4011ae:	4a0b      	ldr	r2, [pc, #44]	; (4011dc <SystemCoreClockUpdate+0xfc>)
  4011b0:	4b08      	ldr	r3, [pc, #32]	; (4011d4 <SystemCoreClockUpdate+0xf4>)
  4011b2:	601a      	str	r2, [r3, #0]
          break;
  4011b4:	e7dc      	b.n	401170 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4011b6:	4a0b      	ldr	r2, [pc, #44]	; (4011e4 <SystemCoreClockUpdate+0x104>)
  4011b8:	4b06      	ldr	r3, [pc, #24]	; (4011d4 <SystemCoreClockUpdate+0xf4>)
  4011ba:	601a      	str	r2, [r3, #0]
          break;
  4011bc:	e7d8      	b.n	401170 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4011be:	4a05      	ldr	r2, [pc, #20]	; (4011d4 <SystemCoreClockUpdate+0xf4>)
  4011c0:	6813      	ldr	r3, [r2, #0]
  4011c2:	4909      	ldr	r1, [pc, #36]	; (4011e8 <SystemCoreClockUpdate+0x108>)
  4011c4:	fba1 1303 	umull	r1, r3, r1, r3
  4011c8:	085b      	lsrs	r3, r3, #1
  4011ca:	6013      	str	r3, [r2, #0]
  4011cc:	4770      	bx	lr
  4011ce:	bf00      	nop
  4011d0:	400e0600 	.word	0x400e0600
  4011d4:	20400004 	.word	0x20400004
  4011d8:	400e1810 	.word	0x400e1810
  4011dc:	00b71b00 	.word	0x00b71b00
  4011e0:	003d0900 	.word	0x003d0900
  4011e4:	007a1200 	.word	0x007a1200
  4011e8:	aaaaaaab 	.word	0xaaaaaaab

004011ec <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4011ec:	4b16      	ldr	r3, [pc, #88]	; (401248 <system_init_flash+0x5c>)
  4011ee:	4298      	cmp	r0, r3
  4011f0:	d913      	bls.n	40121a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4011f2:	4b16      	ldr	r3, [pc, #88]	; (40124c <system_init_flash+0x60>)
  4011f4:	4298      	cmp	r0, r3
  4011f6:	d915      	bls.n	401224 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4011f8:	4b15      	ldr	r3, [pc, #84]	; (401250 <system_init_flash+0x64>)
  4011fa:	4298      	cmp	r0, r3
  4011fc:	d916      	bls.n	40122c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4011fe:	4b15      	ldr	r3, [pc, #84]	; (401254 <system_init_flash+0x68>)
  401200:	4298      	cmp	r0, r3
  401202:	d917      	bls.n	401234 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401204:	4b14      	ldr	r3, [pc, #80]	; (401258 <system_init_flash+0x6c>)
  401206:	4298      	cmp	r0, r3
  401208:	d918      	bls.n	40123c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40120a:	4b14      	ldr	r3, [pc, #80]	; (40125c <system_init_flash+0x70>)
  40120c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40120e:	bf94      	ite	ls
  401210:	4a13      	ldrls	r2, [pc, #76]	; (401260 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401212:	4a14      	ldrhi	r2, [pc, #80]	; (401264 <system_init_flash+0x78>)
  401214:	4b14      	ldr	r3, [pc, #80]	; (401268 <system_init_flash+0x7c>)
  401216:	601a      	str	r2, [r3, #0]
  401218:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40121a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40121e:	4b12      	ldr	r3, [pc, #72]	; (401268 <system_init_flash+0x7c>)
  401220:	601a      	str	r2, [r3, #0]
  401222:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401224:	4a11      	ldr	r2, [pc, #68]	; (40126c <system_init_flash+0x80>)
  401226:	4b10      	ldr	r3, [pc, #64]	; (401268 <system_init_flash+0x7c>)
  401228:	601a      	str	r2, [r3, #0]
  40122a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40122c:	4a10      	ldr	r2, [pc, #64]	; (401270 <system_init_flash+0x84>)
  40122e:	4b0e      	ldr	r3, [pc, #56]	; (401268 <system_init_flash+0x7c>)
  401230:	601a      	str	r2, [r3, #0]
  401232:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401234:	4a0f      	ldr	r2, [pc, #60]	; (401274 <system_init_flash+0x88>)
  401236:	4b0c      	ldr	r3, [pc, #48]	; (401268 <system_init_flash+0x7c>)
  401238:	601a      	str	r2, [r3, #0]
  40123a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40123c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401240:	4b09      	ldr	r3, [pc, #36]	; (401268 <system_init_flash+0x7c>)
  401242:	601a      	str	r2, [r3, #0]
  401244:	4770      	bx	lr
  401246:	bf00      	nop
  401248:	015ef3bf 	.word	0x015ef3bf
  40124c:	02bde77f 	.word	0x02bde77f
  401250:	041cdb3f 	.word	0x041cdb3f
  401254:	057bceff 	.word	0x057bceff
  401258:	06dac2bf 	.word	0x06dac2bf
  40125c:	0839b67f 	.word	0x0839b67f
  401260:	04000500 	.word	0x04000500
  401264:	04000600 	.word	0x04000600
  401268:	400e0c00 	.word	0x400e0c00
  40126c:	04000100 	.word	0x04000100
  401270:	04000200 	.word	0x04000200
  401274:	04000300 	.word	0x04000300

00401278 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401278:	4b0a      	ldr	r3, [pc, #40]	; (4012a4 <_sbrk+0x2c>)
  40127a:	681b      	ldr	r3, [r3, #0]
  40127c:	b153      	cbz	r3, 401294 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40127e:	4b09      	ldr	r3, [pc, #36]	; (4012a4 <_sbrk+0x2c>)
  401280:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401282:	181a      	adds	r2, r3, r0
  401284:	4908      	ldr	r1, [pc, #32]	; (4012a8 <_sbrk+0x30>)
  401286:	4291      	cmp	r1, r2
  401288:	db08      	blt.n	40129c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40128a:	4610      	mov	r0, r2
  40128c:	4a05      	ldr	r2, [pc, #20]	; (4012a4 <_sbrk+0x2c>)
  40128e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401290:	4618      	mov	r0, r3
  401292:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401294:	4a05      	ldr	r2, [pc, #20]	; (4012ac <_sbrk+0x34>)
  401296:	4b03      	ldr	r3, [pc, #12]	; (4012a4 <_sbrk+0x2c>)
  401298:	601a      	str	r2, [r3, #0]
  40129a:	e7f0      	b.n	40127e <_sbrk+0x6>
		return (caddr_t) -1;	
  40129c:	f04f 30ff 	mov.w	r0, #4294967295
}
  4012a0:	4770      	bx	lr
  4012a2:	bf00      	nop
  4012a4:	20400a54 	.word	0x20400a54
  4012a8:	2045fffc 	.word	0x2045fffc
  4012ac:	20402d48 	.word	0x20402d48

004012b0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4012b0:	f04f 30ff 	mov.w	r0, #4294967295
  4012b4:	4770      	bx	lr

004012b6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4012b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4012ba:	604b      	str	r3, [r1, #4]

	return 0;
}
  4012bc:	2000      	movs	r0, #0
  4012be:	4770      	bx	lr

004012c0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4012c0:	2001      	movs	r0, #1
  4012c2:	4770      	bx	lr

004012c4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4012c4:	2000      	movs	r0, #0
  4012c6:	4770      	bx	lr

004012c8 <__libc_init_array>:
  4012c8:	b570      	push	{r4, r5, r6, lr}
  4012ca:	4e0f      	ldr	r6, [pc, #60]	; (401308 <__libc_init_array+0x40>)
  4012cc:	4d0f      	ldr	r5, [pc, #60]	; (40130c <__libc_init_array+0x44>)
  4012ce:	1b76      	subs	r6, r6, r5
  4012d0:	10b6      	asrs	r6, r6, #2
  4012d2:	bf18      	it	ne
  4012d4:	2400      	movne	r4, #0
  4012d6:	d005      	beq.n	4012e4 <__libc_init_array+0x1c>
  4012d8:	3401      	adds	r4, #1
  4012da:	f855 3b04 	ldr.w	r3, [r5], #4
  4012de:	4798      	blx	r3
  4012e0:	42a6      	cmp	r6, r4
  4012e2:	d1f9      	bne.n	4012d8 <__libc_init_array+0x10>
  4012e4:	4e0a      	ldr	r6, [pc, #40]	; (401310 <__libc_init_array+0x48>)
  4012e6:	4d0b      	ldr	r5, [pc, #44]	; (401314 <__libc_init_array+0x4c>)
  4012e8:	1b76      	subs	r6, r6, r5
  4012ea:	f003 f8fb 	bl	4044e4 <_init>
  4012ee:	10b6      	asrs	r6, r6, #2
  4012f0:	bf18      	it	ne
  4012f2:	2400      	movne	r4, #0
  4012f4:	d006      	beq.n	401304 <__libc_init_array+0x3c>
  4012f6:	3401      	adds	r4, #1
  4012f8:	f855 3b04 	ldr.w	r3, [r5], #4
  4012fc:	4798      	blx	r3
  4012fe:	42a6      	cmp	r6, r4
  401300:	d1f9      	bne.n	4012f6 <__libc_init_array+0x2e>
  401302:	bd70      	pop	{r4, r5, r6, pc}
  401304:	bd70      	pop	{r4, r5, r6, pc}
  401306:	bf00      	nop
  401308:	004044f0 	.word	0x004044f0
  40130c:	004044f0 	.word	0x004044f0
  401310:	004044f8 	.word	0x004044f8
  401314:	004044f0 	.word	0x004044f0

00401318 <iprintf>:
  401318:	b40f      	push	{r0, r1, r2, r3}
  40131a:	b500      	push	{lr}
  40131c:	4907      	ldr	r1, [pc, #28]	; (40133c <iprintf+0x24>)
  40131e:	b083      	sub	sp, #12
  401320:	ab04      	add	r3, sp, #16
  401322:	6808      	ldr	r0, [r1, #0]
  401324:	f853 2b04 	ldr.w	r2, [r3], #4
  401328:	6881      	ldr	r1, [r0, #8]
  40132a:	9301      	str	r3, [sp, #4]
  40132c:	f000 fa36 	bl	40179c <_vfiprintf_r>
  401330:	b003      	add	sp, #12
  401332:	f85d eb04 	ldr.w	lr, [sp], #4
  401336:	b004      	add	sp, #16
  401338:	4770      	bx	lr
  40133a:	bf00      	nop
  40133c:	20400008 	.word	0x20400008

00401340 <memset>:
  401340:	b470      	push	{r4, r5, r6}
  401342:	0786      	lsls	r6, r0, #30
  401344:	d046      	beq.n	4013d4 <memset+0x94>
  401346:	1e54      	subs	r4, r2, #1
  401348:	2a00      	cmp	r2, #0
  40134a:	d041      	beq.n	4013d0 <memset+0x90>
  40134c:	b2ca      	uxtb	r2, r1
  40134e:	4603      	mov	r3, r0
  401350:	e002      	b.n	401358 <memset+0x18>
  401352:	f114 34ff 	adds.w	r4, r4, #4294967295
  401356:	d33b      	bcc.n	4013d0 <memset+0x90>
  401358:	f803 2b01 	strb.w	r2, [r3], #1
  40135c:	079d      	lsls	r5, r3, #30
  40135e:	d1f8      	bne.n	401352 <memset+0x12>
  401360:	2c03      	cmp	r4, #3
  401362:	d92e      	bls.n	4013c2 <memset+0x82>
  401364:	b2cd      	uxtb	r5, r1
  401366:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40136a:	2c0f      	cmp	r4, #15
  40136c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401370:	d919      	bls.n	4013a6 <memset+0x66>
  401372:	f103 0210 	add.w	r2, r3, #16
  401376:	4626      	mov	r6, r4
  401378:	3e10      	subs	r6, #16
  40137a:	2e0f      	cmp	r6, #15
  40137c:	f842 5c10 	str.w	r5, [r2, #-16]
  401380:	f842 5c0c 	str.w	r5, [r2, #-12]
  401384:	f842 5c08 	str.w	r5, [r2, #-8]
  401388:	f842 5c04 	str.w	r5, [r2, #-4]
  40138c:	f102 0210 	add.w	r2, r2, #16
  401390:	d8f2      	bhi.n	401378 <memset+0x38>
  401392:	f1a4 0210 	sub.w	r2, r4, #16
  401396:	f022 020f 	bic.w	r2, r2, #15
  40139a:	f004 040f 	and.w	r4, r4, #15
  40139e:	3210      	adds	r2, #16
  4013a0:	2c03      	cmp	r4, #3
  4013a2:	4413      	add	r3, r2
  4013a4:	d90d      	bls.n	4013c2 <memset+0x82>
  4013a6:	461e      	mov	r6, r3
  4013a8:	4622      	mov	r2, r4
  4013aa:	3a04      	subs	r2, #4
  4013ac:	2a03      	cmp	r2, #3
  4013ae:	f846 5b04 	str.w	r5, [r6], #4
  4013b2:	d8fa      	bhi.n	4013aa <memset+0x6a>
  4013b4:	1f22      	subs	r2, r4, #4
  4013b6:	f022 0203 	bic.w	r2, r2, #3
  4013ba:	3204      	adds	r2, #4
  4013bc:	4413      	add	r3, r2
  4013be:	f004 0403 	and.w	r4, r4, #3
  4013c2:	b12c      	cbz	r4, 4013d0 <memset+0x90>
  4013c4:	b2c9      	uxtb	r1, r1
  4013c6:	441c      	add	r4, r3
  4013c8:	f803 1b01 	strb.w	r1, [r3], #1
  4013cc:	429c      	cmp	r4, r3
  4013ce:	d1fb      	bne.n	4013c8 <memset+0x88>
  4013d0:	bc70      	pop	{r4, r5, r6}
  4013d2:	4770      	bx	lr
  4013d4:	4614      	mov	r4, r2
  4013d6:	4603      	mov	r3, r0
  4013d8:	e7c2      	b.n	401360 <memset+0x20>
  4013da:	bf00      	nop

004013dc <_puts_r>:
  4013dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4013de:	4605      	mov	r5, r0
  4013e0:	b089      	sub	sp, #36	; 0x24
  4013e2:	4608      	mov	r0, r1
  4013e4:	460c      	mov	r4, r1
  4013e6:	f000 f92b 	bl	401640 <strlen>
  4013ea:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4013ec:	4f21      	ldr	r7, [pc, #132]	; (401474 <_puts_r+0x98>)
  4013ee:	9404      	str	r4, [sp, #16]
  4013f0:	2601      	movs	r6, #1
  4013f2:	1c44      	adds	r4, r0, #1
  4013f4:	a904      	add	r1, sp, #16
  4013f6:	2202      	movs	r2, #2
  4013f8:	9403      	str	r4, [sp, #12]
  4013fa:	9005      	str	r0, [sp, #20]
  4013fc:	68ac      	ldr	r4, [r5, #8]
  4013fe:	9706      	str	r7, [sp, #24]
  401400:	9607      	str	r6, [sp, #28]
  401402:	9101      	str	r1, [sp, #4]
  401404:	9202      	str	r2, [sp, #8]
  401406:	b353      	cbz	r3, 40145e <_puts_r+0x82>
  401408:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40140a:	f013 0f01 	tst.w	r3, #1
  40140e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401412:	b29a      	uxth	r2, r3
  401414:	d101      	bne.n	40141a <_puts_r+0x3e>
  401416:	0590      	lsls	r0, r2, #22
  401418:	d525      	bpl.n	401466 <_puts_r+0x8a>
  40141a:	0491      	lsls	r1, r2, #18
  40141c:	d406      	bmi.n	40142c <_puts_r+0x50>
  40141e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401420:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401424:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401428:	81a3      	strh	r3, [r4, #12]
  40142a:	6662      	str	r2, [r4, #100]	; 0x64
  40142c:	4628      	mov	r0, r5
  40142e:	aa01      	add	r2, sp, #4
  401430:	4621      	mov	r1, r4
  401432:	f001 fbb5 	bl	402ba0 <__sfvwrite_r>
  401436:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401438:	2800      	cmp	r0, #0
  40143a:	bf0c      	ite	eq
  40143c:	250a      	moveq	r5, #10
  40143e:	f04f 35ff 	movne.w	r5, #4294967295
  401442:	07da      	lsls	r2, r3, #31
  401444:	d402      	bmi.n	40144c <_puts_r+0x70>
  401446:	89a3      	ldrh	r3, [r4, #12]
  401448:	059b      	lsls	r3, r3, #22
  40144a:	d502      	bpl.n	401452 <_puts_r+0x76>
  40144c:	4628      	mov	r0, r5
  40144e:	b009      	add	sp, #36	; 0x24
  401450:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401452:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401454:	f001 fd5a 	bl	402f0c <__retarget_lock_release_recursive>
  401458:	4628      	mov	r0, r5
  40145a:	b009      	add	sp, #36	; 0x24
  40145c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40145e:	4628      	mov	r0, r5
  401460:	f001 f992 	bl	402788 <__sinit>
  401464:	e7d0      	b.n	401408 <_puts_r+0x2c>
  401466:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401468:	f001 fd4e 	bl	402f08 <__retarget_lock_acquire_recursive>
  40146c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401470:	b29a      	uxth	r2, r3
  401472:	e7d2      	b.n	40141a <_puts_r+0x3e>
  401474:	0040437c 	.word	0x0040437c

00401478 <puts>:
  401478:	4b02      	ldr	r3, [pc, #8]	; (401484 <puts+0xc>)
  40147a:	4601      	mov	r1, r0
  40147c:	6818      	ldr	r0, [r3, #0]
  40147e:	f7ff bfad 	b.w	4013dc <_puts_r>
  401482:	bf00      	nop
  401484:	20400008 	.word	0x20400008

00401488 <setbuf>:
  401488:	2900      	cmp	r1, #0
  40148a:	bf0c      	ite	eq
  40148c:	2202      	moveq	r2, #2
  40148e:	2200      	movne	r2, #0
  401490:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401494:	f000 b800 	b.w	401498 <setvbuf>

00401498 <setvbuf>:
  401498:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40149c:	4c61      	ldr	r4, [pc, #388]	; (401624 <setvbuf+0x18c>)
  40149e:	6825      	ldr	r5, [r4, #0]
  4014a0:	b083      	sub	sp, #12
  4014a2:	4604      	mov	r4, r0
  4014a4:	460f      	mov	r7, r1
  4014a6:	4690      	mov	r8, r2
  4014a8:	461e      	mov	r6, r3
  4014aa:	b115      	cbz	r5, 4014b2 <setvbuf+0x1a>
  4014ac:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4014ae:	2b00      	cmp	r3, #0
  4014b0:	d064      	beq.n	40157c <setvbuf+0xe4>
  4014b2:	f1b8 0f02 	cmp.w	r8, #2
  4014b6:	d006      	beq.n	4014c6 <setvbuf+0x2e>
  4014b8:	f1b8 0f01 	cmp.w	r8, #1
  4014bc:	f200 809f 	bhi.w	4015fe <setvbuf+0x166>
  4014c0:	2e00      	cmp	r6, #0
  4014c2:	f2c0 809c 	blt.w	4015fe <setvbuf+0x166>
  4014c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4014c8:	07d8      	lsls	r0, r3, #31
  4014ca:	d534      	bpl.n	401536 <setvbuf+0x9e>
  4014cc:	4621      	mov	r1, r4
  4014ce:	4628      	mov	r0, r5
  4014d0:	f001 f902 	bl	4026d8 <_fflush_r>
  4014d4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4014d6:	b141      	cbz	r1, 4014ea <setvbuf+0x52>
  4014d8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4014dc:	4299      	cmp	r1, r3
  4014de:	d002      	beq.n	4014e6 <setvbuf+0x4e>
  4014e0:	4628      	mov	r0, r5
  4014e2:	f001 fa77 	bl	4029d4 <_free_r>
  4014e6:	2300      	movs	r3, #0
  4014e8:	6323      	str	r3, [r4, #48]	; 0x30
  4014ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4014ee:	2200      	movs	r2, #0
  4014f0:	61a2      	str	r2, [r4, #24]
  4014f2:	6062      	str	r2, [r4, #4]
  4014f4:	061a      	lsls	r2, r3, #24
  4014f6:	d43a      	bmi.n	40156e <setvbuf+0xd6>
  4014f8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4014fc:	f023 0303 	bic.w	r3, r3, #3
  401500:	f1b8 0f02 	cmp.w	r8, #2
  401504:	81a3      	strh	r3, [r4, #12]
  401506:	d01d      	beq.n	401544 <setvbuf+0xac>
  401508:	ab01      	add	r3, sp, #4
  40150a:	466a      	mov	r2, sp
  40150c:	4621      	mov	r1, r4
  40150e:	4628      	mov	r0, r5
  401510:	f001 fcfe 	bl	402f10 <__swhatbuf_r>
  401514:	89a3      	ldrh	r3, [r4, #12]
  401516:	4318      	orrs	r0, r3
  401518:	81a0      	strh	r0, [r4, #12]
  40151a:	2e00      	cmp	r6, #0
  40151c:	d132      	bne.n	401584 <setvbuf+0xec>
  40151e:	9e00      	ldr	r6, [sp, #0]
  401520:	4630      	mov	r0, r6
  401522:	f001 fd6d 	bl	403000 <malloc>
  401526:	4607      	mov	r7, r0
  401528:	2800      	cmp	r0, #0
  40152a:	d06b      	beq.n	401604 <setvbuf+0x16c>
  40152c:	89a3      	ldrh	r3, [r4, #12]
  40152e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401532:	81a3      	strh	r3, [r4, #12]
  401534:	e028      	b.n	401588 <setvbuf+0xf0>
  401536:	89a3      	ldrh	r3, [r4, #12]
  401538:	0599      	lsls	r1, r3, #22
  40153a:	d4c7      	bmi.n	4014cc <setvbuf+0x34>
  40153c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40153e:	f001 fce3 	bl	402f08 <__retarget_lock_acquire_recursive>
  401542:	e7c3      	b.n	4014cc <setvbuf+0x34>
  401544:	2500      	movs	r5, #0
  401546:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401548:	2600      	movs	r6, #0
  40154a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40154e:	f043 0302 	orr.w	r3, r3, #2
  401552:	2001      	movs	r0, #1
  401554:	60a6      	str	r6, [r4, #8]
  401556:	07ce      	lsls	r6, r1, #31
  401558:	81a3      	strh	r3, [r4, #12]
  40155a:	6022      	str	r2, [r4, #0]
  40155c:	6122      	str	r2, [r4, #16]
  40155e:	6160      	str	r0, [r4, #20]
  401560:	d401      	bmi.n	401566 <setvbuf+0xce>
  401562:	0598      	lsls	r0, r3, #22
  401564:	d53e      	bpl.n	4015e4 <setvbuf+0x14c>
  401566:	4628      	mov	r0, r5
  401568:	b003      	add	sp, #12
  40156a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40156e:	6921      	ldr	r1, [r4, #16]
  401570:	4628      	mov	r0, r5
  401572:	f001 fa2f 	bl	4029d4 <_free_r>
  401576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40157a:	e7bd      	b.n	4014f8 <setvbuf+0x60>
  40157c:	4628      	mov	r0, r5
  40157e:	f001 f903 	bl	402788 <__sinit>
  401582:	e796      	b.n	4014b2 <setvbuf+0x1a>
  401584:	2f00      	cmp	r7, #0
  401586:	d0cb      	beq.n	401520 <setvbuf+0x88>
  401588:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40158a:	2b00      	cmp	r3, #0
  40158c:	d033      	beq.n	4015f6 <setvbuf+0x15e>
  40158e:	9b00      	ldr	r3, [sp, #0]
  401590:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401594:	6027      	str	r7, [r4, #0]
  401596:	429e      	cmp	r6, r3
  401598:	bf1c      	itt	ne
  40159a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40159e:	81a2      	strhne	r2, [r4, #12]
  4015a0:	f1b8 0f01 	cmp.w	r8, #1
  4015a4:	bf04      	itt	eq
  4015a6:	f042 0201 	orreq.w	r2, r2, #1
  4015aa:	81a2      	strheq	r2, [r4, #12]
  4015ac:	b292      	uxth	r2, r2
  4015ae:	f012 0308 	ands.w	r3, r2, #8
  4015b2:	6127      	str	r7, [r4, #16]
  4015b4:	6166      	str	r6, [r4, #20]
  4015b6:	d00e      	beq.n	4015d6 <setvbuf+0x13e>
  4015b8:	07d1      	lsls	r1, r2, #31
  4015ba:	d51a      	bpl.n	4015f2 <setvbuf+0x15a>
  4015bc:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4015be:	4276      	negs	r6, r6
  4015c0:	2300      	movs	r3, #0
  4015c2:	f015 0501 	ands.w	r5, r5, #1
  4015c6:	61a6      	str	r6, [r4, #24]
  4015c8:	60a3      	str	r3, [r4, #8]
  4015ca:	d009      	beq.n	4015e0 <setvbuf+0x148>
  4015cc:	2500      	movs	r5, #0
  4015ce:	4628      	mov	r0, r5
  4015d0:	b003      	add	sp, #12
  4015d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4015d6:	60a3      	str	r3, [r4, #8]
  4015d8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4015da:	f015 0501 	ands.w	r5, r5, #1
  4015de:	d1f5      	bne.n	4015cc <setvbuf+0x134>
  4015e0:	0593      	lsls	r3, r2, #22
  4015e2:	d4c0      	bmi.n	401566 <setvbuf+0xce>
  4015e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4015e6:	f001 fc91 	bl	402f0c <__retarget_lock_release_recursive>
  4015ea:	4628      	mov	r0, r5
  4015ec:	b003      	add	sp, #12
  4015ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4015f2:	60a6      	str	r6, [r4, #8]
  4015f4:	e7f0      	b.n	4015d8 <setvbuf+0x140>
  4015f6:	4628      	mov	r0, r5
  4015f8:	f001 f8c6 	bl	402788 <__sinit>
  4015fc:	e7c7      	b.n	40158e <setvbuf+0xf6>
  4015fe:	f04f 35ff 	mov.w	r5, #4294967295
  401602:	e7b0      	b.n	401566 <setvbuf+0xce>
  401604:	f8dd 9000 	ldr.w	r9, [sp]
  401608:	45b1      	cmp	r9, r6
  40160a:	d004      	beq.n	401616 <setvbuf+0x17e>
  40160c:	4648      	mov	r0, r9
  40160e:	f001 fcf7 	bl	403000 <malloc>
  401612:	4607      	mov	r7, r0
  401614:	b920      	cbnz	r0, 401620 <setvbuf+0x188>
  401616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40161a:	f04f 35ff 	mov.w	r5, #4294967295
  40161e:	e792      	b.n	401546 <setvbuf+0xae>
  401620:	464e      	mov	r6, r9
  401622:	e783      	b.n	40152c <setvbuf+0x94>
  401624:	20400008 	.word	0x20400008
	...

00401640 <strlen>:
  401640:	f890 f000 	pld	[r0]
  401644:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401648:	f020 0107 	bic.w	r1, r0, #7
  40164c:	f06f 0c00 	mvn.w	ip, #0
  401650:	f010 0407 	ands.w	r4, r0, #7
  401654:	f891 f020 	pld	[r1, #32]
  401658:	f040 8049 	bne.w	4016ee <strlen+0xae>
  40165c:	f04f 0400 	mov.w	r4, #0
  401660:	f06f 0007 	mvn.w	r0, #7
  401664:	e9d1 2300 	ldrd	r2, r3, [r1]
  401668:	f891 f040 	pld	[r1, #64]	; 0x40
  40166c:	f100 0008 	add.w	r0, r0, #8
  401670:	fa82 f24c 	uadd8	r2, r2, ip
  401674:	faa4 f28c 	sel	r2, r4, ip
  401678:	fa83 f34c 	uadd8	r3, r3, ip
  40167c:	faa2 f38c 	sel	r3, r2, ip
  401680:	bb4b      	cbnz	r3, 4016d6 <strlen+0x96>
  401682:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401686:	fa82 f24c 	uadd8	r2, r2, ip
  40168a:	f100 0008 	add.w	r0, r0, #8
  40168e:	faa4 f28c 	sel	r2, r4, ip
  401692:	fa83 f34c 	uadd8	r3, r3, ip
  401696:	faa2 f38c 	sel	r3, r2, ip
  40169a:	b9e3      	cbnz	r3, 4016d6 <strlen+0x96>
  40169c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4016a0:	fa82 f24c 	uadd8	r2, r2, ip
  4016a4:	f100 0008 	add.w	r0, r0, #8
  4016a8:	faa4 f28c 	sel	r2, r4, ip
  4016ac:	fa83 f34c 	uadd8	r3, r3, ip
  4016b0:	faa2 f38c 	sel	r3, r2, ip
  4016b4:	b97b      	cbnz	r3, 4016d6 <strlen+0x96>
  4016b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4016ba:	f101 0120 	add.w	r1, r1, #32
  4016be:	fa82 f24c 	uadd8	r2, r2, ip
  4016c2:	f100 0008 	add.w	r0, r0, #8
  4016c6:	faa4 f28c 	sel	r2, r4, ip
  4016ca:	fa83 f34c 	uadd8	r3, r3, ip
  4016ce:	faa2 f38c 	sel	r3, r2, ip
  4016d2:	2b00      	cmp	r3, #0
  4016d4:	d0c6      	beq.n	401664 <strlen+0x24>
  4016d6:	2a00      	cmp	r2, #0
  4016d8:	bf04      	itt	eq
  4016da:	3004      	addeq	r0, #4
  4016dc:	461a      	moveq	r2, r3
  4016de:	ba12      	rev	r2, r2
  4016e0:	fab2 f282 	clz	r2, r2
  4016e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4016e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4016ec:	4770      	bx	lr
  4016ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4016f2:	f004 0503 	and.w	r5, r4, #3
  4016f6:	f1c4 0000 	rsb	r0, r4, #0
  4016fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4016fe:	f014 0f04 	tst.w	r4, #4
  401702:	f891 f040 	pld	[r1, #64]	; 0x40
  401706:	fa0c f505 	lsl.w	r5, ip, r5
  40170a:	ea62 0205 	orn	r2, r2, r5
  40170e:	bf1c      	itt	ne
  401710:	ea63 0305 	ornne	r3, r3, r5
  401714:	4662      	movne	r2, ip
  401716:	f04f 0400 	mov.w	r4, #0
  40171a:	e7a9      	b.n	401670 <strlen+0x30>

0040171c <__sprint_r.part.0>:
  40171c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401720:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401722:	049c      	lsls	r4, r3, #18
  401724:	4693      	mov	fp, r2
  401726:	d52f      	bpl.n	401788 <__sprint_r.part.0+0x6c>
  401728:	6893      	ldr	r3, [r2, #8]
  40172a:	6812      	ldr	r2, [r2, #0]
  40172c:	b353      	cbz	r3, 401784 <__sprint_r.part.0+0x68>
  40172e:	460e      	mov	r6, r1
  401730:	4607      	mov	r7, r0
  401732:	f102 0908 	add.w	r9, r2, #8
  401736:	e919 0420 	ldmdb	r9, {r5, sl}
  40173a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40173e:	d017      	beq.n	401770 <__sprint_r.part.0+0x54>
  401740:	3d04      	subs	r5, #4
  401742:	2400      	movs	r4, #0
  401744:	e001      	b.n	40174a <__sprint_r.part.0+0x2e>
  401746:	45a0      	cmp	r8, r4
  401748:	d010      	beq.n	40176c <__sprint_r.part.0+0x50>
  40174a:	4632      	mov	r2, r6
  40174c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401750:	4638      	mov	r0, r7
  401752:	f001 f8bb 	bl	4028cc <_fputwc_r>
  401756:	1c43      	adds	r3, r0, #1
  401758:	f104 0401 	add.w	r4, r4, #1
  40175c:	d1f3      	bne.n	401746 <__sprint_r.part.0+0x2a>
  40175e:	2300      	movs	r3, #0
  401760:	f8cb 3008 	str.w	r3, [fp, #8]
  401764:	f8cb 3004 	str.w	r3, [fp, #4]
  401768:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40176c:	f8db 3008 	ldr.w	r3, [fp, #8]
  401770:	f02a 0a03 	bic.w	sl, sl, #3
  401774:	eba3 030a 	sub.w	r3, r3, sl
  401778:	f8cb 3008 	str.w	r3, [fp, #8]
  40177c:	f109 0908 	add.w	r9, r9, #8
  401780:	2b00      	cmp	r3, #0
  401782:	d1d8      	bne.n	401736 <__sprint_r.part.0+0x1a>
  401784:	2000      	movs	r0, #0
  401786:	e7ea      	b.n	40175e <__sprint_r.part.0+0x42>
  401788:	f001 fa0a 	bl	402ba0 <__sfvwrite_r>
  40178c:	2300      	movs	r3, #0
  40178e:	f8cb 3008 	str.w	r3, [fp, #8]
  401792:	f8cb 3004 	str.w	r3, [fp, #4]
  401796:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40179a:	bf00      	nop

0040179c <_vfiprintf_r>:
  40179c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017a0:	b0ad      	sub	sp, #180	; 0xb4
  4017a2:	461d      	mov	r5, r3
  4017a4:	468b      	mov	fp, r1
  4017a6:	4690      	mov	r8, r2
  4017a8:	9307      	str	r3, [sp, #28]
  4017aa:	9006      	str	r0, [sp, #24]
  4017ac:	b118      	cbz	r0, 4017b6 <_vfiprintf_r+0x1a>
  4017ae:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4017b0:	2b00      	cmp	r3, #0
  4017b2:	f000 80f3 	beq.w	40199c <_vfiprintf_r+0x200>
  4017b6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4017ba:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4017be:	07df      	lsls	r7, r3, #31
  4017c0:	b281      	uxth	r1, r0
  4017c2:	d402      	bmi.n	4017ca <_vfiprintf_r+0x2e>
  4017c4:	058e      	lsls	r6, r1, #22
  4017c6:	f140 80fc 	bpl.w	4019c2 <_vfiprintf_r+0x226>
  4017ca:	048c      	lsls	r4, r1, #18
  4017cc:	d40a      	bmi.n	4017e4 <_vfiprintf_r+0x48>
  4017ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4017d2:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4017d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4017da:	f8ab 100c 	strh.w	r1, [fp, #12]
  4017de:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4017e2:	b289      	uxth	r1, r1
  4017e4:	0708      	lsls	r0, r1, #28
  4017e6:	f140 80b3 	bpl.w	401950 <_vfiprintf_r+0x1b4>
  4017ea:	f8db 3010 	ldr.w	r3, [fp, #16]
  4017ee:	2b00      	cmp	r3, #0
  4017f0:	f000 80ae 	beq.w	401950 <_vfiprintf_r+0x1b4>
  4017f4:	f001 031a 	and.w	r3, r1, #26
  4017f8:	2b0a      	cmp	r3, #10
  4017fa:	f000 80b5 	beq.w	401968 <_vfiprintf_r+0x1cc>
  4017fe:	2300      	movs	r3, #0
  401800:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401804:	930b      	str	r3, [sp, #44]	; 0x2c
  401806:	9311      	str	r3, [sp, #68]	; 0x44
  401808:	9310      	str	r3, [sp, #64]	; 0x40
  40180a:	9303      	str	r3, [sp, #12]
  40180c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401810:	46ca      	mov	sl, r9
  401812:	f8cd b010 	str.w	fp, [sp, #16]
  401816:	f898 3000 	ldrb.w	r3, [r8]
  40181a:	4644      	mov	r4, r8
  40181c:	b1fb      	cbz	r3, 40185e <_vfiprintf_r+0xc2>
  40181e:	2b25      	cmp	r3, #37	; 0x25
  401820:	d102      	bne.n	401828 <_vfiprintf_r+0x8c>
  401822:	e01c      	b.n	40185e <_vfiprintf_r+0xc2>
  401824:	2b25      	cmp	r3, #37	; 0x25
  401826:	d003      	beq.n	401830 <_vfiprintf_r+0x94>
  401828:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40182c:	2b00      	cmp	r3, #0
  40182e:	d1f9      	bne.n	401824 <_vfiprintf_r+0x88>
  401830:	eba4 0508 	sub.w	r5, r4, r8
  401834:	b19d      	cbz	r5, 40185e <_vfiprintf_r+0xc2>
  401836:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401838:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40183a:	f8ca 8000 	str.w	r8, [sl]
  40183e:	3301      	adds	r3, #1
  401840:	442a      	add	r2, r5
  401842:	2b07      	cmp	r3, #7
  401844:	f8ca 5004 	str.w	r5, [sl, #4]
  401848:	9211      	str	r2, [sp, #68]	; 0x44
  40184a:	9310      	str	r3, [sp, #64]	; 0x40
  40184c:	dd7a      	ble.n	401944 <_vfiprintf_r+0x1a8>
  40184e:	2a00      	cmp	r2, #0
  401850:	f040 84b0 	bne.w	4021b4 <_vfiprintf_r+0xa18>
  401854:	9b03      	ldr	r3, [sp, #12]
  401856:	9210      	str	r2, [sp, #64]	; 0x40
  401858:	442b      	add	r3, r5
  40185a:	46ca      	mov	sl, r9
  40185c:	9303      	str	r3, [sp, #12]
  40185e:	7823      	ldrb	r3, [r4, #0]
  401860:	2b00      	cmp	r3, #0
  401862:	f000 83e0 	beq.w	402026 <_vfiprintf_r+0x88a>
  401866:	2000      	movs	r0, #0
  401868:	f04f 0300 	mov.w	r3, #0
  40186c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  401870:	f104 0801 	add.w	r8, r4, #1
  401874:	7862      	ldrb	r2, [r4, #1]
  401876:	4605      	mov	r5, r0
  401878:	4606      	mov	r6, r0
  40187a:	4603      	mov	r3, r0
  40187c:	f04f 34ff 	mov.w	r4, #4294967295
  401880:	f108 0801 	add.w	r8, r8, #1
  401884:	f1a2 0120 	sub.w	r1, r2, #32
  401888:	2958      	cmp	r1, #88	; 0x58
  40188a:	f200 82de 	bhi.w	401e4a <_vfiprintf_r+0x6ae>
  40188e:	e8df f011 	tbh	[pc, r1, lsl #1]
  401892:	0221      	.short	0x0221
  401894:	02dc02dc 	.word	0x02dc02dc
  401898:	02dc0229 	.word	0x02dc0229
  40189c:	02dc02dc 	.word	0x02dc02dc
  4018a0:	02dc02dc 	.word	0x02dc02dc
  4018a4:	028902dc 	.word	0x028902dc
  4018a8:	02dc0295 	.word	0x02dc0295
  4018ac:	02bd00a2 	.word	0x02bd00a2
  4018b0:	019f02dc 	.word	0x019f02dc
  4018b4:	01a401a4 	.word	0x01a401a4
  4018b8:	01a401a4 	.word	0x01a401a4
  4018bc:	01a401a4 	.word	0x01a401a4
  4018c0:	01a401a4 	.word	0x01a401a4
  4018c4:	02dc01a4 	.word	0x02dc01a4
  4018c8:	02dc02dc 	.word	0x02dc02dc
  4018cc:	02dc02dc 	.word	0x02dc02dc
  4018d0:	02dc02dc 	.word	0x02dc02dc
  4018d4:	02dc02dc 	.word	0x02dc02dc
  4018d8:	01b202dc 	.word	0x01b202dc
  4018dc:	02dc02dc 	.word	0x02dc02dc
  4018e0:	02dc02dc 	.word	0x02dc02dc
  4018e4:	02dc02dc 	.word	0x02dc02dc
  4018e8:	02dc02dc 	.word	0x02dc02dc
  4018ec:	02dc02dc 	.word	0x02dc02dc
  4018f0:	02dc0197 	.word	0x02dc0197
  4018f4:	02dc02dc 	.word	0x02dc02dc
  4018f8:	02dc02dc 	.word	0x02dc02dc
  4018fc:	02dc019b 	.word	0x02dc019b
  401900:	025302dc 	.word	0x025302dc
  401904:	02dc02dc 	.word	0x02dc02dc
  401908:	02dc02dc 	.word	0x02dc02dc
  40190c:	02dc02dc 	.word	0x02dc02dc
  401910:	02dc02dc 	.word	0x02dc02dc
  401914:	02dc02dc 	.word	0x02dc02dc
  401918:	021b025a 	.word	0x021b025a
  40191c:	02dc02dc 	.word	0x02dc02dc
  401920:	026e02dc 	.word	0x026e02dc
  401924:	02dc021b 	.word	0x02dc021b
  401928:	027302dc 	.word	0x027302dc
  40192c:	01f502dc 	.word	0x01f502dc
  401930:	02090182 	.word	0x02090182
  401934:	02dc02d7 	.word	0x02dc02d7
  401938:	02dc029a 	.word	0x02dc029a
  40193c:	02dc00a7 	.word	0x02dc00a7
  401940:	022e02dc 	.word	0x022e02dc
  401944:	f10a 0a08 	add.w	sl, sl, #8
  401948:	9b03      	ldr	r3, [sp, #12]
  40194a:	442b      	add	r3, r5
  40194c:	9303      	str	r3, [sp, #12]
  40194e:	e786      	b.n	40185e <_vfiprintf_r+0xc2>
  401950:	4659      	mov	r1, fp
  401952:	9806      	ldr	r0, [sp, #24]
  401954:	f000 fdac 	bl	4024b0 <__swsetup_r>
  401958:	bb18      	cbnz	r0, 4019a2 <_vfiprintf_r+0x206>
  40195a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40195e:	f001 031a 	and.w	r3, r1, #26
  401962:	2b0a      	cmp	r3, #10
  401964:	f47f af4b 	bne.w	4017fe <_vfiprintf_r+0x62>
  401968:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40196c:	2b00      	cmp	r3, #0
  40196e:	f6ff af46 	blt.w	4017fe <_vfiprintf_r+0x62>
  401972:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401976:	07db      	lsls	r3, r3, #31
  401978:	d405      	bmi.n	401986 <_vfiprintf_r+0x1ea>
  40197a:	058f      	lsls	r7, r1, #22
  40197c:	d403      	bmi.n	401986 <_vfiprintf_r+0x1ea>
  40197e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401982:	f001 fac3 	bl	402f0c <__retarget_lock_release_recursive>
  401986:	462b      	mov	r3, r5
  401988:	4642      	mov	r2, r8
  40198a:	4659      	mov	r1, fp
  40198c:	9806      	ldr	r0, [sp, #24]
  40198e:	f000 fd4d 	bl	40242c <__sbprintf>
  401992:	9003      	str	r0, [sp, #12]
  401994:	9803      	ldr	r0, [sp, #12]
  401996:	b02d      	add	sp, #180	; 0xb4
  401998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40199c:	f000 fef4 	bl	402788 <__sinit>
  4019a0:	e709      	b.n	4017b6 <_vfiprintf_r+0x1a>
  4019a2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4019a6:	07d9      	lsls	r1, r3, #31
  4019a8:	d404      	bmi.n	4019b4 <_vfiprintf_r+0x218>
  4019aa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4019ae:	059a      	lsls	r2, r3, #22
  4019b0:	f140 84aa 	bpl.w	402308 <_vfiprintf_r+0xb6c>
  4019b4:	f04f 33ff 	mov.w	r3, #4294967295
  4019b8:	9303      	str	r3, [sp, #12]
  4019ba:	9803      	ldr	r0, [sp, #12]
  4019bc:	b02d      	add	sp, #180	; 0xb4
  4019be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4019c2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4019c6:	f001 fa9f 	bl	402f08 <__retarget_lock_acquire_recursive>
  4019ca:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4019ce:	b281      	uxth	r1, r0
  4019d0:	e6fb      	b.n	4017ca <_vfiprintf_r+0x2e>
  4019d2:	4276      	negs	r6, r6
  4019d4:	9207      	str	r2, [sp, #28]
  4019d6:	f043 0304 	orr.w	r3, r3, #4
  4019da:	f898 2000 	ldrb.w	r2, [r8]
  4019de:	e74f      	b.n	401880 <_vfiprintf_r+0xe4>
  4019e0:	9608      	str	r6, [sp, #32]
  4019e2:	069e      	lsls	r6, r3, #26
  4019e4:	f100 8450 	bmi.w	402288 <_vfiprintf_r+0xaec>
  4019e8:	9907      	ldr	r1, [sp, #28]
  4019ea:	06dd      	lsls	r5, r3, #27
  4019ec:	460a      	mov	r2, r1
  4019ee:	f100 83ef 	bmi.w	4021d0 <_vfiprintf_r+0xa34>
  4019f2:	0658      	lsls	r0, r3, #25
  4019f4:	f140 83ec 	bpl.w	4021d0 <_vfiprintf_r+0xa34>
  4019f8:	880e      	ldrh	r6, [r1, #0]
  4019fa:	3104      	adds	r1, #4
  4019fc:	2700      	movs	r7, #0
  4019fe:	2201      	movs	r2, #1
  401a00:	9107      	str	r1, [sp, #28]
  401a02:	f04f 0100 	mov.w	r1, #0
  401a06:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  401a0a:	2500      	movs	r5, #0
  401a0c:	1c61      	adds	r1, r4, #1
  401a0e:	f000 8116 	beq.w	401c3e <_vfiprintf_r+0x4a2>
  401a12:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401a16:	9102      	str	r1, [sp, #8]
  401a18:	ea56 0107 	orrs.w	r1, r6, r7
  401a1c:	f040 8114 	bne.w	401c48 <_vfiprintf_r+0x4ac>
  401a20:	2c00      	cmp	r4, #0
  401a22:	f040 835c 	bne.w	4020de <_vfiprintf_r+0x942>
  401a26:	2a00      	cmp	r2, #0
  401a28:	f040 83b7 	bne.w	40219a <_vfiprintf_r+0x9fe>
  401a2c:	f013 0301 	ands.w	r3, r3, #1
  401a30:	9305      	str	r3, [sp, #20]
  401a32:	f000 8457 	beq.w	4022e4 <_vfiprintf_r+0xb48>
  401a36:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401a3a:	2330      	movs	r3, #48	; 0x30
  401a3c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401a40:	9b05      	ldr	r3, [sp, #20]
  401a42:	42a3      	cmp	r3, r4
  401a44:	bfb8      	it	lt
  401a46:	4623      	movlt	r3, r4
  401a48:	9301      	str	r3, [sp, #4]
  401a4a:	b10d      	cbz	r5, 401a50 <_vfiprintf_r+0x2b4>
  401a4c:	3301      	adds	r3, #1
  401a4e:	9301      	str	r3, [sp, #4]
  401a50:	9b02      	ldr	r3, [sp, #8]
  401a52:	f013 0302 	ands.w	r3, r3, #2
  401a56:	9309      	str	r3, [sp, #36]	; 0x24
  401a58:	d002      	beq.n	401a60 <_vfiprintf_r+0x2c4>
  401a5a:	9b01      	ldr	r3, [sp, #4]
  401a5c:	3302      	adds	r3, #2
  401a5e:	9301      	str	r3, [sp, #4]
  401a60:	9b02      	ldr	r3, [sp, #8]
  401a62:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401a66:	930a      	str	r3, [sp, #40]	; 0x28
  401a68:	f040 8217 	bne.w	401e9a <_vfiprintf_r+0x6fe>
  401a6c:	9b08      	ldr	r3, [sp, #32]
  401a6e:	9a01      	ldr	r2, [sp, #4]
  401a70:	1a9d      	subs	r5, r3, r2
  401a72:	2d00      	cmp	r5, #0
  401a74:	f340 8211 	ble.w	401e9a <_vfiprintf_r+0x6fe>
  401a78:	2d10      	cmp	r5, #16
  401a7a:	f340 8490 	ble.w	40239e <_vfiprintf_r+0xc02>
  401a7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401a80:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401a82:	4ec4      	ldr	r6, [pc, #784]	; (401d94 <_vfiprintf_r+0x5f8>)
  401a84:	46d6      	mov	lr, sl
  401a86:	2710      	movs	r7, #16
  401a88:	46a2      	mov	sl, r4
  401a8a:	4619      	mov	r1, r3
  401a8c:	9c06      	ldr	r4, [sp, #24]
  401a8e:	e007      	b.n	401aa0 <_vfiprintf_r+0x304>
  401a90:	f101 0c02 	add.w	ip, r1, #2
  401a94:	f10e 0e08 	add.w	lr, lr, #8
  401a98:	4601      	mov	r1, r0
  401a9a:	3d10      	subs	r5, #16
  401a9c:	2d10      	cmp	r5, #16
  401a9e:	dd11      	ble.n	401ac4 <_vfiprintf_r+0x328>
  401aa0:	1c48      	adds	r0, r1, #1
  401aa2:	3210      	adds	r2, #16
  401aa4:	2807      	cmp	r0, #7
  401aa6:	9211      	str	r2, [sp, #68]	; 0x44
  401aa8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401aac:	9010      	str	r0, [sp, #64]	; 0x40
  401aae:	ddef      	ble.n	401a90 <_vfiprintf_r+0x2f4>
  401ab0:	2a00      	cmp	r2, #0
  401ab2:	f040 81e4 	bne.w	401e7e <_vfiprintf_r+0x6e2>
  401ab6:	3d10      	subs	r5, #16
  401ab8:	2d10      	cmp	r5, #16
  401aba:	4611      	mov	r1, r2
  401abc:	f04f 0c01 	mov.w	ip, #1
  401ac0:	46ce      	mov	lr, r9
  401ac2:	dced      	bgt.n	401aa0 <_vfiprintf_r+0x304>
  401ac4:	4654      	mov	r4, sl
  401ac6:	4661      	mov	r1, ip
  401ac8:	46f2      	mov	sl, lr
  401aca:	442a      	add	r2, r5
  401acc:	2907      	cmp	r1, #7
  401ace:	9211      	str	r2, [sp, #68]	; 0x44
  401ad0:	f8ca 6000 	str.w	r6, [sl]
  401ad4:	f8ca 5004 	str.w	r5, [sl, #4]
  401ad8:	9110      	str	r1, [sp, #64]	; 0x40
  401ada:	f300 82ec 	bgt.w	4020b6 <_vfiprintf_r+0x91a>
  401ade:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401ae2:	f10a 0a08 	add.w	sl, sl, #8
  401ae6:	1c48      	adds	r0, r1, #1
  401ae8:	2d00      	cmp	r5, #0
  401aea:	f040 81de 	bne.w	401eaa <_vfiprintf_r+0x70e>
  401aee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401af0:	2b00      	cmp	r3, #0
  401af2:	f000 81f8 	beq.w	401ee6 <_vfiprintf_r+0x74a>
  401af6:	3202      	adds	r2, #2
  401af8:	a90e      	add	r1, sp, #56	; 0x38
  401afa:	2302      	movs	r3, #2
  401afc:	2807      	cmp	r0, #7
  401afe:	9211      	str	r2, [sp, #68]	; 0x44
  401b00:	9010      	str	r0, [sp, #64]	; 0x40
  401b02:	e88a 000a 	stmia.w	sl, {r1, r3}
  401b06:	f340 81ea 	ble.w	401ede <_vfiprintf_r+0x742>
  401b0a:	2a00      	cmp	r2, #0
  401b0c:	f040 838c 	bne.w	402228 <_vfiprintf_r+0xa8c>
  401b10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401b12:	2b80      	cmp	r3, #128	; 0x80
  401b14:	f04f 0001 	mov.w	r0, #1
  401b18:	4611      	mov	r1, r2
  401b1a:	46ca      	mov	sl, r9
  401b1c:	f040 81e7 	bne.w	401eee <_vfiprintf_r+0x752>
  401b20:	9b08      	ldr	r3, [sp, #32]
  401b22:	9d01      	ldr	r5, [sp, #4]
  401b24:	1b5e      	subs	r6, r3, r5
  401b26:	2e00      	cmp	r6, #0
  401b28:	f340 81e1 	ble.w	401eee <_vfiprintf_r+0x752>
  401b2c:	2e10      	cmp	r6, #16
  401b2e:	4d9a      	ldr	r5, [pc, #616]	; (401d98 <_vfiprintf_r+0x5fc>)
  401b30:	f340 8450 	ble.w	4023d4 <_vfiprintf_r+0xc38>
  401b34:	46d4      	mov	ip, sl
  401b36:	2710      	movs	r7, #16
  401b38:	46a2      	mov	sl, r4
  401b3a:	9c06      	ldr	r4, [sp, #24]
  401b3c:	e007      	b.n	401b4e <_vfiprintf_r+0x3b2>
  401b3e:	f101 0e02 	add.w	lr, r1, #2
  401b42:	f10c 0c08 	add.w	ip, ip, #8
  401b46:	4601      	mov	r1, r0
  401b48:	3e10      	subs	r6, #16
  401b4a:	2e10      	cmp	r6, #16
  401b4c:	dd11      	ble.n	401b72 <_vfiprintf_r+0x3d6>
  401b4e:	1c48      	adds	r0, r1, #1
  401b50:	3210      	adds	r2, #16
  401b52:	2807      	cmp	r0, #7
  401b54:	9211      	str	r2, [sp, #68]	; 0x44
  401b56:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401b5a:	9010      	str	r0, [sp, #64]	; 0x40
  401b5c:	ddef      	ble.n	401b3e <_vfiprintf_r+0x3a2>
  401b5e:	2a00      	cmp	r2, #0
  401b60:	f040 829d 	bne.w	40209e <_vfiprintf_r+0x902>
  401b64:	3e10      	subs	r6, #16
  401b66:	2e10      	cmp	r6, #16
  401b68:	f04f 0e01 	mov.w	lr, #1
  401b6c:	4611      	mov	r1, r2
  401b6e:	46cc      	mov	ip, r9
  401b70:	dced      	bgt.n	401b4e <_vfiprintf_r+0x3b2>
  401b72:	4654      	mov	r4, sl
  401b74:	46e2      	mov	sl, ip
  401b76:	4432      	add	r2, r6
  401b78:	f1be 0f07 	cmp.w	lr, #7
  401b7c:	9211      	str	r2, [sp, #68]	; 0x44
  401b7e:	e88a 0060 	stmia.w	sl, {r5, r6}
  401b82:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401b86:	f300 8369 	bgt.w	40225c <_vfiprintf_r+0xac0>
  401b8a:	f10a 0a08 	add.w	sl, sl, #8
  401b8e:	f10e 0001 	add.w	r0, lr, #1
  401b92:	4671      	mov	r1, lr
  401b94:	e1ab      	b.n	401eee <_vfiprintf_r+0x752>
  401b96:	9608      	str	r6, [sp, #32]
  401b98:	f013 0220 	ands.w	r2, r3, #32
  401b9c:	f040 838c 	bne.w	4022b8 <_vfiprintf_r+0xb1c>
  401ba0:	f013 0110 	ands.w	r1, r3, #16
  401ba4:	f040 831a 	bne.w	4021dc <_vfiprintf_r+0xa40>
  401ba8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  401bac:	f000 8316 	beq.w	4021dc <_vfiprintf_r+0xa40>
  401bb0:	9807      	ldr	r0, [sp, #28]
  401bb2:	460a      	mov	r2, r1
  401bb4:	4601      	mov	r1, r0
  401bb6:	3104      	adds	r1, #4
  401bb8:	8806      	ldrh	r6, [r0, #0]
  401bba:	9107      	str	r1, [sp, #28]
  401bbc:	2700      	movs	r7, #0
  401bbe:	e720      	b.n	401a02 <_vfiprintf_r+0x266>
  401bc0:	9608      	str	r6, [sp, #32]
  401bc2:	f043 0310 	orr.w	r3, r3, #16
  401bc6:	e7e7      	b.n	401b98 <_vfiprintf_r+0x3fc>
  401bc8:	9608      	str	r6, [sp, #32]
  401bca:	f043 0310 	orr.w	r3, r3, #16
  401bce:	e708      	b.n	4019e2 <_vfiprintf_r+0x246>
  401bd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401bd4:	f898 2000 	ldrb.w	r2, [r8]
  401bd8:	e652      	b.n	401880 <_vfiprintf_r+0xe4>
  401bda:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401bde:	2600      	movs	r6, #0
  401be0:	f818 2b01 	ldrb.w	r2, [r8], #1
  401be4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401be8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401bec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401bf0:	2909      	cmp	r1, #9
  401bf2:	d9f5      	bls.n	401be0 <_vfiprintf_r+0x444>
  401bf4:	e646      	b.n	401884 <_vfiprintf_r+0xe8>
  401bf6:	9608      	str	r6, [sp, #32]
  401bf8:	2800      	cmp	r0, #0
  401bfa:	f040 8408 	bne.w	40240e <_vfiprintf_r+0xc72>
  401bfe:	f043 0310 	orr.w	r3, r3, #16
  401c02:	069e      	lsls	r6, r3, #26
  401c04:	f100 834c 	bmi.w	4022a0 <_vfiprintf_r+0xb04>
  401c08:	06dd      	lsls	r5, r3, #27
  401c0a:	f100 82f3 	bmi.w	4021f4 <_vfiprintf_r+0xa58>
  401c0e:	0658      	lsls	r0, r3, #25
  401c10:	f140 82f0 	bpl.w	4021f4 <_vfiprintf_r+0xa58>
  401c14:	9d07      	ldr	r5, [sp, #28]
  401c16:	f9b5 6000 	ldrsh.w	r6, [r5]
  401c1a:	462a      	mov	r2, r5
  401c1c:	17f7      	asrs	r7, r6, #31
  401c1e:	3204      	adds	r2, #4
  401c20:	4630      	mov	r0, r6
  401c22:	4639      	mov	r1, r7
  401c24:	9207      	str	r2, [sp, #28]
  401c26:	2800      	cmp	r0, #0
  401c28:	f171 0200 	sbcs.w	r2, r1, #0
  401c2c:	f2c0 835d 	blt.w	4022ea <_vfiprintf_r+0xb4e>
  401c30:	1c61      	adds	r1, r4, #1
  401c32:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401c36:	f04f 0201 	mov.w	r2, #1
  401c3a:	f47f aeea 	bne.w	401a12 <_vfiprintf_r+0x276>
  401c3e:	ea56 0107 	orrs.w	r1, r6, r7
  401c42:	f000 824d 	beq.w	4020e0 <_vfiprintf_r+0x944>
  401c46:	9302      	str	r3, [sp, #8]
  401c48:	2a01      	cmp	r2, #1
  401c4a:	f000 828c 	beq.w	402166 <_vfiprintf_r+0x9ca>
  401c4e:	2a02      	cmp	r2, #2
  401c50:	f040 825c 	bne.w	40210c <_vfiprintf_r+0x970>
  401c54:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401c56:	46cb      	mov	fp, r9
  401c58:	0933      	lsrs	r3, r6, #4
  401c5a:	f006 010f 	and.w	r1, r6, #15
  401c5e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401c62:	093a      	lsrs	r2, r7, #4
  401c64:	461e      	mov	r6, r3
  401c66:	4617      	mov	r7, r2
  401c68:	5c43      	ldrb	r3, [r0, r1]
  401c6a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401c6e:	ea56 0307 	orrs.w	r3, r6, r7
  401c72:	d1f1      	bne.n	401c58 <_vfiprintf_r+0x4bc>
  401c74:	eba9 030b 	sub.w	r3, r9, fp
  401c78:	9305      	str	r3, [sp, #20]
  401c7a:	e6e1      	b.n	401a40 <_vfiprintf_r+0x2a4>
  401c7c:	2800      	cmp	r0, #0
  401c7e:	f040 83c0 	bne.w	402402 <_vfiprintf_r+0xc66>
  401c82:	0699      	lsls	r1, r3, #26
  401c84:	f100 8367 	bmi.w	402356 <_vfiprintf_r+0xbba>
  401c88:	06da      	lsls	r2, r3, #27
  401c8a:	f100 80f1 	bmi.w	401e70 <_vfiprintf_r+0x6d4>
  401c8e:	065b      	lsls	r3, r3, #25
  401c90:	f140 80ee 	bpl.w	401e70 <_vfiprintf_r+0x6d4>
  401c94:	9a07      	ldr	r2, [sp, #28]
  401c96:	6813      	ldr	r3, [r2, #0]
  401c98:	3204      	adds	r2, #4
  401c9a:	9207      	str	r2, [sp, #28]
  401c9c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401ca0:	801a      	strh	r2, [r3, #0]
  401ca2:	e5b8      	b.n	401816 <_vfiprintf_r+0x7a>
  401ca4:	9807      	ldr	r0, [sp, #28]
  401ca6:	4a3d      	ldr	r2, [pc, #244]	; (401d9c <_vfiprintf_r+0x600>)
  401ca8:	9608      	str	r6, [sp, #32]
  401caa:	920b      	str	r2, [sp, #44]	; 0x2c
  401cac:	6806      	ldr	r6, [r0, #0]
  401cae:	2278      	movs	r2, #120	; 0x78
  401cb0:	2130      	movs	r1, #48	; 0x30
  401cb2:	3004      	adds	r0, #4
  401cb4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401cb8:	f043 0302 	orr.w	r3, r3, #2
  401cbc:	9007      	str	r0, [sp, #28]
  401cbe:	2700      	movs	r7, #0
  401cc0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401cc4:	2202      	movs	r2, #2
  401cc6:	e69c      	b.n	401a02 <_vfiprintf_r+0x266>
  401cc8:	9608      	str	r6, [sp, #32]
  401cca:	2800      	cmp	r0, #0
  401ccc:	d099      	beq.n	401c02 <_vfiprintf_r+0x466>
  401cce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401cd2:	e796      	b.n	401c02 <_vfiprintf_r+0x466>
  401cd4:	f898 2000 	ldrb.w	r2, [r8]
  401cd8:	2d00      	cmp	r5, #0
  401cda:	f47f add1 	bne.w	401880 <_vfiprintf_r+0xe4>
  401cde:	2001      	movs	r0, #1
  401ce0:	2520      	movs	r5, #32
  401ce2:	e5cd      	b.n	401880 <_vfiprintf_r+0xe4>
  401ce4:	f043 0301 	orr.w	r3, r3, #1
  401ce8:	f898 2000 	ldrb.w	r2, [r8]
  401cec:	e5c8      	b.n	401880 <_vfiprintf_r+0xe4>
  401cee:	9608      	str	r6, [sp, #32]
  401cf0:	2800      	cmp	r0, #0
  401cf2:	f040 8393 	bne.w	40241c <_vfiprintf_r+0xc80>
  401cf6:	4929      	ldr	r1, [pc, #164]	; (401d9c <_vfiprintf_r+0x600>)
  401cf8:	910b      	str	r1, [sp, #44]	; 0x2c
  401cfa:	069f      	lsls	r7, r3, #26
  401cfc:	f100 82e8 	bmi.w	4022d0 <_vfiprintf_r+0xb34>
  401d00:	9807      	ldr	r0, [sp, #28]
  401d02:	06de      	lsls	r6, r3, #27
  401d04:	4601      	mov	r1, r0
  401d06:	f100 8270 	bmi.w	4021ea <_vfiprintf_r+0xa4e>
  401d0a:	065d      	lsls	r5, r3, #25
  401d0c:	f140 826d 	bpl.w	4021ea <_vfiprintf_r+0xa4e>
  401d10:	3104      	adds	r1, #4
  401d12:	8806      	ldrh	r6, [r0, #0]
  401d14:	9107      	str	r1, [sp, #28]
  401d16:	2700      	movs	r7, #0
  401d18:	07d8      	lsls	r0, r3, #31
  401d1a:	f140 8222 	bpl.w	402162 <_vfiprintf_r+0x9c6>
  401d1e:	ea56 0107 	orrs.w	r1, r6, r7
  401d22:	f000 821e 	beq.w	402162 <_vfiprintf_r+0x9c6>
  401d26:	2130      	movs	r1, #48	; 0x30
  401d28:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401d2c:	f043 0302 	orr.w	r3, r3, #2
  401d30:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401d34:	2202      	movs	r2, #2
  401d36:	e664      	b.n	401a02 <_vfiprintf_r+0x266>
  401d38:	9608      	str	r6, [sp, #32]
  401d3a:	2800      	cmp	r0, #0
  401d3c:	f040 836b 	bne.w	402416 <_vfiprintf_r+0xc7a>
  401d40:	4917      	ldr	r1, [pc, #92]	; (401da0 <_vfiprintf_r+0x604>)
  401d42:	910b      	str	r1, [sp, #44]	; 0x2c
  401d44:	e7d9      	b.n	401cfa <_vfiprintf_r+0x55e>
  401d46:	9907      	ldr	r1, [sp, #28]
  401d48:	9608      	str	r6, [sp, #32]
  401d4a:	680a      	ldr	r2, [r1, #0]
  401d4c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401d50:	f04f 0000 	mov.w	r0, #0
  401d54:	460a      	mov	r2, r1
  401d56:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401d5a:	3204      	adds	r2, #4
  401d5c:	2001      	movs	r0, #1
  401d5e:	9001      	str	r0, [sp, #4]
  401d60:	9207      	str	r2, [sp, #28]
  401d62:	9005      	str	r0, [sp, #20]
  401d64:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401d68:	9302      	str	r3, [sp, #8]
  401d6a:	2400      	movs	r4, #0
  401d6c:	e670      	b.n	401a50 <_vfiprintf_r+0x2b4>
  401d6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401d72:	f898 2000 	ldrb.w	r2, [r8]
  401d76:	e583      	b.n	401880 <_vfiprintf_r+0xe4>
  401d78:	f898 2000 	ldrb.w	r2, [r8]
  401d7c:	2a6c      	cmp	r2, #108	; 0x6c
  401d7e:	bf03      	ittte	eq
  401d80:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  401d84:	f043 0320 	orreq.w	r3, r3, #32
  401d88:	f108 0801 	addeq.w	r8, r8, #1
  401d8c:	f043 0310 	orrne.w	r3, r3, #16
  401d90:	e576      	b.n	401880 <_vfiprintf_r+0xe4>
  401d92:	bf00      	nop
  401d94:	004043b0 	.word	0x004043b0
  401d98:	004043c0 	.word	0x004043c0
  401d9c:	00404394 	.word	0x00404394
  401da0:	00404380 	.word	0x00404380
  401da4:	9907      	ldr	r1, [sp, #28]
  401da6:	680e      	ldr	r6, [r1, #0]
  401da8:	460a      	mov	r2, r1
  401daa:	2e00      	cmp	r6, #0
  401dac:	f102 0204 	add.w	r2, r2, #4
  401db0:	f6ff ae0f 	blt.w	4019d2 <_vfiprintf_r+0x236>
  401db4:	9207      	str	r2, [sp, #28]
  401db6:	f898 2000 	ldrb.w	r2, [r8]
  401dba:	e561      	b.n	401880 <_vfiprintf_r+0xe4>
  401dbc:	f898 2000 	ldrb.w	r2, [r8]
  401dc0:	2001      	movs	r0, #1
  401dc2:	252b      	movs	r5, #43	; 0x2b
  401dc4:	e55c      	b.n	401880 <_vfiprintf_r+0xe4>
  401dc6:	9907      	ldr	r1, [sp, #28]
  401dc8:	9608      	str	r6, [sp, #32]
  401dca:	f8d1 b000 	ldr.w	fp, [r1]
  401dce:	f04f 0200 	mov.w	r2, #0
  401dd2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401dd6:	1d0e      	adds	r6, r1, #4
  401dd8:	f1bb 0f00 	cmp.w	fp, #0
  401ddc:	f000 82e5 	beq.w	4023aa <_vfiprintf_r+0xc0e>
  401de0:	1c67      	adds	r7, r4, #1
  401de2:	f000 82c4 	beq.w	40236e <_vfiprintf_r+0xbd2>
  401de6:	4622      	mov	r2, r4
  401de8:	2100      	movs	r1, #0
  401dea:	4658      	mov	r0, fp
  401dec:	9301      	str	r3, [sp, #4]
  401dee:	f001 fbd7 	bl	4035a0 <memchr>
  401df2:	9b01      	ldr	r3, [sp, #4]
  401df4:	2800      	cmp	r0, #0
  401df6:	f000 82e5 	beq.w	4023c4 <_vfiprintf_r+0xc28>
  401dfa:	eba0 020b 	sub.w	r2, r0, fp
  401dfe:	9205      	str	r2, [sp, #20]
  401e00:	9607      	str	r6, [sp, #28]
  401e02:	9302      	str	r3, [sp, #8]
  401e04:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401e08:	2400      	movs	r4, #0
  401e0a:	e619      	b.n	401a40 <_vfiprintf_r+0x2a4>
  401e0c:	f898 2000 	ldrb.w	r2, [r8]
  401e10:	2a2a      	cmp	r2, #42	; 0x2a
  401e12:	f108 0701 	add.w	r7, r8, #1
  401e16:	f000 82e9 	beq.w	4023ec <_vfiprintf_r+0xc50>
  401e1a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401e1e:	2909      	cmp	r1, #9
  401e20:	46b8      	mov	r8, r7
  401e22:	f04f 0400 	mov.w	r4, #0
  401e26:	f63f ad2d 	bhi.w	401884 <_vfiprintf_r+0xe8>
  401e2a:	f818 2b01 	ldrb.w	r2, [r8], #1
  401e2e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401e32:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401e36:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401e3a:	2909      	cmp	r1, #9
  401e3c:	d9f5      	bls.n	401e2a <_vfiprintf_r+0x68e>
  401e3e:	e521      	b.n	401884 <_vfiprintf_r+0xe8>
  401e40:	f043 0320 	orr.w	r3, r3, #32
  401e44:	f898 2000 	ldrb.w	r2, [r8]
  401e48:	e51a      	b.n	401880 <_vfiprintf_r+0xe4>
  401e4a:	9608      	str	r6, [sp, #32]
  401e4c:	2800      	cmp	r0, #0
  401e4e:	f040 82db 	bne.w	402408 <_vfiprintf_r+0xc6c>
  401e52:	2a00      	cmp	r2, #0
  401e54:	f000 80e7 	beq.w	402026 <_vfiprintf_r+0x88a>
  401e58:	2101      	movs	r1, #1
  401e5a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401e5e:	f04f 0200 	mov.w	r2, #0
  401e62:	9101      	str	r1, [sp, #4]
  401e64:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401e68:	9105      	str	r1, [sp, #20]
  401e6a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401e6e:	e77b      	b.n	401d68 <_vfiprintf_r+0x5cc>
  401e70:	9a07      	ldr	r2, [sp, #28]
  401e72:	6813      	ldr	r3, [r2, #0]
  401e74:	3204      	adds	r2, #4
  401e76:	9207      	str	r2, [sp, #28]
  401e78:	9a03      	ldr	r2, [sp, #12]
  401e7a:	601a      	str	r2, [r3, #0]
  401e7c:	e4cb      	b.n	401816 <_vfiprintf_r+0x7a>
  401e7e:	aa0f      	add	r2, sp, #60	; 0x3c
  401e80:	9904      	ldr	r1, [sp, #16]
  401e82:	4620      	mov	r0, r4
  401e84:	f7ff fc4a 	bl	40171c <__sprint_r.part.0>
  401e88:	2800      	cmp	r0, #0
  401e8a:	f040 8139 	bne.w	402100 <_vfiprintf_r+0x964>
  401e8e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401e90:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401e92:	f101 0c01 	add.w	ip, r1, #1
  401e96:	46ce      	mov	lr, r9
  401e98:	e5ff      	b.n	401a9a <_vfiprintf_r+0x2fe>
  401e9a:	9910      	ldr	r1, [sp, #64]	; 0x40
  401e9c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401e9e:	1c48      	adds	r0, r1, #1
  401ea0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401ea4:	2d00      	cmp	r5, #0
  401ea6:	f43f ae22 	beq.w	401aee <_vfiprintf_r+0x352>
  401eaa:	3201      	adds	r2, #1
  401eac:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401eb0:	2101      	movs	r1, #1
  401eb2:	2807      	cmp	r0, #7
  401eb4:	9211      	str	r2, [sp, #68]	; 0x44
  401eb6:	9010      	str	r0, [sp, #64]	; 0x40
  401eb8:	f8ca 5000 	str.w	r5, [sl]
  401ebc:	f8ca 1004 	str.w	r1, [sl, #4]
  401ec0:	f340 8108 	ble.w	4020d4 <_vfiprintf_r+0x938>
  401ec4:	2a00      	cmp	r2, #0
  401ec6:	f040 81bc 	bne.w	402242 <_vfiprintf_r+0xaa6>
  401eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401ecc:	2b00      	cmp	r3, #0
  401ece:	f43f ae1f 	beq.w	401b10 <_vfiprintf_r+0x374>
  401ed2:	ab0e      	add	r3, sp, #56	; 0x38
  401ed4:	2202      	movs	r2, #2
  401ed6:	4608      	mov	r0, r1
  401ed8:	931c      	str	r3, [sp, #112]	; 0x70
  401eda:	921d      	str	r2, [sp, #116]	; 0x74
  401edc:	46ca      	mov	sl, r9
  401ede:	4601      	mov	r1, r0
  401ee0:	f10a 0a08 	add.w	sl, sl, #8
  401ee4:	3001      	adds	r0, #1
  401ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ee8:	2b80      	cmp	r3, #128	; 0x80
  401eea:	f43f ae19 	beq.w	401b20 <_vfiprintf_r+0x384>
  401eee:	9b05      	ldr	r3, [sp, #20]
  401ef0:	1ae4      	subs	r4, r4, r3
  401ef2:	2c00      	cmp	r4, #0
  401ef4:	dd2e      	ble.n	401f54 <_vfiprintf_r+0x7b8>
  401ef6:	2c10      	cmp	r4, #16
  401ef8:	4db3      	ldr	r5, [pc, #716]	; (4021c8 <_vfiprintf_r+0xa2c>)
  401efa:	dd1e      	ble.n	401f3a <_vfiprintf_r+0x79e>
  401efc:	46d6      	mov	lr, sl
  401efe:	2610      	movs	r6, #16
  401f00:	9f06      	ldr	r7, [sp, #24]
  401f02:	f8dd a010 	ldr.w	sl, [sp, #16]
  401f06:	e006      	b.n	401f16 <_vfiprintf_r+0x77a>
  401f08:	1c88      	adds	r0, r1, #2
  401f0a:	f10e 0e08 	add.w	lr, lr, #8
  401f0e:	4619      	mov	r1, r3
  401f10:	3c10      	subs	r4, #16
  401f12:	2c10      	cmp	r4, #16
  401f14:	dd10      	ble.n	401f38 <_vfiprintf_r+0x79c>
  401f16:	1c4b      	adds	r3, r1, #1
  401f18:	3210      	adds	r2, #16
  401f1a:	2b07      	cmp	r3, #7
  401f1c:	9211      	str	r2, [sp, #68]	; 0x44
  401f1e:	e88e 0060 	stmia.w	lr, {r5, r6}
  401f22:	9310      	str	r3, [sp, #64]	; 0x40
  401f24:	ddf0      	ble.n	401f08 <_vfiprintf_r+0x76c>
  401f26:	2a00      	cmp	r2, #0
  401f28:	d165      	bne.n	401ff6 <_vfiprintf_r+0x85a>
  401f2a:	3c10      	subs	r4, #16
  401f2c:	2c10      	cmp	r4, #16
  401f2e:	f04f 0001 	mov.w	r0, #1
  401f32:	4611      	mov	r1, r2
  401f34:	46ce      	mov	lr, r9
  401f36:	dcee      	bgt.n	401f16 <_vfiprintf_r+0x77a>
  401f38:	46f2      	mov	sl, lr
  401f3a:	4422      	add	r2, r4
  401f3c:	2807      	cmp	r0, #7
  401f3e:	9211      	str	r2, [sp, #68]	; 0x44
  401f40:	f8ca 5000 	str.w	r5, [sl]
  401f44:	f8ca 4004 	str.w	r4, [sl, #4]
  401f48:	9010      	str	r0, [sp, #64]	; 0x40
  401f4a:	f300 8085 	bgt.w	402058 <_vfiprintf_r+0x8bc>
  401f4e:	f10a 0a08 	add.w	sl, sl, #8
  401f52:	3001      	adds	r0, #1
  401f54:	9905      	ldr	r1, [sp, #20]
  401f56:	f8ca b000 	str.w	fp, [sl]
  401f5a:	440a      	add	r2, r1
  401f5c:	2807      	cmp	r0, #7
  401f5e:	9211      	str	r2, [sp, #68]	; 0x44
  401f60:	f8ca 1004 	str.w	r1, [sl, #4]
  401f64:	9010      	str	r0, [sp, #64]	; 0x40
  401f66:	f340 8082 	ble.w	40206e <_vfiprintf_r+0x8d2>
  401f6a:	2a00      	cmp	r2, #0
  401f6c:	f040 8118 	bne.w	4021a0 <_vfiprintf_r+0xa04>
  401f70:	9b02      	ldr	r3, [sp, #8]
  401f72:	9210      	str	r2, [sp, #64]	; 0x40
  401f74:	0758      	lsls	r0, r3, #29
  401f76:	d535      	bpl.n	401fe4 <_vfiprintf_r+0x848>
  401f78:	9b08      	ldr	r3, [sp, #32]
  401f7a:	9901      	ldr	r1, [sp, #4]
  401f7c:	1a5c      	subs	r4, r3, r1
  401f7e:	2c00      	cmp	r4, #0
  401f80:	f340 80e7 	ble.w	402152 <_vfiprintf_r+0x9b6>
  401f84:	46ca      	mov	sl, r9
  401f86:	2c10      	cmp	r4, #16
  401f88:	f340 8218 	ble.w	4023bc <_vfiprintf_r+0xc20>
  401f8c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f8e:	4e8f      	ldr	r6, [pc, #572]	; (4021cc <_vfiprintf_r+0xa30>)
  401f90:	9f06      	ldr	r7, [sp, #24]
  401f92:	f8dd b010 	ldr.w	fp, [sp, #16]
  401f96:	2510      	movs	r5, #16
  401f98:	e006      	b.n	401fa8 <_vfiprintf_r+0x80c>
  401f9a:	1c88      	adds	r0, r1, #2
  401f9c:	f10a 0a08 	add.w	sl, sl, #8
  401fa0:	4619      	mov	r1, r3
  401fa2:	3c10      	subs	r4, #16
  401fa4:	2c10      	cmp	r4, #16
  401fa6:	dd11      	ble.n	401fcc <_vfiprintf_r+0x830>
  401fa8:	1c4b      	adds	r3, r1, #1
  401faa:	3210      	adds	r2, #16
  401fac:	2b07      	cmp	r3, #7
  401fae:	9211      	str	r2, [sp, #68]	; 0x44
  401fb0:	f8ca 6000 	str.w	r6, [sl]
  401fb4:	f8ca 5004 	str.w	r5, [sl, #4]
  401fb8:	9310      	str	r3, [sp, #64]	; 0x40
  401fba:	ddee      	ble.n	401f9a <_vfiprintf_r+0x7fe>
  401fbc:	bb42      	cbnz	r2, 402010 <_vfiprintf_r+0x874>
  401fbe:	3c10      	subs	r4, #16
  401fc0:	2c10      	cmp	r4, #16
  401fc2:	f04f 0001 	mov.w	r0, #1
  401fc6:	4611      	mov	r1, r2
  401fc8:	46ca      	mov	sl, r9
  401fca:	dced      	bgt.n	401fa8 <_vfiprintf_r+0x80c>
  401fcc:	4422      	add	r2, r4
  401fce:	2807      	cmp	r0, #7
  401fd0:	9211      	str	r2, [sp, #68]	; 0x44
  401fd2:	f8ca 6000 	str.w	r6, [sl]
  401fd6:	f8ca 4004 	str.w	r4, [sl, #4]
  401fda:	9010      	str	r0, [sp, #64]	; 0x40
  401fdc:	dd51      	ble.n	402082 <_vfiprintf_r+0x8e6>
  401fde:	2a00      	cmp	r2, #0
  401fe0:	f040 819b 	bne.w	40231a <_vfiprintf_r+0xb7e>
  401fe4:	9b03      	ldr	r3, [sp, #12]
  401fe6:	9a08      	ldr	r2, [sp, #32]
  401fe8:	9901      	ldr	r1, [sp, #4]
  401fea:	428a      	cmp	r2, r1
  401fec:	bfac      	ite	ge
  401fee:	189b      	addge	r3, r3, r2
  401ff0:	185b      	addlt	r3, r3, r1
  401ff2:	9303      	str	r3, [sp, #12]
  401ff4:	e04e      	b.n	402094 <_vfiprintf_r+0x8f8>
  401ff6:	aa0f      	add	r2, sp, #60	; 0x3c
  401ff8:	4651      	mov	r1, sl
  401ffa:	4638      	mov	r0, r7
  401ffc:	f7ff fb8e 	bl	40171c <__sprint_r.part.0>
  402000:	2800      	cmp	r0, #0
  402002:	f040 813f 	bne.w	402284 <_vfiprintf_r+0xae8>
  402006:	9910      	ldr	r1, [sp, #64]	; 0x40
  402008:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40200a:	1c48      	adds	r0, r1, #1
  40200c:	46ce      	mov	lr, r9
  40200e:	e77f      	b.n	401f10 <_vfiprintf_r+0x774>
  402010:	aa0f      	add	r2, sp, #60	; 0x3c
  402012:	4659      	mov	r1, fp
  402014:	4638      	mov	r0, r7
  402016:	f7ff fb81 	bl	40171c <__sprint_r.part.0>
  40201a:	b960      	cbnz	r0, 402036 <_vfiprintf_r+0x89a>
  40201c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40201e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402020:	1c48      	adds	r0, r1, #1
  402022:	46ca      	mov	sl, r9
  402024:	e7bd      	b.n	401fa2 <_vfiprintf_r+0x806>
  402026:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402028:	f8dd b010 	ldr.w	fp, [sp, #16]
  40202c:	2b00      	cmp	r3, #0
  40202e:	f040 81d4 	bne.w	4023da <_vfiprintf_r+0xc3e>
  402032:	2300      	movs	r3, #0
  402034:	9310      	str	r3, [sp, #64]	; 0x40
  402036:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40203a:	f013 0f01 	tst.w	r3, #1
  40203e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402042:	d102      	bne.n	40204a <_vfiprintf_r+0x8ae>
  402044:	059a      	lsls	r2, r3, #22
  402046:	f140 80de 	bpl.w	402206 <_vfiprintf_r+0xa6a>
  40204a:	065b      	lsls	r3, r3, #25
  40204c:	f53f acb2 	bmi.w	4019b4 <_vfiprintf_r+0x218>
  402050:	9803      	ldr	r0, [sp, #12]
  402052:	b02d      	add	sp, #180	; 0xb4
  402054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402058:	2a00      	cmp	r2, #0
  40205a:	f040 8106 	bne.w	40226a <_vfiprintf_r+0xace>
  40205e:	9a05      	ldr	r2, [sp, #20]
  402060:	921d      	str	r2, [sp, #116]	; 0x74
  402062:	2301      	movs	r3, #1
  402064:	9211      	str	r2, [sp, #68]	; 0x44
  402066:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40206a:	9310      	str	r3, [sp, #64]	; 0x40
  40206c:	46ca      	mov	sl, r9
  40206e:	f10a 0a08 	add.w	sl, sl, #8
  402072:	9b02      	ldr	r3, [sp, #8]
  402074:	0759      	lsls	r1, r3, #29
  402076:	d504      	bpl.n	402082 <_vfiprintf_r+0x8e6>
  402078:	9b08      	ldr	r3, [sp, #32]
  40207a:	9901      	ldr	r1, [sp, #4]
  40207c:	1a5c      	subs	r4, r3, r1
  40207e:	2c00      	cmp	r4, #0
  402080:	dc81      	bgt.n	401f86 <_vfiprintf_r+0x7ea>
  402082:	9b03      	ldr	r3, [sp, #12]
  402084:	9908      	ldr	r1, [sp, #32]
  402086:	9801      	ldr	r0, [sp, #4]
  402088:	4281      	cmp	r1, r0
  40208a:	bfac      	ite	ge
  40208c:	185b      	addge	r3, r3, r1
  40208e:	181b      	addlt	r3, r3, r0
  402090:	9303      	str	r3, [sp, #12]
  402092:	bb72      	cbnz	r2, 4020f2 <_vfiprintf_r+0x956>
  402094:	2300      	movs	r3, #0
  402096:	9310      	str	r3, [sp, #64]	; 0x40
  402098:	46ca      	mov	sl, r9
  40209a:	f7ff bbbc 	b.w	401816 <_vfiprintf_r+0x7a>
  40209e:	aa0f      	add	r2, sp, #60	; 0x3c
  4020a0:	9904      	ldr	r1, [sp, #16]
  4020a2:	4620      	mov	r0, r4
  4020a4:	f7ff fb3a 	bl	40171c <__sprint_r.part.0>
  4020a8:	bb50      	cbnz	r0, 402100 <_vfiprintf_r+0x964>
  4020aa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4020ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4020ae:	f101 0e01 	add.w	lr, r1, #1
  4020b2:	46cc      	mov	ip, r9
  4020b4:	e548      	b.n	401b48 <_vfiprintf_r+0x3ac>
  4020b6:	2a00      	cmp	r2, #0
  4020b8:	f040 8140 	bne.w	40233c <_vfiprintf_r+0xba0>
  4020bc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4020c0:	2900      	cmp	r1, #0
  4020c2:	f000 811b 	beq.w	4022fc <_vfiprintf_r+0xb60>
  4020c6:	2201      	movs	r2, #1
  4020c8:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4020cc:	4610      	mov	r0, r2
  4020ce:	921d      	str	r2, [sp, #116]	; 0x74
  4020d0:	911c      	str	r1, [sp, #112]	; 0x70
  4020d2:	46ca      	mov	sl, r9
  4020d4:	4601      	mov	r1, r0
  4020d6:	f10a 0a08 	add.w	sl, sl, #8
  4020da:	3001      	adds	r0, #1
  4020dc:	e507      	b.n	401aee <_vfiprintf_r+0x352>
  4020de:	9b02      	ldr	r3, [sp, #8]
  4020e0:	2a01      	cmp	r2, #1
  4020e2:	f000 8098 	beq.w	402216 <_vfiprintf_r+0xa7a>
  4020e6:	2a02      	cmp	r2, #2
  4020e8:	d10d      	bne.n	402106 <_vfiprintf_r+0x96a>
  4020ea:	9302      	str	r3, [sp, #8]
  4020ec:	2600      	movs	r6, #0
  4020ee:	2700      	movs	r7, #0
  4020f0:	e5b0      	b.n	401c54 <_vfiprintf_r+0x4b8>
  4020f2:	aa0f      	add	r2, sp, #60	; 0x3c
  4020f4:	9904      	ldr	r1, [sp, #16]
  4020f6:	9806      	ldr	r0, [sp, #24]
  4020f8:	f7ff fb10 	bl	40171c <__sprint_r.part.0>
  4020fc:	2800      	cmp	r0, #0
  4020fe:	d0c9      	beq.n	402094 <_vfiprintf_r+0x8f8>
  402100:	f8dd b010 	ldr.w	fp, [sp, #16]
  402104:	e797      	b.n	402036 <_vfiprintf_r+0x89a>
  402106:	9302      	str	r3, [sp, #8]
  402108:	2600      	movs	r6, #0
  40210a:	2700      	movs	r7, #0
  40210c:	4649      	mov	r1, r9
  40210e:	e000      	b.n	402112 <_vfiprintf_r+0x976>
  402110:	4659      	mov	r1, fp
  402112:	08f2      	lsrs	r2, r6, #3
  402114:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402118:	08f8      	lsrs	r0, r7, #3
  40211a:	f006 0307 	and.w	r3, r6, #7
  40211e:	4607      	mov	r7, r0
  402120:	4616      	mov	r6, r2
  402122:	3330      	adds	r3, #48	; 0x30
  402124:	ea56 0207 	orrs.w	r2, r6, r7
  402128:	f801 3c01 	strb.w	r3, [r1, #-1]
  40212c:	f101 3bff 	add.w	fp, r1, #4294967295
  402130:	d1ee      	bne.n	402110 <_vfiprintf_r+0x974>
  402132:	9a02      	ldr	r2, [sp, #8]
  402134:	07d6      	lsls	r6, r2, #31
  402136:	f57f ad9d 	bpl.w	401c74 <_vfiprintf_r+0x4d8>
  40213a:	2b30      	cmp	r3, #48	; 0x30
  40213c:	f43f ad9a 	beq.w	401c74 <_vfiprintf_r+0x4d8>
  402140:	3902      	subs	r1, #2
  402142:	2330      	movs	r3, #48	; 0x30
  402144:	f80b 3c01 	strb.w	r3, [fp, #-1]
  402148:	eba9 0301 	sub.w	r3, r9, r1
  40214c:	9305      	str	r3, [sp, #20]
  40214e:	468b      	mov	fp, r1
  402150:	e476      	b.n	401a40 <_vfiprintf_r+0x2a4>
  402152:	9b03      	ldr	r3, [sp, #12]
  402154:	9a08      	ldr	r2, [sp, #32]
  402156:	428a      	cmp	r2, r1
  402158:	bfac      	ite	ge
  40215a:	189b      	addge	r3, r3, r2
  40215c:	185b      	addlt	r3, r3, r1
  40215e:	9303      	str	r3, [sp, #12]
  402160:	e798      	b.n	402094 <_vfiprintf_r+0x8f8>
  402162:	2202      	movs	r2, #2
  402164:	e44d      	b.n	401a02 <_vfiprintf_r+0x266>
  402166:	2f00      	cmp	r7, #0
  402168:	bf08      	it	eq
  40216a:	2e0a      	cmpeq	r6, #10
  40216c:	d352      	bcc.n	402214 <_vfiprintf_r+0xa78>
  40216e:	46cb      	mov	fp, r9
  402170:	4630      	mov	r0, r6
  402172:	4639      	mov	r1, r7
  402174:	220a      	movs	r2, #10
  402176:	2300      	movs	r3, #0
  402178:	f001 ff36 	bl	403fe8 <__aeabi_uldivmod>
  40217c:	3230      	adds	r2, #48	; 0x30
  40217e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402182:	4630      	mov	r0, r6
  402184:	4639      	mov	r1, r7
  402186:	2300      	movs	r3, #0
  402188:	220a      	movs	r2, #10
  40218a:	f001 ff2d 	bl	403fe8 <__aeabi_uldivmod>
  40218e:	4606      	mov	r6, r0
  402190:	460f      	mov	r7, r1
  402192:	ea56 0307 	orrs.w	r3, r6, r7
  402196:	d1eb      	bne.n	402170 <_vfiprintf_r+0x9d4>
  402198:	e56c      	b.n	401c74 <_vfiprintf_r+0x4d8>
  40219a:	9405      	str	r4, [sp, #20]
  40219c:	46cb      	mov	fp, r9
  40219e:	e44f      	b.n	401a40 <_vfiprintf_r+0x2a4>
  4021a0:	aa0f      	add	r2, sp, #60	; 0x3c
  4021a2:	9904      	ldr	r1, [sp, #16]
  4021a4:	9806      	ldr	r0, [sp, #24]
  4021a6:	f7ff fab9 	bl	40171c <__sprint_r.part.0>
  4021aa:	2800      	cmp	r0, #0
  4021ac:	d1a8      	bne.n	402100 <_vfiprintf_r+0x964>
  4021ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021b0:	46ca      	mov	sl, r9
  4021b2:	e75e      	b.n	402072 <_vfiprintf_r+0x8d6>
  4021b4:	aa0f      	add	r2, sp, #60	; 0x3c
  4021b6:	9904      	ldr	r1, [sp, #16]
  4021b8:	9806      	ldr	r0, [sp, #24]
  4021ba:	f7ff faaf 	bl	40171c <__sprint_r.part.0>
  4021be:	2800      	cmp	r0, #0
  4021c0:	d19e      	bne.n	402100 <_vfiprintf_r+0x964>
  4021c2:	46ca      	mov	sl, r9
  4021c4:	f7ff bbc0 	b.w	401948 <_vfiprintf_r+0x1ac>
  4021c8:	004043c0 	.word	0x004043c0
  4021cc:	004043b0 	.word	0x004043b0
  4021d0:	3104      	adds	r1, #4
  4021d2:	6816      	ldr	r6, [r2, #0]
  4021d4:	9107      	str	r1, [sp, #28]
  4021d6:	2201      	movs	r2, #1
  4021d8:	2700      	movs	r7, #0
  4021da:	e412      	b.n	401a02 <_vfiprintf_r+0x266>
  4021dc:	9807      	ldr	r0, [sp, #28]
  4021de:	4601      	mov	r1, r0
  4021e0:	3104      	adds	r1, #4
  4021e2:	6806      	ldr	r6, [r0, #0]
  4021e4:	9107      	str	r1, [sp, #28]
  4021e6:	2700      	movs	r7, #0
  4021e8:	e40b      	b.n	401a02 <_vfiprintf_r+0x266>
  4021ea:	680e      	ldr	r6, [r1, #0]
  4021ec:	3104      	adds	r1, #4
  4021ee:	9107      	str	r1, [sp, #28]
  4021f0:	2700      	movs	r7, #0
  4021f2:	e591      	b.n	401d18 <_vfiprintf_r+0x57c>
  4021f4:	9907      	ldr	r1, [sp, #28]
  4021f6:	680e      	ldr	r6, [r1, #0]
  4021f8:	460a      	mov	r2, r1
  4021fa:	17f7      	asrs	r7, r6, #31
  4021fc:	3204      	adds	r2, #4
  4021fe:	9207      	str	r2, [sp, #28]
  402200:	4630      	mov	r0, r6
  402202:	4639      	mov	r1, r7
  402204:	e50f      	b.n	401c26 <_vfiprintf_r+0x48a>
  402206:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40220a:	f000 fe7f 	bl	402f0c <__retarget_lock_release_recursive>
  40220e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402212:	e71a      	b.n	40204a <_vfiprintf_r+0x8ae>
  402214:	9b02      	ldr	r3, [sp, #8]
  402216:	9302      	str	r3, [sp, #8]
  402218:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40221c:	3630      	adds	r6, #48	; 0x30
  40221e:	2301      	movs	r3, #1
  402220:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  402224:	9305      	str	r3, [sp, #20]
  402226:	e40b      	b.n	401a40 <_vfiprintf_r+0x2a4>
  402228:	aa0f      	add	r2, sp, #60	; 0x3c
  40222a:	9904      	ldr	r1, [sp, #16]
  40222c:	9806      	ldr	r0, [sp, #24]
  40222e:	f7ff fa75 	bl	40171c <__sprint_r.part.0>
  402232:	2800      	cmp	r0, #0
  402234:	f47f af64 	bne.w	402100 <_vfiprintf_r+0x964>
  402238:	9910      	ldr	r1, [sp, #64]	; 0x40
  40223a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40223c:	1c48      	adds	r0, r1, #1
  40223e:	46ca      	mov	sl, r9
  402240:	e651      	b.n	401ee6 <_vfiprintf_r+0x74a>
  402242:	aa0f      	add	r2, sp, #60	; 0x3c
  402244:	9904      	ldr	r1, [sp, #16]
  402246:	9806      	ldr	r0, [sp, #24]
  402248:	f7ff fa68 	bl	40171c <__sprint_r.part.0>
  40224c:	2800      	cmp	r0, #0
  40224e:	f47f af57 	bne.w	402100 <_vfiprintf_r+0x964>
  402252:	9910      	ldr	r1, [sp, #64]	; 0x40
  402254:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402256:	1c48      	adds	r0, r1, #1
  402258:	46ca      	mov	sl, r9
  40225a:	e448      	b.n	401aee <_vfiprintf_r+0x352>
  40225c:	2a00      	cmp	r2, #0
  40225e:	f040 8091 	bne.w	402384 <_vfiprintf_r+0xbe8>
  402262:	2001      	movs	r0, #1
  402264:	4611      	mov	r1, r2
  402266:	46ca      	mov	sl, r9
  402268:	e641      	b.n	401eee <_vfiprintf_r+0x752>
  40226a:	aa0f      	add	r2, sp, #60	; 0x3c
  40226c:	9904      	ldr	r1, [sp, #16]
  40226e:	9806      	ldr	r0, [sp, #24]
  402270:	f7ff fa54 	bl	40171c <__sprint_r.part.0>
  402274:	2800      	cmp	r0, #0
  402276:	f47f af43 	bne.w	402100 <_vfiprintf_r+0x964>
  40227a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40227c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40227e:	3001      	adds	r0, #1
  402280:	46ca      	mov	sl, r9
  402282:	e667      	b.n	401f54 <_vfiprintf_r+0x7b8>
  402284:	46d3      	mov	fp, sl
  402286:	e6d6      	b.n	402036 <_vfiprintf_r+0x89a>
  402288:	9e07      	ldr	r6, [sp, #28]
  40228a:	3607      	adds	r6, #7
  40228c:	f026 0207 	bic.w	r2, r6, #7
  402290:	f102 0108 	add.w	r1, r2, #8
  402294:	e9d2 6700 	ldrd	r6, r7, [r2]
  402298:	9107      	str	r1, [sp, #28]
  40229a:	2201      	movs	r2, #1
  40229c:	f7ff bbb1 	b.w	401a02 <_vfiprintf_r+0x266>
  4022a0:	9e07      	ldr	r6, [sp, #28]
  4022a2:	3607      	adds	r6, #7
  4022a4:	f026 0607 	bic.w	r6, r6, #7
  4022a8:	e9d6 0100 	ldrd	r0, r1, [r6]
  4022ac:	f106 0208 	add.w	r2, r6, #8
  4022b0:	9207      	str	r2, [sp, #28]
  4022b2:	4606      	mov	r6, r0
  4022b4:	460f      	mov	r7, r1
  4022b6:	e4b6      	b.n	401c26 <_vfiprintf_r+0x48a>
  4022b8:	9e07      	ldr	r6, [sp, #28]
  4022ba:	3607      	adds	r6, #7
  4022bc:	f026 0207 	bic.w	r2, r6, #7
  4022c0:	f102 0108 	add.w	r1, r2, #8
  4022c4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4022c8:	9107      	str	r1, [sp, #28]
  4022ca:	2200      	movs	r2, #0
  4022cc:	f7ff bb99 	b.w	401a02 <_vfiprintf_r+0x266>
  4022d0:	9e07      	ldr	r6, [sp, #28]
  4022d2:	3607      	adds	r6, #7
  4022d4:	f026 0107 	bic.w	r1, r6, #7
  4022d8:	f101 0008 	add.w	r0, r1, #8
  4022dc:	9007      	str	r0, [sp, #28]
  4022de:	e9d1 6700 	ldrd	r6, r7, [r1]
  4022e2:	e519      	b.n	401d18 <_vfiprintf_r+0x57c>
  4022e4:	46cb      	mov	fp, r9
  4022e6:	f7ff bbab 	b.w	401a40 <_vfiprintf_r+0x2a4>
  4022ea:	252d      	movs	r5, #45	; 0x2d
  4022ec:	4276      	negs	r6, r6
  4022ee:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4022f2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4022f6:	2201      	movs	r2, #1
  4022f8:	f7ff bb88 	b.w	401a0c <_vfiprintf_r+0x270>
  4022fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4022fe:	b9b3      	cbnz	r3, 40232e <_vfiprintf_r+0xb92>
  402300:	4611      	mov	r1, r2
  402302:	2001      	movs	r0, #1
  402304:	46ca      	mov	sl, r9
  402306:	e5f2      	b.n	401eee <_vfiprintf_r+0x752>
  402308:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40230c:	f000 fdfe 	bl	402f0c <__retarget_lock_release_recursive>
  402310:	f04f 33ff 	mov.w	r3, #4294967295
  402314:	9303      	str	r3, [sp, #12]
  402316:	f7ff bb50 	b.w	4019ba <_vfiprintf_r+0x21e>
  40231a:	aa0f      	add	r2, sp, #60	; 0x3c
  40231c:	9904      	ldr	r1, [sp, #16]
  40231e:	9806      	ldr	r0, [sp, #24]
  402320:	f7ff f9fc 	bl	40171c <__sprint_r.part.0>
  402324:	2800      	cmp	r0, #0
  402326:	f47f aeeb 	bne.w	402100 <_vfiprintf_r+0x964>
  40232a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40232c:	e6a9      	b.n	402082 <_vfiprintf_r+0x8e6>
  40232e:	ab0e      	add	r3, sp, #56	; 0x38
  402330:	2202      	movs	r2, #2
  402332:	931c      	str	r3, [sp, #112]	; 0x70
  402334:	921d      	str	r2, [sp, #116]	; 0x74
  402336:	2001      	movs	r0, #1
  402338:	46ca      	mov	sl, r9
  40233a:	e5d0      	b.n	401ede <_vfiprintf_r+0x742>
  40233c:	aa0f      	add	r2, sp, #60	; 0x3c
  40233e:	9904      	ldr	r1, [sp, #16]
  402340:	9806      	ldr	r0, [sp, #24]
  402342:	f7ff f9eb 	bl	40171c <__sprint_r.part.0>
  402346:	2800      	cmp	r0, #0
  402348:	f47f aeda 	bne.w	402100 <_vfiprintf_r+0x964>
  40234c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40234e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402350:	1c48      	adds	r0, r1, #1
  402352:	46ca      	mov	sl, r9
  402354:	e5a4      	b.n	401ea0 <_vfiprintf_r+0x704>
  402356:	9a07      	ldr	r2, [sp, #28]
  402358:	9903      	ldr	r1, [sp, #12]
  40235a:	6813      	ldr	r3, [r2, #0]
  40235c:	17cd      	asrs	r5, r1, #31
  40235e:	4608      	mov	r0, r1
  402360:	3204      	adds	r2, #4
  402362:	4629      	mov	r1, r5
  402364:	9207      	str	r2, [sp, #28]
  402366:	e9c3 0100 	strd	r0, r1, [r3]
  40236a:	f7ff ba54 	b.w	401816 <_vfiprintf_r+0x7a>
  40236e:	4658      	mov	r0, fp
  402370:	9607      	str	r6, [sp, #28]
  402372:	9302      	str	r3, [sp, #8]
  402374:	f7ff f964 	bl	401640 <strlen>
  402378:	2400      	movs	r4, #0
  40237a:	9005      	str	r0, [sp, #20]
  40237c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402380:	f7ff bb5e 	b.w	401a40 <_vfiprintf_r+0x2a4>
  402384:	aa0f      	add	r2, sp, #60	; 0x3c
  402386:	9904      	ldr	r1, [sp, #16]
  402388:	9806      	ldr	r0, [sp, #24]
  40238a:	f7ff f9c7 	bl	40171c <__sprint_r.part.0>
  40238e:	2800      	cmp	r0, #0
  402390:	f47f aeb6 	bne.w	402100 <_vfiprintf_r+0x964>
  402394:	9910      	ldr	r1, [sp, #64]	; 0x40
  402396:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402398:	1c48      	adds	r0, r1, #1
  40239a:	46ca      	mov	sl, r9
  40239c:	e5a7      	b.n	401eee <_vfiprintf_r+0x752>
  40239e:	9910      	ldr	r1, [sp, #64]	; 0x40
  4023a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4023a2:	4e20      	ldr	r6, [pc, #128]	; (402424 <_vfiprintf_r+0xc88>)
  4023a4:	3101      	adds	r1, #1
  4023a6:	f7ff bb90 	b.w	401aca <_vfiprintf_r+0x32e>
  4023aa:	2c06      	cmp	r4, #6
  4023ac:	bf28      	it	cs
  4023ae:	2406      	movcs	r4, #6
  4023b0:	9405      	str	r4, [sp, #20]
  4023b2:	9607      	str	r6, [sp, #28]
  4023b4:	9401      	str	r4, [sp, #4]
  4023b6:	f8df b070 	ldr.w	fp, [pc, #112]	; 402428 <_vfiprintf_r+0xc8c>
  4023ba:	e4d5      	b.n	401d68 <_vfiprintf_r+0x5cc>
  4023bc:	9810      	ldr	r0, [sp, #64]	; 0x40
  4023be:	4e19      	ldr	r6, [pc, #100]	; (402424 <_vfiprintf_r+0xc88>)
  4023c0:	3001      	adds	r0, #1
  4023c2:	e603      	b.n	401fcc <_vfiprintf_r+0x830>
  4023c4:	9405      	str	r4, [sp, #20]
  4023c6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4023ca:	9607      	str	r6, [sp, #28]
  4023cc:	9302      	str	r3, [sp, #8]
  4023ce:	4604      	mov	r4, r0
  4023d0:	f7ff bb36 	b.w	401a40 <_vfiprintf_r+0x2a4>
  4023d4:	4686      	mov	lr, r0
  4023d6:	f7ff bbce 	b.w	401b76 <_vfiprintf_r+0x3da>
  4023da:	9806      	ldr	r0, [sp, #24]
  4023dc:	aa0f      	add	r2, sp, #60	; 0x3c
  4023de:	4659      	mov	r1, fp
  4023e0:	f7ff f99c 	bl	40171c <__sprint_r.part.0>
  4023e4:	2800      	cmp	r0, #0
  4023e6:	f43f ae24 	beq.w	402032 <_vfiprintf_r+0x896>
  4023ea:	e624      	b.n	402036 <_vfiprintf_r+0x89a>
  4023ec:	9907      	ldr	r1, [sp, #28]
  4023ee:	f898 2001 	ldrb.w	r2, [r8, #1]
  4023f2:	680c      	ldr	r4, [r1, #0]
  4023f4:	3104      	adds	r1, #4
  4023f6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4023fa:	46b8      	mov	r8, r7
  4023fc:	9107      	str	r1, [sp, #28]
  4023fe:	f7ff ba3f 	b.w	401880 <_vfiprintf_r+0xe4>
  402402:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402406:	e43c      	b.n	401c82 <_vfiprintf_r+0x4e6>
  402408:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40240c:	e521      	b.n	401e52 <_vfiprintf_r+0x6b6>
  40240e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402412:	f7ff bbf4 	b.w	401bfe <_vfiprintf_r+0x462>
  402416:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40241a:	e491      	b.n	401d40 <_vfiprintf_r+0x5a4>
  40241c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402420:	e469      	b.n	401cf6 <_vfiprintf_r+0x55a>
  402422:	bf00      	nop
  402424:	004043b0 	.word	0x004043b0
  402428:	004043a8 	.word	0x004043a8

0040242c <__sbprintf>:
  40242c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402430:	460c      	mov	r4, r1
  402432:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  402436:	8989      	ldrh	r1, [r1, #12]
  402438:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40243a:	89e5      	ldrh	r5, [r4, #14]
  40243c:	9619      	str	r6, [sp, #100]	; 0x64
  40243e:	f021 0102 	bic.w	r1, r1, #2
  402442:	4606      	mov	r6, r0
  402444:	69e0      	ldr	r0, [r4, #28]
  402446:	f8ad 100c 	strh.w	r1, [sp, #12]
  40244a:	4617      	mov	r7, r2
  40244c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402450:	6a62      	ldr	r2, [r4, #36]	; 0x24
  402452:	f8ad 500e 	strh.w	r5, [sp, #14]
  402456:	4698      	mov	r8, r3
  402458:	ad1a      	add	r5, sp, #104	; 0x68
  40245a:	2300      	movs	r3, #0
  40245c:	9007      	str	r0, [sp, #28]
  40245e:	a816      	add	r0, sp, #88	; 0x58
  402460:	9209      	str	r2, [sp, #36]	; 0x24
  402462:	9306      	str	r3, [sp, #24]
  402464:	9500      	str	r5, [sp, #0]
  402466:	9504      	str	r5, [sp, #16]
  402468:	9102      	str	r1, [sp, #8]
  40246a:	9105      	str	r1, [sp, #20]
  40246c:	f000 fd48 	bl	402f00 <__retarget_lock_init_recursive>
  402470:	4643      	mov	r3, r8
  402472:	463a      	mov	r2, r7
  402474:	4669      	mov	r1, sp
  402476:	4630      	mov	r0, r6
  402478:	f7ff f990 	bl	40179c <_vfiprintf_r>
  40247c:	1e05      	subs	r5, r0, #0
  40247e:	db07      	blt.n	402490 <__sbprintf+0x64>
  402480:	4630      	mov	r0, r6
  402482:	4669      	mov	r1, sp
  402484:	f000 f928 	bl	4026d8 <_fflush_r>
  402488:	2800      	cmp	r0, #0
  40248a:	bf18      	it	ne
  40248c:	f04f 35ff 	movne.w	r5, #4294967295
  402490:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402494:	065b      	lsls	r3, r3, #25
  402496:	d503      	bpl.n	4024a0 <__sbprintf+0x74>
  402498:	89a3      	ldrh	r3, [r4, #12]
  40249a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40249e:	81a3      	strh	r3, [r4, #12]
  4024a0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4024a2:	f000 fd2f 	bl	402f04 <__retarget_lock_close_recursive>
  4024a6:	4628      	mov	r0, r5
  4024a8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4024ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004024b0 <__swsetup_r>:
  4024b0:	b538      	push	{r3, r4, r5, lr}
  4024b2:	4b30      	ldr	r3, [pc, #192]	; (402574 <__swsetup_r+0xc4>)
  4024b4:	681b      	ldr	r3, [r3, #0]
  4024b6:	4605      	mov	r5, r0
  4024b8:	460c      	mov	r4, r1
  4024ba:	b113      	cbz	r3, 4024c2 <__swsetup_r+0x12>
  4024bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4024be:	2a00      	cmp	r2, #0
  4024c0:	d038      	beq.n	402534 <__swsetup_r+0x84>
  4024c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4024c6:	b293      	uxth	r3, r2
  4024c8:	0718      	lsls	r0, r3, #28
  4024ca:	d50c      	bpl.n	4024e6 <__swsetup_r+0x36>
  4024cc:	6920      	ldr	r0, [r4, #16]
  4024ce:	b1a8      	cbz	r0, 4024fc <__swsetup_r+0x4c>
  4024d0:	f013 0201 	ands.w	r2, r3, #1
  4024d4:	d01e      	beq.n	402514 <__swsetup_r+0x64>
  4024d6:	6963      	ldr	r3, [r4, #20]
  4024d8:	2200      	movs	r2, #0
  4024da:	425b      	negs	r3, r3
  4024dc:	61a3      	str	r3, [r4, #24]
  4024de:	60a2      	str	r2, [r4, #8]
  4024e0:	b1f0      	cbz	r0, 402520 <__swsetup_r+0x70>
  4024e2:	2000      	movs	r0, #0
  4024e4:	bd38      	pop	{r3, r4, r5, pc}
  4024e6:	06d9      	lsls	r1, r3, #27
  4024e8:	d53c      	bpl.n	402564 <__swsetup_r+0xb4>
  4024ea:	0758      	lsls	r0, r3, #29
  4024ec:	d426      	bmi.n	40253c <__swsetup_r+0x8c>
  4024ee:	6920      	ldr	r0, [r4, #16]
  4024f0:	f042 0308 	orr.w	r3, r2, #8
  4024f4:	81a3      	strh	r3, [r4, #12]
  4024f6:	b29b      	uxth	r3, r3
  4024f8:	2800      	cmp	r0, #0
  4024fa:	d1e9      	bne.n	4024d0 <__swsetup_r+0x20>
  4024fc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402500:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402504:	d0e4      	beq.n	4024d0 <__swsetup_r+0x20>
  402506:	4628      	mov	r0, r5
  402508:	4621      	mov	r1, r4
  40250a:	f000 fd2f 	bl	402f6c <__smakebuf_r>
  40250e:	89a3      	ldrh	r3, [r4, #12]
  402510:	6920      	ldr	r0, [r4, #16]
  402512:	e7dd      	b.n	4024d0 <__swsetup_r+0x20>
  402514:	0799      	lsls	r1, r3, #30
  402516:	bf58      	it	pl
  402518:	6962      	ldrpl	r2, [r4, #20]
  40251a:	60a2      	str	r2, [r4, #8]
  40251c:	2800      	cmp	r0, #0
  40251e:	d1e0      	bne.n	4024e2 <__swsetup_r+0x32>
  402520:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402524:	061a      	lsls	r2, r3, #24
  402526:	d5dd      	bpl.n	4024e4 <__swsetup_r+0x34>
  402528:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40252c:	81a3      	strh	r3, [r4, #12]
  40252e:	f04f 30ff 	mov.w	r0, #4294967295
  402532:	bd38      	pop	{r3, r4, r5, pc}
  402534:	4618      	mov	r0, r3
  402536:	f000 f927 	bl	402788 <__sinit>
  40253a:	e7c2      	b.n	4024c2 <__swsetup_r+0x12>
  40253c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40253e:	b151      	cbz	r1, 402556 <__swsetup_r+0xa6>
  402540:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402544:	4299      	cmp	r1, r3
  402546:	d004      	beq.n	402552 <__swsetup_r+0xa2>
  402548:	4628      	mov	r0, r5
  40254a:	f000 fa43 	bl	4029d4 <_free_r>
  40254e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402552:	2300      	movs	r3, #0
  402554:	6323      	str	r3, [r4, #48]	; 0x30
  402556:	2300      	movs	r3, #0
  402558:	6920      	ldr	r0, [r4, #16]
  40255a:	6063      	str	r3, [r4, #4]
  40255c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402560:	6020      	str	r0, [r4, #0]
  402562:	e7c5      	b.n	4024f0 <__swsetup_r+0x40>
  402564:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402568:	2309      	movs	r3, #9
  40256a:	602b      	str	r3, [r5, #0]
  40256c:	f04f 30ff 	mov.w	r0, #4294967295
  402570:	81a2      	strh	r2, [r4, #12]
  402572:	bd38      	pop	{r3, r4, r5, pc}
  402574:	20400008 	.word	0x20400008

00402578 <register_fini>:
  402578:	4b02      	ldr	r3, [pc, #8]	; (402584 <register_fini+0xc>)
  40257a:	b113      	cbz	r3, 402582 <register_fini+0xa>
  40257c:	4802      	ldr	r0, [pc, #8]	; (402588 <register_fini+0x10>)
  40257e:	f000 b805 	b.w	40258c <atexit>
  402582:	4770      	bx	lr
  402584:	00000000 	.word	0x00000000
  402588:	004027f9 	.word	0x004027f9

0040258c <atexit>:
  40258c:	2300      	movs	r3, #0
  40258e:	4601      	mov	r1, r0
  402590:	461a      	mov	r2, r3
  402592:	4618      	mov	r0, r3
  402594:	f001 bc00 	b.w	403d98 <__register_exitproc>

00402598 <__sflush_r>:
  402598:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40259c:	b29a      	uxth	r2, r3
  40259e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4025a2:	460d      	mov	r5, r1
  4025a4:	0711      	lsls	r1, r2, #28
  4025a6:	4680      	mov	r8, r0
  4025a8:	d43a      	bmi.n	402620 <__sflush_r+0x88>
  4025aa:	686a      	ldr	r2, [r5, #4]
  4025ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4025b0:	2a00      	cmp	r2, #0
  4025b2:	81ab      	strh	r3, [r5, #12]
  4025b4:	dd6f      	ble.n	402696 <__sflush_r+0xfe>
  4025b6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4025b8:	2c00      	cmp	r4, #0
  4025ba:	d049      	beq.n	402650 <__sflush_r+0xb8>
  4025bc:	2200      	movs	r2, #0
  4025be:	b29b      	uxth	r3, r3
  4025c0:	f8d8 6000 	ldr.w	r6, [r8]
  4025c4:	f8c8 2000 	str.w	r2, [r8]
  4025c8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4025cc:	d067      	beq.n	40269e <__sflush_r+0x106>
  4025ce:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4025d0:	075f      	lsls	r7, r3, #29
  4025d2:	d505      	bpl.n	4025e0 <__sflush_r+0x48>
  4025d4:	6869      	ldr	r1, [r5, #4]
  4025d6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4025d8:	1a52      	subs	r2, r2, r1
  4025da:	b10b      	cbz	r3, 4025e0 <__sflush_r+0x48>
  4025dc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4025de:	1ad2      	subs	r2, r2, r3
  4025e0:	2300      	movs	r3, #0
  4025e2:	69e9      	ldr	r1, [r5, #28]
  4025e4:	4640      	mov	r0, r8
  4025e6:	47a0      	blx	r4
  4025e8:	1c44      	adds	r4, r0, #1
  4025ea:	d03c      	beq.n	402666 <__sflush_r+0xce>
  4025ec:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4025f0:	692a      	ldr	r2, [r5, #16]
  4025f2:	602a      	str	r2, [r5, #0]
  4025f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4025f8:	2200      	movs	r2, #0
  4025fa:	81ab      	strh	r3, [r5, #12]
  4025fc:	04db      	lsls	r3, r3, #19
  4025fe:	606a      	str	r2, [r5, #4]
  402600:	d447      	bmi.n	402692 <__sflush_r+0xfa>
  402602:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402604:	f8c8 6000 	str.w	r6, [r8]
  402608:	b311      	cbz	r1, 402650 <__sflush_r+0xb8>
  40260a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40260e:	4299      	cmp	r1, r3
  402610:	d002      	beq.n	402618 <__sflush_r+0x80>
  402612:	4640      	mov	r0, r8
  402614:	f000 f9de 	bl	4029d4 <_free_r>
  402618:	2000      	movs	r0, #0
  40261a:	6328      	str	r0, [r5, #48]	; 0x30
  40261c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402620:	692e      	ldr	r6, [r5, #16]
  402622:	b1ae      	cbz	r6, 402650 <__sflush_r+0xb8>
  402624:	682c      	ldr	r4, [r5, #0]
  402626:	602e      	str	r6, [r5, #0]
  402628:	0791      	lsls	r1, r2, #30
  40262a:	bf0c      	ite	eq
  40262c:	696b      	ldreq	r3, [r5, #20]
  40262e:	2300      	movne	r3, #0
  402630:	1ba4      	subs	r4, r4, r6
  402632:	60ab      	str	r3, [r5, #8]
  402634:	e00a      	b.n	40264c <__sflush_r+0xb4>
  402636:	4623      	mov	r3, r4
  402638:	4632      	mov	r2, r6
  40263a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40263c:	69e9      	ldr	r1, [r5, #28]
  40263e:	4640      	mov	r0, r8
  402640:	47b8      	blx	r7
  402642:	2800      	cmp	r0, #0
  402644:	eba4 0400 	sub.w	r4, r4, r0
  402648:	4406      	add	r6, r0
  40264a:	dd04      	ble.n	402656 <__sflush_r+0xbe>
  40264c:	2c00      	cmp	r4, #0
  40264e:	dcf2      	bgt.n	402636 <__sflush_r+0x9e>
  402650:	2000      	movs	r0, #0
  402652:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402656:	89ab      	ldrh	r3, [r5, #12]
  402658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40265c:	81ab      	strh	r3, [r5, #12]
  40265e:	f04f 30ff 	mov.w	r0, #4294967295
  402662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402666:	f8d8 4000 	ldr.w	r4, [r8]
  40266a:	2c1d      	cmp	r4, #29
  40266c:	d8f3      	bhi.n	402656 <__sflush_r+0xbe>
  40266e:	4b19      	ldr	r3, [pc, #100]	; (4026d4 <__sflush_r+0x13c>)
  402670:	40e3      	lsrs	r3, r4
  402672:	43db      	mvns	r3, r3
  402674:	f013 0301 	ands.w	r3, r3, #1
  402678:	d1ed      	bne.n	402656 <__sflush_r+0xbe>
  40267a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40267e:	606b      	str	r3, [r5, #4]
  402680:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402684:	6929      	ldr	r1, [r5, #16]
  402686:	81ab      	strh	r3, [r5, #12]
  402688:	04da      	lsls	r2, r3, #19
  40268a:	6029      	str	r1, [r5, #0]
  40268c:	d5b9      	bpl.n	402602 <__sflush_r+0x6a>
  40268e:	2c00      	cmp	r4, #0
  402690:	d1b7      	bne.n	402602 <__sflush_r+0x6a>
  402692:	6528      	str	r0, [r5, #80]	; 0x50
  402694:	e7b5      	b.n	402602 <__sflush_r+0x6a>
  402696:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402698:	2a00      	cmp	r2, #0
  40269a:	dc8c      	bgt.n	4025b6 <__sflush_r+0x1e>
  40269c:	e7d8      	b.n	402650 <__sflush_r+0xb8>
  40269e:	2301      	movs	r3, #1
  4026a0:	69e9      	ldr	r1, [r5, #28]
  4026a2:	4640      	mov	r0, r8
  4026a4:	47a0      	blx	r4
  4026a6:	1c43      	adds	r3, r0, #1
  4026a8:	4602      	mov	r2, r0
  4026aa:	d002      	beq.n	4026b2 <__sflush_r+0x11a>
  4026ac:	89ab      	ldrh	r3, [r5, #12]
  4026ae:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4026b0:	e78e      	b.n	4025d0 <__sflush_r+0x38>
  4026b2:	f8d8 3000 	ldr.w	r3, [r8]
  4026b6:	2b00      	cmp	r3, #0
  4026b8:	d0f8      	beq.n	4026ac <__sflush_r+0x114>
  4026ba:	2b1d      	cmp	r3, #29
  4026bc:	d001      	beq.n	4026c2 <__sflush_r+0x12a>
  4026be:	2b16      	cmp	r3, #22
  4026c0:	d102      	bne.n	4026c8 <__sflush_r+0x130>
  4026c2:	f8c8 6000 	str.w	r6, [r8]
  4026c6:	e7c3      	b.n	402650 <__sflush_r+0xb8>
  4026c8:	89ab      	ldrh	r3, [r5, #12]
  4026ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4026ce:	81ab      	strh	r3, [r5, #12]
  4026d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4026d4:	20400001 	.word	0x20400001

004026d8 <_fflush_r>:
  4026d8:	b538      	push	{r3, r4, r5, lr}
  4026da:	460d      	mov	r5, r1
  4026dc:	4604      	mov	r4, r0
  4026de:	b108      	cbz	r0, 4026e4 <_fflush_r+0xc>
  4026e0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4026e2:	b1bb      	cbz	r3, 402714 <_fflush_r+0x3c>
  4026e4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4026e8:	b188      	cbz	r0, 40270e <_fflush_r+0x36>
  4026ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4026ec:	07db      	lsls	r3, r3, #31
  4026ee:	d401      	bmi.n	4026f4 <_fflush_r+0x1c>
  4026f0:	0581      	lsls	r1, r0, #22
  4026f2:	d517      	bpl.n	402724 <_fflush_r+0x4c>
  4026f4:	4620      	mov	r0, r4
  4026f6:	4629      	mov	r1, r5
  4026f8:	f7ff ff4e 	bl	402598 <__sflush_r>
  4026fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4026fe:	07da      	lsls	r2, r3, #31
  402700:	4604      	mov	r4, r0
  402702:	d402      	bmi.n	40270a <_fflush_r+0x32>
  402704:	89ab      	ldrh	r3, [r5, #12]
  402706:	059b      	lsls	r3, r3, #22
  402708:	d507      	bpl.n	40271a <_fflush_r+0x42>
  40270a:	4620      	mov	r0, r4
  40270c:	bd38      	pop	{r3, r4, r5, pc}
  40270e:	4604      	mov	r4, r0
  402710:	4620      	mov	r0, r4
  402712:	bd38      	pop	{r3, r4, r5, pc}
  402714:	f000 f838 	bl	402788 <__sinit>
  402718:	e7e4      	b.n	4026e4 <_fflush_r+0xc>
  40271a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40271c:	f000 fbf6 	bl	402f0c <__retarget_lock_release_recursive>
  402720:	4620      	mov	r0, r4
  402722:	bd38      	pop	{r3, r4, r5, pc}
  402724:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402726:	f000 fbef 	bl	402f08 <__retarget_lock_acquire_recursive>
  40272a:	e7e3      	b.n	4026f4 <_fflush_r+0x1c>

0040272c <_cleanup_r>:
  40272c:	4901      	ldr	r1, [pc, #4]	; (402734 <_cleanup_r+0x8>)
  40272e:	f000 bbaf 	b.w	402e90 <_fwalk_reent>
  402732:	bf00      	nop
  402734:	00403e81 	.word	0x00403e81

00402738 <std.isra.0>:
  402738:	b510      	push	{r4, lr}
  40273a:	2300      	movs	r3, #0
  40273c:	4604      	mov	r4, r0
  40273e:	8181      	strh	r1, [r0, #12]
  402740:	81c2      	strh	r2, [r0, #14]
  402742:	6003      	str	r3, [r0, #0]
  402744:	6043      	str	r3, [r0, #4]
  402746:	6083      	str	r3, [r0, #8]
  402748:	6643      	str	r3, [r0, #100]	; 0x64
  40274a:	6103      	str	r3, [r0, #16]
  40274c:	6143      	str	r3, [r0, #20]
  40274e:	6183      	str	r3, [r0, #24]
  402750:	4619      	mov	r1, r3
  402752:	2208      	movs	r2, #8
  402754:	305c      	adds	r0, #92	; 0x5c
  402756:	f7fe fdf3 	bl	401340 <memset>
  40275a:	4807      	ldr	r0, [pc, #28]	; (402778 <std.isra.0+0x40>)
  40275c:	4907      	ldr	r1, [pc, #28]	; (40277c <std.isra.0+0x44>)
  40275e:	4a08      	ldr	r2, [pc, #32]	; (402780 <std.isra.0+0x48>)
  402760:	4b08      	ldr	r3, [pc, #32]	; (402784 <std.isra.0+0x4c>)
  402762:	6220      	str	r0, [r4, #32]
  402764:	61e4      	str	r4, [r4, #28]
  402766:	6261      	str	r1, [r4, #36]	; 0x24
  402768:	62a2      	str	r2, [r4, #40]	; 0x28
  40276a:	62e3      	str	r3, [r4, #44]	; 0x2c
  40276c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  402770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402774:	f000 bbc4 	b.w	402f00 <__retarget_lock_init_recursive>
  402778:	00403bc5 	.word	0x00403bc5
  40277c:	00403be9 	.word	0x00403be9
  402780:	00403c25 	.word	0x00403c25
  402784:	00403c45 	.word	0x00403c45

00402788 <__sinit>:
  402788:	b510      	push	{r4, lr}
  40278a:	4604      	mov	r4, r0
  40278c:	4812      	ldr	r0, [pc, #72]	; (4027d8 <__sinit+0x50>)
  40278e:	f000 fbbb 	bl	402f08 <__retarget_lock_acquire_recursive>
  402792:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402794:	b9d2      	cbnz	r2, 4027cc <__sinit+0x44>
  402796:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40279a:	4810      	ldr	r0, [pc, #64]	; (4027dc <__sinit+0x54>)
  40279c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4027a0:	2103      	movs	r1, #3
  4027a2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4027a6:	63e0      	str	r0, [r4, #60]	; 0x3c
  4027a8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4027ac:	6860      	ldr	r0, [r4, #4]
  4027ae:	2104      	movs	r1, #4
  4027b0:	f7ff ffc2 	bl	402738 <std.isra.0>
  4027b4:	2201      	movs	r2, #1
  4027b6:	2109      	movs	r1, #9
  4027b8:	68a0      	ldr	r0, [r4, #8]
  4027ba:	f7ff ffbd 	bl	402738 <std.isra.0>
  4027be:	2202      	movs	r2, #2
  4027c0:	2112      	movs	r1, #18
  4027c2:	68e0      	ldr	r0, [r4, #12]
  4027c4:	f7ff ffb8 	bl	402738 <std.isra.0>
  4027c8:	2301      	movs	r3, #1
  4027ca:	63a3      	str	r3, [r4, #56]	; 0x38
  4027cc:	4802      	ldr	r0, [pc, #8]	; (4027d8 <__sinit+0x50>)
  4027ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4027d2:	f000 bb9b 	b.w	402f0c <__retarget_lock_release_recursive>
  4027d6:	bf00      	nop
  4027d8:	20400b2c 	.word	0x20400b2c
  4027dc:	0040272d 	.word	0x0040272d

004027e0 <__sfp_lock_acquire>:
  4027e0:	4801      	ldr	r0, [pc, #4]	; (4027e8 <__sfp_lock_acquire+0x8>)
  4027e2:	f000 bb91 	b.w	402f08 <__retarget_lock_acquire_recursive>
  4027e6:	bf00      	nop
  4027e8:	20400b40 	.word	0x20400b40

004027ec <__sfp_lock_release>:
  4027ec:	4801      	ldr	r0, [pc, #4]	; (4027f4 <__sfp_lock_release+0x8>)
  4027ee:	f000 bb8d 	b.w	402f0c <__retarget_lock_release_recursive>
  4027f2:	bf00      	nop
  4027f4:	20400b40 	.word	0x20400b40

004027f8 <__libc_fini_array>:
  4027f8:	b538      	push	{r3, r4, r5, lr}
  4027fa:	4c0a      	ldr	r4, [pc, #40]	; (402824 <__libc_fini_array+0x2c>)
  4027fc:	4d0a      	ldr	r5, [pc, #40]	; (402828 <__libc_fini_array+0x30>)
  4027fe:	1b64      	subs	r4, r4, r5
  402800:	10a4      	asrs	r4, r4, #2
  402802:	d00a      	beq.n	40281a <__libc_fini_array+0x22>
  402804:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402808:	3b01      	subs	r3, #1
  40280a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40280e:	3c01      	subs	r4, #1
  402810:	f855 3904 	ldr.w	r3, [r5], #-4
  402814:	4798      	blx	r3
  402816:	2c00      	cmp	r4, #0
  402818:	d1f9      	bne.n	40280e <__libc_fini_array+0x16>
  40281a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40281e:	f001 be6b 	b.w	4044f8 <_fini>
  402822:	bf00      	nop
  402824:	00404508 	.word	0x00404508
  402828:	00404504 	.word	0x00404504

0040282c <__fputwc>:
  40282c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402830:	b082      	sub	sp, #8
  402832:	4680      	mov	r8, r0
  402834:	4689      	mov	r9, r1
  402836:	4614      	mov	r4, r2
  402838:	f000 fb54 	bl	402ee4 <__locale_mb_cur_max>
  40283c:	2801      	cmp	r0, #1
  40283e:	d036      	beq.n	4028ae <__fputwc+0x82>
  402840:	464a      	mov	r2, r9
  402842:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402846:	a901      	add	r1, sp, #4
  402848:	4640      	mov	r0, r8
  40284a:	f001 fa57 	bl	403cfc <_wcrtomb_r>
  40284e:	1c42      	adds	r2, r0, #1
  402850:	4606      	mov	r6, r0
  402852:	d025      	beq.n	4028a0 <__fputwc+0x74>
  402854:	b3a8      	cbz	r0, 4028c2 <__fputwc+0x96>
  402856:	f89d e004 	ldrb.w	lr, [sp, #4]
  40285a:	2500      	movs	r5, #0
  40285c:	f10d 0a04 	add.w	sl, sp, #4
  402860:	e009      	b.n	402876 <__fputwc+0x4a>
  402862:	6823      	ldr	r3, [r4, #0]
  402864:	1c5a      	adds	r2, r3, #1
  402866:	6022      	str	r2, [r4, #0]
  402868:	f883 e000 	strb.w	lr, [r3]
  40286c:	3501      	adds	r5, #1
  40286e:	42b5      	cmp	r5, r6
  402870:	d227      	bcs.n	4028c2 <__fputwc+0x96>
  402872:	f815 e00a 	ldrb.w	lr, [r5, sl]
  402876:	68a3      	ldr	r3, [r4, #8]
  402878:	3b01      	subs	r3, #1
  40287a:	2b00      	cmp	r3, #0
  40287c:	60a3      	str	r3, [r4, #8]
  40287e:	daf0      	bge.n	402862 <__fputwc+0x36>
  402880:	69a7      	ldr	r7, [r4, #24]
  402882:	42bb      	cmp	r3, r7
  402884:	4671      	mov	r1, lr
  402886:	4622      	mov	r2, r4
  402888:	4640      	mov	r0, r8
  40288a:	db02      	blt.n	402892 <__fputwc+0x66>
  40288c:	f1be 0f0a 	cmp.w	lr, #10
  402890:	d1e7      	bne.n	402862 <__fputwc+0x36>
  402892:	f001 f9db 	bl	403c4c <__swbuf_r>
  402896:	1c43      	adds	r3, r0, #1
  402898:	d1e8      	bne.n	40286c <__fputwc+0x40>
  40289a:	b002      	add	sp, #8
  40289c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4028a0:	89a3      	ldrh	r3, [r4, #12]
  4028a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4028a6:	81a3      	strh	r3, [r4, #12]
  4028a8:	b002      	add	sp, #8
  4028aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4028ae:	f109 33ff 	add.w	r3, r9, #4294967295
  4028b2:	2bfe      	cmp	r3, #254	; 0xfe
  4028b4:	d8c4      	bhi.n	402840 <__fputwc+0x14>
  4028b6:	fa5f fe89 	uxtb.w	lr, r9
  4028ba:	4606      	mov	r6, r0
  4028bc:	f88d e004 	strb.w	lr, [sp, #4]
  4028c0:	e7cb      	b.n	40285a <__fputwc+0x2e>
  4028c2:	4648      	mov	r0, r9
  4028c4:	b002      	add	sp, #8
  4028c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4028ca:	bf00      	nop

004028cc <_fputwc_r>:
  4028cc:	b530      	push	{r4, r5, lr}
  4028ce:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4028d0:	f013 0f01 	tst.w	r3, #1
  4028d4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4028d8:	4614      	mov	r4, r2
  4028da:	b083      	sub	sp, #12
  4028dc:	4605      	mov	r5, r0
  4028de:	b29a      	uxth	r2, r3
  4028e0:	d101      	bne.n	4028e6 <_fputwc_r+0x1a>
  4028e2:	0590      	lsls	r0, r2, #22
  4028e4:	d51c      	bpl.n	402920 <_fputwc_r+0x54>
  4028e6:	0490      	lsls	r0, r2, #18
  4028e8:	d406      	bmi.n	4028f8 <_fputwc_r+0x2c>
  4028ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4028ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4028f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4028f4:	81a3      	strh	r3, [r4, #12]
  4028f6:	6662      	str	r2, [r4, #100]	; 0x64
  4028f8:	4628      	mov	r0, r5
  4028fa:	4622      	mov	r2, r4
  4028fc:	f7ff ff96 	bl	40282c <__fputwc>
  402900:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402902:	07da      	lsls	r2, r3, #31
  402904:	4605      	mov	r5, r0
  402906:	d402      	bmi.n	40290e <_fputwc_r+0x42>
  402908:	89a3      	ldrh	r3, [r4, #12]
  40290a:	059b      	lsls	r3, r3, #22
  40290c:	d502      	bpl.n	402914 <_fputwc_r+0x48>
  40290e:	4628      	mov	r0, r5
  402910:	b003      	add	sp, #12
  402912:	bd30      	pop	{r4, r5, pc}
  402914:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402916:	f000 faf9 	bl	402f0c <__retarget_lock_release_recursive>
  40291a:	4628      	mov	r0, r5
  40291c:	b003      	add	sp, #12
  40291e:	bd30      	pop	{r4, r5, pc}
  402920:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402922:	9101      	str	r1, [sp, #4]
  402924:	f000 faf0 	bl	402f08 <__retarget_lock_acquire_recursive>
  402928:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40292c:	9901      	ldr	r1, [sp, #4]
  40292e:	b29a      	uxth	r2, r3
  402930:	e7d9      	b.n	4028e6 <_fputwc_r+0x1a>
  402932:	bf00      	nop

00402934 <_malloc_trim_r>:
  402934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402936:	4f24      	ldr	r7, [pc, #144]	; (4029c8 <_malloc_trim_r+0x94>)
  402938:	460c      	mov	r4, r1
  40293a:	4606      	mov	r6, r0
  40293c:	f000 ff7e 	bl	40383c <__malloc_lock>
  402940:	68bb      	ldr	r3, [r7, #8]
  402942:	685d      	ldr	r5, [r3, #4]
  402944:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402948:	310f      	adds	r1, #15
  40294a:	f025 0503 	bic.w	r5, r5, #3
  40294e:	4429      	add	r1, r5
  402950:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402954:	f021 010f 	bic.w	r1, r1, #15
  402958:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40295c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402960:	db07      	blt.n	402972 <_malloc_trim_r+0x3e>
  402962:	2100      	movs	r1, #0
  402964:	4630      	mov	r0, r6
  402966:	f001 f91b 	bl	403ba0 <_sbrk_r>
  40296a:	68bb      	ldr	r3, [r7, #8]
  40296c:	442b      	add	r3, r5
  40296e:	4298      	cmp	r0, r3
  402970:	d004      	beq.n	40297c <_malloc_trim_r+0x48>
  402972:	4630      	mov	r0, r6
  402974:	f000 ff68 	bl	403848 <__malloc_unlock>
  402978:	2000      	movs	r0, #0
  40297a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40297c:	4261      	negs	r1, r4
  40297e:	4630      	mov	r0, r6
  402980:	f001 f90e 	bl	403ba0 <_sbrk_r>
  402984:	3001      	adds	r0, #1
  402986:	d00d      	beq.n	4029a4 <_malloc_trim_r+0x70>
  402988:	4b10      	ldr	r3, [pc, #64]	; (4029cc <_malloc_trim_r+0x98>)
  40298a:	68ba      	ldr	r2, [r7, #8]
  40298c:	6819      	ldr	r1, [r3, #0]
  40298e:	1b2d      	subs	r5, r5, r4
  402990:	f045 0501 	orr.w	r5, r5, #1
  402994:	4630      	mov	r0, r6
  402996:	1b09      	subs	r1, r1, r4
  402998:	6055      	str	r5, [r2, #4]
  40299a:	6019      	str	r1, [r3, #0]
  40299c:	f000 ff54 	bl	403848 <__malloc_unlock>
  4029a0:	2001      	movs	r0, #1
  4029a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4029a4:	2100      	movs	r1, #0
  4029a6:	4630      	mov	r0, r6
  4029a8:	f001 f8fa 	bl	403ba0 <_sbrk_r>
  4029ac:	68ba      	ldr	r2, [r7, #8]
  4029ae:	1a83      	subs	r3, r0, r2
  4029b0:	2b0f      	cmp	r3, #15
  4029b2:	ddde      	ble.n	402972 <_malloc_trim_r+0x3e>
  4029b4:	4c06      	ldr	r4, [pc, #24]	; (4029d0 <_malloc_trim_r+0x9c>)
  4029b6:	4905      	ldr	r1, [pc, #20]	; (4029cc <_malloc_trim_r+0x98>)
  4029b8:	6824      	ldr	r4, [r4, #0]
  4029ba:	f043 0301 	orr.w	r3, r3, #1
  4029be:	1b00      	subs	r0, r0, r4
  4029c0:	6053      	str	r3, [r2, #4]
  4029c2:	6008      	str	r0, [r1, #0]
  4029c4:	e7d5      	b.n	402972 <_malloc_trim_r+0x3e>
  4029c6:	bf00      	nop
  4029c8:	204005a8 	.word	0x204005a8
  4029cc:	20400a58 	.word	0x20400a58
  4029d0:	204009b0 	.word	0x204009b0

004029d4 <_free_r>:
  4029d4:	2900      	cmp	r1, #0
  4029d6:	d044      	beq.n	402a62 <_free_r+0x8e>
  4029d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4029dc:	460d      	mov	r5, r1
  4029de:	4680      	mov	r8, r0
  4029e0:	f000 ff2c 	bl	40383c <__malloc_lock>
  4029e4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4029e8:	4969      	ldr	r1, [pc, #420]	; (402b90 <_free_r+0x1bc>)
  4029ea:	f027 0301 	bic.w	r3, r7, #1
  4029ee:	f1a5 0408 	sub.w	r4, r5, #8
  4029f2:	18e2      	adds	r2, r4, r3
  4029f4:	688e      	ldr	r6, [r1, #8]
  4029f6:	6850      	ldr	r0, [r2, #4]
  4029f8:	42b2      	cmp	r2, r6
  4029fa:	f020 0003 	bic.w	r0, r0, #3
  4029fe:	d05e      	beq.n	402abe <_free_r+0xea>
  402a00:	07fe      	lsls	r6, r7, #31
  402a02:	6050      	str	r0, [r2, #4]
  402a04:	d40b      	bmi.n	402a1e <_free_r+0x4a>
  402a06:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402a0a:	1be4      	subs	r4, r4, r7
  402a0c:	f101 0e08 	add.w	lr, r1, #8
  402a10:	68a5      	ldr	r5, [r4, #8]
  402a12:	4575      	cmp	r5, lr
  402a14:	443b      	add	r3, r7
  402a16:	d06d      	beq.n	402af4 <_free_r+0x120>
  402a18:	68e7      	ldr	r7, [r4, #12]
  402a1a:	60ef      	str	r7, [r5, #12]
  402a1c:	60bd      	str	r5, [r7, #8]
  402a1e:	1815      	adds	r5, r2, r0
  402a20:	686d      	ldr	r5, [r5, #4]
  402a22:	07ed      	lsls	r5, r5, #31
  402a24:	d53e      	bpl.n	402aa4 <_free_r+0xd0>
  402a26:	f043 0201 	orr.w	r2, r3, #1
  402a2a:	6062      	str	r2, [r4, #4]
  402a2c:	50e3      	str	r3, [r4, r3]
  402a2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402a32:	d217      	bcs.n	402a64 <_free_r+0x90>
  402a34:	08db      	lsrs	r3, r3, #3
  402a36:	1c58      	adds	r0, r3, #1
  402a38:	109a      	asrs	r2, r3, #2
  402a3a:	684d      	ldr	r5, [r1, #4]
  402a3c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402a40:	60a7      	str	r7, [r4, #8]
  402a42:	2301      	movs	r3, #1
  402a44:	4093      	lsls	r3, r2
  402a46:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402a4a:	432b      	orrs	r3, r5
  402a4c:	3a08      	subs	r2, #8
  402a4e:	60e2      	str	r2, [r4, #12]
  402a50:	604b      	str	r3, [r1, #4]
  402a52:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402a56:	60fc      	str	r4, [r7, #12]
  402a58:	4640      	mov	r0, r8
  402a5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402a5e:	f000 bef3 	b.w	403848 <__malloc_unlock>
  402a62:	4770      	bx	lr
  402a64:	0a5a      	lsrs	r2, r3, #9
  402a66:	2a04      	cmp	r2, #4
  402a68:	d852      	bhi.n	402b10 <_free_r+0x13c>
  402a6a:	099a      	lsrs	r2, r3, #6
  402a6c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402a70:	00ff      	lsls	r7, r7, #3
  402a72:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402a76:	19c8      	adds	r0, r1, r7
  402a78:	59ca      	ldr	r2, [r1, r7]
  402a7a:	3808      	subs	r0, #8
  402a7c:	4290      	cmp	r0, r2
  402a7e:	d04f      	beq.n	402b20 <_free_r+0x14c>
  402a80:	6851      	ldr	r1, [r2, #4]
  402a82:	f021 0103 	bic.w	r1, r1, #3
  402a86:	428b      	cmp	r3, r1
  402a88:	d232      	bcs.n	402af0 <_free_r+0x11c>
  402a8a:	6892      	ldr	r2, [r2, #8]
  402a8c:	4290      	cmp	r0, r2
  402a8e:	d1f7      	bne.n	402a80 <_free_r+0xac>
  402a90:	68c3      	ldr	r3, [r0, #12]
  402a92:	60a0      	str	r0, [r4, #8]
  402a94:	60e3      	str	r3, [r4, #12]
  402a96:	609c      	str	r4, [r3, #8]
  402a98:	60c4      	str	r4, [r0, #12]
  402a9a:	4640      	mov	r0, r8
  402a9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402aa0:	f000 bed2 	b.w	403848 <__malloc_unlock>
  402aa4:	6895      	ldr	r5, [r2, #8]
  402aa6:	4f3b      	ldr	r7, [pc, #236]	; (402b94 <_free_r+0x1c0>)
  402aa8:	42bd      	cmp	r5, r7
  402aaa:	4403      	add	r3, r0
  402aac:	d040      	beq.n	402b30 <_free_r+0x15c>
  402aae:	68d0      	ldr	r0, [r2, #12]
  402ab0:	60e8      	str	r0, [r5, #12]
  402ab2:	f043 0201 	orr.w	r2, r3, #1
  402ab6:	6085      	str	r5, [r0, #8]
  402ab8:	6062      	str	r2, [r4, #4]
  402aba:	50e3      	str	r3, [r4, r3]
  402abc:	e7b7      	b.n	402a2e <_free_r+0x5a>
  402abe:	07ff      	lsls	r7, r7, #31
  402ac0:	4403      	add	r3, r0
  402ac2:	d407      	bmi.n	402ad4 <_free_r+0x100>
  402ac4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402ac8:	1aa4      	subs	r4, r4, r2
  402aca:	4413      	add	r3, r2
  402acc:	68a0      	ldr	r0, [r4, #8]
  402ace:	68e2      	ldr	r2, [r4, #12]
  402ad0:	60c2      	str	r2, [r0, #12]
  402ad2:	6090      	str	r0, [r2, #8]
  402ad4:	4a30      	ldr	r2, [pc, #192]	; (402b98 <_free_r+0x1c4>)
  402ad6:	6812      	ldr	r2, [r2, #0]
  402ad8:	f043 0001 	orr.w	r0, r3, #1
  402adc:	4293      	cmp	r3, r2
  402ade:	6060      	str	r0, [r4, #4]
  402ae0:	608c      	str	r4, [r1, #8]
  402ae2:	d3b9      	bcc.n	402a58 <_free_r+0x84>
  402ae4:	4b2d      	ldr	r3, [pc, #180]	; (402b9c <_free_r+0x1c8>)
  402ae6:	4640      	mov	r0, r8
  402ae8:	6819      	ldr	r1, [r3, #0]
  402aea:	f7ff ff23 	bl	402934 <_malloc_trim_r>
  402aee:	e7b3      	b.n	402a58 <_free_r+0x84>
  402af0:	4610      	mov	r0, r2
  402af2:	e7cd      	b.n	402a90 <_free_r+0xbc>
  402af4:	1811      	adds	r1, r2, r0
  402af6:	6849      	ldr	r1, [r1, #4]
  402af8:	07c9      	lsls	r1, r1, #31
  402afa:	d444      	bmi.n	402b86 <_free_r+0x1b2>
  402afc:	6891      	ldr	r1, [r2, #8]
  402afe:	68d2      	ldr	r2, [r2, #12]
  402b00:	60ca      	str	r2, [r1, #12]
  402b02:	4403      	add	r3, r0
  402b04:	f043 0001 	orr.w	r0, r3, #1
  402b08:	6091      	str	r1, [r2, #8]
  402b0a:	6060      	str	r0, [r4, #4]
  402b0c:	50e3      	str	r3, [r4, r3]
  402b0e:	e7a3      	b.n	402a58 <_free_r+0x84>
  402b10:	2a14      	cmp	r2, #20
  402b12:	d816      	bhi.n	402b42 <_free_r+0x16e>
  402b14:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402b18:	00ff      	lsls	r7, r7, #3
  402b1a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402b1e:	e7aa      	b.n	402a76 <_free_r+0xa2>
  402b20:	10aa      	asrs	r2, r5, #2
  402b22:	2301      	movs	r3, #1
  402b24:	684d      	ldr	r5, [r1, #4]
  402b26:	4093      	lsls	r3, r2
  402b28:	432b      	orrs	r3, r5
  402b2a:	604b      	str	r3, [r1, #4]
  402b2c:	4603      	mov	r3, r0
  402b2e:	e7b0      	b.n	402a92 <_free_r+0xbe>
  402b30:	f043 0201 	orr.w	r2, r3, #1
  402b34:	614c      	str	r4, [r1, #20]
  402b36:	610c      	str	r4, [r1, #16]
  402b38:	60e5      	str	r5, [r4, #12]
  402b3a:	60a5      	str	r5, [r4, #8]
  402b3c:	6062      	str	r2, [r4, #4]
  402b3e:	50e3      	str	r3, [r4, r3]
  402b40:	e78a      	b.n	402a58 <_free_r+0x84>
  402b42:	2a54      	cmp	r2, #84	; 0x54
  402b44:	d806      	bhi.n	402b54 <_free_r+0x180>
  402b46:	0b1a      	lsrs	r2, r3, #12
  402b48:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402b4c:	00ff      	lsls	r7, r7, #3
  402b4e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402b52:	e790      	b.n	402a76 <_free_r+0xa2>
  402b54:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402b58:	d806      	bhi.n	402b68 <_free_r+0x194>
  402b5a:	0bda      	lsrs	r2, r3, #15
  402b5c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402b60:	00ff      	lsls	r7, r7, #3
  402b62:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402b66:	e786      	b.n	402a76 <_free_r+0xa2>
  402b68:	f240 5054 	movw	r0, #1364	; 0x554
  402b6c:	4282      	cmp	r2, r0
  402b6e:	d806      	bhi.n	402b7e <_free_r+0x1aa>
  402b70:	0c9a      	lsrs	r2, r3, #18
  402b72:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402b76:	00ff      	lsls	r7, r7, #3
  402b78:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402b7c:	e77b      	b.n	402a76 <_free_r+0xa2>
  402b7e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402b82:	257e      	movs	r5, #126	; 0x7e
  402b84:	e777      	b.n	402a76 <_free_r+0xa2>
  402b86:	f043 0101 	orr.w	r1, r3, #1
  402b8a:	6061      	str	r1, [r4, #4]
  402b8c:	6013      	str	r3, [r2, #0]
  402b8e:	e763      	b.n	402a58 <_free_r+0x84>
  402b90:	204005a8 	.word	0x204005a8
  402b94:	204005b0 	.word	0x204005b0
  402b98:	204009b4 	.word	0x204009b4
  402b9c:	20400a88 	.word	0x20400a88

00402ba0 <__sfvwrite_r>:
  402ba0:	6893      	ldr	r3, [r2, #8]
  402ba2:	2b00      	cmp	r3, #0
  402ba4:	d073      	beq.n	402c8e <__sfvwrite_r+0xee>
  402ba6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402baa:	898b      	ldrh	r3, [r1, #12]
  402bac:	b083      	sub	sp, #12
  402bae:	460c      	mov	r4, r1
  402bb0:	0719      	lsls	r1, r3, #28
  402bb2:	9000      	str	r0, [sp, #0]
  402bb4:	4616      	mov	r6, r2
  402bb6:	d526      	bpl.n	402c06 <__sfvwrite_r+0x66>
  402bb8:	6922      	ldr	r2, [r4, #16]
  402bba:	b322      	cbz	r2, 402c06 <__sfvwrite_r+0x66>
  402bbc:	f013 0002 	ands.w	r0, r3, #2
  402bc0:	6835      	ldr	r5, [r6, #0]
  402bc2:	d02c      	beq.n	402c1e <__sfvwrite_r+0x7e>
  402bc4:	f04f 0900 	mov.w	r9, #0
  402bc8:	4fb0      	ldr	r7, [pc, #704]	; (402e8c <__sfvwrite_r+0x2ec>)
  402bca:	46c8      	mov	r8, r9
  402bcc:	46b2      	mov	sl, r6
  402bce:	45b8      	cmp	r8, r7
  402bd0:	4643      	mov	r3, r8
  402bd2:	464a      	mov	r2, r9
  402bd4:	bf28      	it	cs
  402bd6:	463b      	movcs	r3, r7
  402bd8:	9800      	ldr	r0, [sp, #0]
  402bda:	f1b8 0f00 	cmp.w	r8, #0
  402bde:	d050      	beq.n	402c82 <__sfvwrite_r+0xe2>
  402be0:	69e1      	ldr	r1, [r4, #28]
  402be2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402be4:	47b0      	blx	r6
  402be6:	2800      	cmp	r0, #0
  402be8:	dd58      	ble.n	402c9c <__sfvwrite_r+0xfc>
  402bea:	f8da 3008 	ldr.w	r3, [sl, #8]
  402bee:	1a1b      	subs	r3, r3, r0
  402bf0:	4481      	add	r9, r0
  402bf2:	eba8 0800 	sub.w	r8, r8, r0
  402bf6:	f8ca 3008 	str.w	r3, [sl, #8]
  402bfa:	2b00      	cmp	r3, #0
  402bfc:	d1e7      	bne.n	402bce <__sfvwrite_r+0x2e>
  402bfe:	2000      	movs	r0, #0
  402c00:	b003      	add	sp, #12
  402c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c06:	4621      	mov	r1, r4
  402c08:	9800      	ldr	r0, [sp, #0]
  402c0a:	f7ff fc51 	bl	4024b0 <__swsetup_r>
  402c0e:	2800      	cmp	r0, #0
  402c10:	f040 8133 	bne.w	402e7a <__sfvwrite_r+0x2da>
  402c14:	89a3      	ldrh	r3, [r4, #12]
  402c16:	6835      	ldr	r5, [r6, #0]
  402c18:	f013 0002 	ands.w	r0, r3, #2
  402c1c:	d1d2      	bne.n	402bc4 <__sfvwrite_r+0x24>
  402c1e:	f013 0901 	ands.w	r9, r3, #1
  402c22:	d145      	bne.n	402cb0 <__sfvwrite_r+0x110>
  402c24:	464f      	mov	r7, r9
  402c26:	9601      	str	r6, [sp, #4]
  402c28:	b337      	cbz	r7, 402c78 <__sfvwrite_r+0xd8>
  402c2a:	059a      	lsls	r2, r3, #22
  402c2c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402c30:	f140 8083 	bpl.w	402d3a <__sfvwrite_r+0x19a>
  402c34:	4547      	cmp	r7, r8
  402c36:	46c3      	mov	fp, r8
  402c38:	f0c0 80ab 	bcc.w	402d92 <__sfvwrite_r+0x1f2>
  402c3c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402c40:	f040 80ac 	bne.w	402d9c <__sfvwrite_r+0x1fc>
  402c44:	6820      	ldr	r0, [r4, #0]
  402c46:	46ba      	mov	sl, r7
  402c48:	465a      	mov	r2, fp
  402c4a:	4649      	mov	r1, r9
  402c4c:	f000 fd92 	bl	403774 <memmove>
  402c50:	68a2      	ldr	r2, [r4, #8]
  402c52:	6823      	ldr	r3, [r4, #0]
  402c54:	eba2 0208 	sub.w	r2, r2, r8
  402c58:	445b      	add	r3, fp
  402c5a:	60a2      	str	r2, [r4, #8]
  402c5c:	6023      	str	r3, [r4, #0]
  402c5e:	9a01      	ldr	r2, [sp, #4]
  402c60:	6893      	ldr	r3, [r2, #8]
  402c62:	eba3 030a 	sub.w	r3, r3, sl
  402c66:	44d1      	add	r9, sl
  402c68:	eba7 070a 	sub.w	r7, r7, sl
  402c6c:	6093      	str	r3, [r2, #8]
  402c6e:	2b00      	cmp	r3, #0
  402c70:	d0c5      	beq.n	402bfe <__sfvwrite_r+0x5e>
  402c72:	89a3      	ldrh	r3, [r4, #12]
  402c74:	2f00      	cmp	r7, #0
  402c76:	d1d8      	bne.n	402c2a <__sfvwrite_r+0x8a>
  402c78:	f8d5 9000 	ldr.w	r9, [r5]
  402c7c:	686f      	ldr	r7, [r5, #4]
  402c7e:	3508      	adds	r5, #8
  402c80:	e7d2      	b.n	402c28 <__sfvwrite_r+0x88>
  402c82:	f8d5 9000 	ldr.w	r9, [r5]
  402c86:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402c8a:	3508      	adds	r5, #8
  402c8c:	e79f      	b.n	402bce <__sfvwrite_r+0x2e>
  402c8e:	2000      	movs	r0, #0
  402c90:	4770      	bx	lr
  402c92:	4621      	mov	r1, r4
  402c94:	9800      	ldr	r0, [sp, #0]
  402c96:	f7ff fd1f 	bl	4026d8 <_fflush_r>
  402c9a:	b370      	cbz	r0, 402cfa <__sfvwrite_r+0x15a>
  402c9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ca0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402ca4:	f04f 30ff 	mov.w	r0, #4294967295
  402ca8:	81a3      	strh	r3, [r4, #12]
  402caa:	b003      	add	sp, #12
  402cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402cb0:	4681      	mov	r9, r0
  402cb2:	4633      	mov	r3, r6
  402cb4:	464e      	mov	r6, r9
  402cb6:	46a8      	mov	r8, r5
  402cb8:	469a      	mov	sl, r3
  402cba:	464d      	mov	r5, r9
  402cbc:	b34e      	cbz	r6, 402d12 <__sfvwrite_r+0x172>
  402cbe:	b380      	cbz	r0, 402d22 <__sfvwrite_r+0x182>
  402cc0:	6820      	ldr	r0, [r4, #0]
  402cc2:	6923      	ldr	r3, [r4, #16]
  402cc4:	6962      	ldr	r2, [r4, #20]
  402cc6:	45b1      	cmp	r9, r6
  402cc8:	46cb      	mov	fp, r9
  402cca:	bf28      	it	cs
  402ccc:	46b3      	movcs	fp, r6
  402cce:	4298      	cmp	r0, r3
  402cd0:	465f      	mov	r7, fp
  402cd2:	d904      	bls.n	402cde <__sfvwrite_r+0x13e>
  402cd4:	68a3      	ldr	r3, [r4, #8]
  402cd6:	4413      	add	r3, r2
  402cd8:	459b      	cmp	fp, r3
  402cda:	f300 80a6 	bgt.w	402e2a <__sfvwrite_r+0x28a>
  402cde:	4593      	cmp	fp, r2
  402ce0:	db4b      	blt.n	402d7a <__sfvwrite_r+0x1da>
  402ce2:	4613      	mov	r3, r2
  402ce4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402ce6:	69e1      	ldr	r1, [r4, #28]
  402ce8:	9800      	ldr	r0, [sp, #0]
  402cea:	462a      	mov	r2, r5
  402cec:	47b8      	blx	r7
  402cee:	1e07      	subs	r7, r0, #0
  402cf0:	ddd4      	ble.n	402c9c <__sfvwrite_r+0xfc>
  402cf2:	ebb9 0907 	subs.w	r9, r9, r7
  402cf6:	d0cc      	beq.n	402c92 <__sfvwrite_r+0xf2>
  402cf8:	2001      	movs	r0, #1
  402cfa:	f8da 3008 	ldr.w	r3, [sl, #8]
  402cfe:	1bdb      	subs	r3, r3, r7
  402d00:	443d      	add	r5, r7
  402d02:	1bf6      	subs	r6, r6, r7
  402d04:	f8ca 3008 	str.w	r3, [sl, #8]
  402d08:	2b00      	cmp	r3, #0
  402d0a:	f43f af78 	beq.w	402bfe <__sfvwrite_r+0x5e>
  402d0e:	2e00      	cmp	r6, #0
  402d10:	d1d5      	bne.n	402cbe <__sfvwrite_r+0x11e>
  402d12:	f108 0308 	add.w	r3, r8, #8
  402d16:	e913 0060 	ldmdb	r3, {r5, r6}
  402d1a:	4698      	mov	r8, r3
  402d1c:	3308      	adds	r3, #8
  402d1e:	2e00      	cmp	r6, #0
  402d20:	d0f9      	beq.n	402d16 <__sfvwrite_r+0x176>
  402d22:	4632      	mov	r2, r6
  402d24:	210a      	movs	r1, #10
  402d26:	4628      	mov	r0, r5
  402d28:	f000 fc3a 	bl	4035a0 <memchr>
  402d2c:	2800      	cmp	r0, #0
  402d2e:	f000 80a1 	beq.w	402e74 <__sfvwrite_r+0x2d4>
  402d32:	3001      	adds	r0, #1
  402d34:	eba0 0905 	sub.w	r9, r0, r5
  402d38:	e7c2      	b.n	402cc0 <__sfvwrite_r+0x120>
  402d3a:	6820      	ldr	r0, [r4, #0]
  402d3c:	6923      	ldr	r3, [r4, #16]
  402d3e:	4298      	cmp	r0, r3
  402d40:	d802      	bhi.n	402d48 <__sfvwrite_r+0x1a8>
  402d42:	6963      	ldr	r3, [r4, #20]
  402d44:	429f      	cmp	r7, r3
  402d46:	d25d      	bcs.n	402e04 <__sfvwrite_r+0x264>
  402d48:	45b8      	cmp	r8, r7
  402d4a:	bf28      	it	cs
  402d4c:	46b8      	movcs	r8, r7
  402d4e:	4642      	mov	r2, r8
  402d50:	4649      	mov	r1, r9
  402d52:	f000 fd0f 	bl	403774 <memmove>
  402d56:	68a3      	ldr	r3, [r4, #8]
  402d58:	6822      	ldr	r2, [r4, #0]
  402d5a:	eba3 0308 	sub.w	r3, r3, r8
  402d5e:	4442      	add	r2, r8
  402d60:	60a3      	str	r3, [r4, #8]
  402d62:	6022      	str	r2, [r4, #0]
  402d64:	b10b      	cbz	r3, 402d6a <__sfvwrite_r+0x1ca>
  402d66:	46c2      	mov	sl, r8
  402d68:	e779      	b.n	402c5e <__sfvwrite_r+0xbe>
  402d6a:	4621      	mov	r1, r4
  402d6c:	9800      	ldr	r0, [sp, #0]
  402d6e:	f7ff fcb3 	bl	4026d8 <_fflush_r>
  402d72:	2800      	cmp	r0, #0
  402d74:	d192      	bne.n	402c9c <__sfvwrite_r+0xfc>
  402d76:	46c2      	mov	sl, r8
  402d78:	e771      	b.n	402c5e <__sfvwrite_r+0xbe>
  402d7a:	465a      	mov	r2, fp
  402d7c:	4629      	mov	r1, r5
  402d7e:	f000 fcf9 	bl	403774 <memmove>
  402d82:	68a2      	ldr	r2, [r4, #8]
  402d84:	6823      	ldr	r3, [r4, #0]
  402d86:	eba2 020b 	sub.w	r2, r2, fp
  402d8a:	445b      	add	r3, fp
  402d8c:	60a2      	str	r2, [r4, #8]
  402d8e:	6023      	str	r3, [r4, #0]
  402d90:	e7af      	b.n	402cf2 <__sfvwrite_r+0x152>
  402d92:	6820      	ldr	r0, [r4, #0]
  402d94:	46b8      	mov	r8, r7
  402d96:	46ba      	mov	sl, r7
  402d98:	46bb      	mov	fp, r7
  402d9a:	e755      	b.n	402c48 <__sfvwrite_r+0xa8>
  402d9c:	6962      	ldr	r2, [r4, #20]
  402d9e:	6820      	ldr	r0, [r4, #0]
  402da0:	6921      	ldr	r1, [r4, #16]
  402da2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402da6:	eba0 0a01 	sub.w	sl, r0, r1
  402daa:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402dae:	f10a 0001 	add.w	r0, sl, #1
  402db2:	ea4f 0868 	mov.w	r8, r8, asr #1
  402db6:	4438      	add	r0, r7
  402db8:	4540      	cmp	r0, r8
  402dba:	4642      	mov	r2, r8
  402dbc:	bf84      	itt	hi
  402dbe:	4680      	movhi	r8, r0
  402dc0:	4642      	movhi	r2, r8
  402dc2:	055b      	lsls	r3, r3, #21
  402dc4:	d544      	bpl.n	402e50 <__sfvwrite_r+0x2b0>
  402dc6:	4611      	mov	r1, r2
  402dc8:	9800      	ldr	r0, [sp, #0]
  402dca:	f000 f921 	bl	403010 <_malloc_r>
  402dce:	4683      	mov	fp, r0
  402dd0:	2800      	cmp	r0, #0
  402dd2:	d055      	beq.n	402e80 <__sfvwrite_r+0x2e0>
  402dd4:	4652      	mov	r2, sl
  402dd6:	6921      	ldr	r1, [r4, #16]
  402dd8:	f000 fc32 	bl	403640 <memcpy>
  402ddc:	89a3      	ldrh	r3, [r4, #12]
  402dde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402de2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402de6:	81a3      	strh	r3, [r4, #12]
  402de8:	eb0b 000a 	add.w	r0, fp, sl
  402dec:	eba8 030a 	sub.w	r3, r8, sl
  402df0:	f8c4 b010 	str.w	fp, [r4, #16]
  402df4:	f8c4 8014 	str.w	r8, [r4, #20]
  402df8:	6020      	str	r0, [r4, #0]
  402dfa:	60a3      	str	r3, [r4, #8]
  402dfc:	46b8      	mov	r8, r7
  402dfe:	46ba      	mov	sl, r7
  402e00:	46bb      	mov	fp, r7
  402e02:	e721      	b.n	402c48 <__sfvwrite_r+0xa8>
  402e04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402e08:	42b9      	cmp	r1, r7
  402e0a:	bf28      	it	cs
  402e0c:	4639      	movcs	r1, r7
  402e0e:	464a      	mov	r2, r9
  402e10:	fb91 f1f3 	sdiv	r1, r1, r3
  402e14:	9800      	ldr	r0, [sp, #0]
  402e16:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402e18:	fb03 f301 	mul.w	r3, r3, r1
  402e1c:	69e1      	ldr	r1, [r4, #28]
  402e1e:	47b0      	blx	r6
  402e20:	f1b0 0a00 	subs.w	sl, r0, #0
  402e24:	f73f af1b 	bgt.w	402c5e <__sfvwrite_r+0xbe>
  402e28:	e738      	b.n	402c9c <__sfvwrite_r+0xfc>
  402e2a:	461a      	mov	r2, r3
  402e2c:	4629      	mov	r1, r5
  402e2e:	9301      	str	r3, [sp, #4]
  402e30:	f000 fca0 	bl	403774 <memmove>
  402e34:	6822      	ldr	r2, [r4, #0]
  402e36:	9b01      	ldr	r3, [sp, #4]
  402e38:	9800      	ldr	r0, [sp, #0]
  402e3a:	441a      	add	r2, r3
  402e3c:	6022      	str	r2, [r4, #0]
  402e3e:	4621      	mov	r1, r4
  402e40:	f7ff fc4a 	bl	4026d8 <_fflush_r>
  402e44:	9b01      	ldr	r3, [sp, #4]
  402e46:	2800      	cmp	r0, #0
  402e48:	f47f af28 	bne.w	402c9c <__sfvwrite_r+0xfc>
  402e4c:	461f      	mov	r7, r3
  402e4e:	e750      	b.n	402cf2 <__sfvwrite_r+0x152>
  402e50:	9800      	ldr	r0, [sp, #0]
  402e52:	f000 fcff 	bl	403854 <_realloc_r>
  402e56:	4683      	mov	fp, r0
  402e58:	2800      	cmp	r0, #0
  402e5a:	d1c5      	bne.n	402de8 <__sfvwrite_r+0x248>
  402e5c:	9d00      	ldr	r5, [sp, #0]
  402e5e:	6921      	ldr	r1, [r4, #16]
  402e60:	4628      	mov	r0, r5
  402e62:	f7ff fdb7 	bl	4029d4 <_free_r>
  402e66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e6a:	220c      	movs	r2, #12
  402e6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402e70:	602a      	str	r2, [r5, #0]
  402e72:	e715      	b.n	402ca0 <__sfvwrite_r+0x100>
  402e74:	f106 0901 	add.w	r9, r6, #1
  402e78:	e722      	b.n	402cc0 <__sfvwrite_r+0x120>
  402e7a:	f04f 30ff 	mov.w	r0, #4294967295
  402e7e:	e6bf      	b.n	402c00 <__sfvwrite_r+0x60>
  402e80:	9a00      	ldr	r2, [sp, #0]
  402e82:	230c      	movs	r3, #12
  402e84:	6013      	str	r3, [r2, #0]
  402e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e8a:	e709      	b.n	402ca0 <__sfvwrite_r+0x100>
  402e8c:	7ffffc00 	.word	0x7ffffc00

00402e90 <_fwalk_reent>:
  402e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402e94:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402e98:	d01f      	beq.n	402eda <_fwalk_reent+0x4a>
  402e9a:	4688      	mov	r8, r1
  402e9c:	4606      	mov	r6, r0
  402e9e:	f04f 0900 	mov.w	r9, #0
  402ea2:	687d      	ldr	r5, [r7, #4]
  402ea4:	68bc      	ldr	r4, [r7, #8]
  402ea6:	3d01      	subs	r5, #1
  402ea8:	d411      	bmi.n	402ece <_fwalk_reent+0x3e>
  402eaa:	89a3      	ldrh	r3, [r4, #12]
  402eac:	2b01      	cmp	r3, #1
  402eae:	f105 35ff 	add.w	r5, r5, #4294967295
  402eb2:	d908      	bls.n	402ec6 <_fwalk_reent+0x36>
  402eb4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402eb8:	3301      	adds	r3, #1
  402eba:	4621      	mov	r1, r4
  402ebc:	4630      	mov	r0, r6
  402ebe:	d002      	beq.n	402ec6 <_fwalk_reent+0x36>
  402ec0:	47c0      	blx	r8
  402ec2:	ea49 0900 	orr.w	r9, r9, r0
  402ec6:	1c6b      	adds	r3, r5, #1
  402ec8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402ecc:	d1ed      	bne.n	402eaa <_fwalk_reent+0x1a>
  402ece:	683f      	ldr	r7, [r7, #0]
  402ed0:	2f00      	cmp	r7, #0
  402ed2:	d1e6      	bne.n	402ea2 <_fwalk_reent+0x12>
  402ed4:	4648      	mov	r0, r9
  402ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402eda:	46b9      	mov	r9, r7
  402edc:	4648      	mov	r0, r9
  402ede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402ee2:	bf00      	nop

00402ee4 <__locale_mb_cur_max>:
  402ee4:	4b04      	ldr	r3, [pc, #16]	; (402ef8 <__locale_mb_cur_max+0x14>)
  402ee6:	4a05      	ldr	r2, [pc, #20]	; (402efc <__locale_mb_cur_max+0x18>)
  402ee8:	681b      	ldr	r3, [r3, #0]
  402eea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402eec:	2b00      	cmp	r3, #0
  402eee:	bf08      	it	eq
  402ef0:	4613      	moveq	r3, r2
  402ef2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402ef6:	4770      	bx	lr
  402ef8:	20400008 	.word	0x20400008
  402efc:	2040043c 	.word	0x2040043c

00402f00 <__retarget_lock_init_recursive>:
  402f00:	4770      	bx	lr
  402f02:	bf00      	nop

00402f04 <__retarget_lock_close_recursive>:
  402f04:	4770      	bx	lr
  402f06:	bf00      	nop

00402f08 <__retarget_lock_acquire_recursive>:
  402f08:	4770      	bx	lr
  402f0a:	bf00      	nop

00402f0c <__retarget_lock_release_recursive>:
  402f0c:	4770      	bx	lr
  402f0e:	bf00      	nop

00402f10 <__swhatbuf_r>:
  402f10:	b570      	push	{r4, r5, r6, lr}
  402f12:	460c      	mov	r4, r1
  402f14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402f18:	2900      	cmp	r1, #0
  402f1a:	b090      	sub	sp, #64	; 0x40
  402f1c:	4615      	mov	r5, r2
  402f1e:	461e      	mov	r6, r3
  402f20:	db14      	blt.n	402f4c <__swhatbuf_r+0x3c>
  402f22:	aa01      	add	r2, sp, #4
  402f24:	f001 f80e 	bl	403f44 <_fstat_r>
  402f28:	2800      	cmp	r0, #0
  402f2a:	db0f      	blt.n	402f4c <__swhatbuf_r+0x3c>
  402f2c:	9a02      	ldr	r2, [sp, #8]
  402f2e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402f32:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402f36:	fab2 f282 	clz	r2, r2
  402f3a:	0952      	lsrs	r2, r2, #5
  402f3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402f40:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402f44:	6032      	str	r2, [r6, #0]
  402f46:	602b      	str	r3, [r5, #0]
  402f48:	b010      	add	sp, #64	; 0x40
  402f4a:	bd70      	pop	{r4, r5, r6, pc}
  402f4c:	89a2      	ldrh	r2, [r4, #12]
  402f4e:	2300      	movs	r3, #0
  402f50:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402f54:	6033      	str	r3, [r6, #0]
  402f56:	d004      	beq.n	402f62 <__swhatbuf_r+0x52>
  402f58:	2240      	movs	r2, #64	; 0x40
  402f5a:	4618      	mov	r0, r3
  402f5c:	602a      	str	r2, [r5, #0]
  402f5e:	b010      	add	sp, #64	; 0x40
  402f60:	bd70      	pop	{r4, r5, r6, pc}
  402f62:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402f66:	602b      	str	r3, [r5, #0]
  402f68:	b010      	add	sp, #64	; 0x40
  402f6a:	bd70      	pop	{r4, r5, r6, pc}

00402f6c <__smakebuf_r>:
  402f6c:	898a      	ldrh	r2, [r1, #12]
  402f6e:	0792      	lsls	r2, r2, #30
  402f70:	460b      	mov	r3, r1
  402f72:	d506      	bpl.n	402f82 <__smakebuf_r+0x16>
  402f74:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402f78:	2101      	movs	r1, #1
  402f7a:	601a      	str	r2, [r3, #0]
  402f7c:	611a      	str	r2, [r3, #16]
  402f7e:	6159      	str	r1, [r3, #20]
  402f80:	4770      	bx	lr
  402f82:	b5f0      	push	{r4, r5, r6, r7, lr}
  402f84:	b083      	sub	sp, #12
  402f86:	ab01      	add	r3, sp, #4
  402f88:	466a      	mov	r2, sp
  402f8a:	460c      	mov	r4, r1
  402f8c:	4606      	mov	r6, r0
  402f8e:	f7ff ffbf 	bl	402f10 <__swhatbuf_r>
  402f92:	9900      	ldr	r1, [sp, #0]
  402f94:	4605      	mov	r5, r0
  402f96:	4630      	mov	r0, r6
  402f98:	f000 f83a 	bl	403010 <_malloc_r>
  402f9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402fa0:	b1d8      	cbz	r0, 402fda <__smakebuf_r+0x6e>
  402fa2:	9a01      	ldr	r2, [sp, #4]
  402fa4:	4f15      	ldr	r7, [pc, #84]	; (402ffc <__smakebuf_r+0x90>)
  402fa6:	9900      	ldr	r1, [sp, #0]
  402fa8:	63f7      	str	r7, [r6, #60]	; 0x3c
  402faa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402fae:	81a3      	strh	r3, [r4, #12]
  402fb0:	6020      	str	r0, [r4, #0]
  402fb2:	6120      	str	r0, [r4, #16]
  402fb4:	6161      	str	r1, [r4, #20]
  402fb6:	b91a      	cbnz	r2, 402fc0 <__smakebuf_r+0x54>
  402fb8:	432b      	orrs	r3, r5
  402fba:	81a3      	strh	r3, [r4, #12]
  402fbc:	b003      	add	sp, #12
  402fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402fc0:	4630      	mov	r0, r6
  402fc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402fc6:	f000 ffd1 	bl	403f6c <_isatty_r>
  402fca:	b1a0      	cbz	r0, 402ff6 <__smakebuf_r+0x8a>
  402fcc:	89a3      	ldrh	r3, [r4, #12]
  402fce:	f023 0303 	bic.w	r3, r3, #3
  402fd2:	f043 0301 	orr.w	r3, r3, #1
  402fd6:	b21b      	sxth	r3, r3
  402fd8:	e7ee      	b.n	402fb8 <__smakebuf_r+0x4c>
  402fda:	059a      	lsls	r2, r3, #22
  402fdc:	d4ee      	bmi.n	402fbc <__smakebuf_r+0x50>
  402fde:	f023 0303 	bic.w	r3, r3, #3
  402fe2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402fe6:	f043 0302 	orr.w	r3, r3, #2
  402fea:	2101      	movs	r1, #1
  402fec:	81a3      	strh	r3, [r4, #12]
  402fee:	6022      	str	r2, [r4, #0]
  402ff0:	6122      	str	r2, [r4, #16]
  402ff2:	6161      	str	r1, [r4, #20]
  402ff4:	e7e2      	b.n	402fbc <__smakebuf_r+0x50>
  402ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ffa:	e7dd      	b.n	402fb8 <__smakebuf_r+0x4c>
  402ffc:	0040272d 	.word	0x0040272d

00403000 <malloc>:
  403000:	4b02      	ldr	r3, [pc, #8]	; (40300c <malloc+0xc>)
  403002:	4601      	mov	r1, r0
  403004:	6818      	ldr	r0, [r3, #0]
  403006:	f000 b803 	b.w	403010 <_malloc_r>
  40300a:	bf00      	nop
  40300c:	20400008 	.word	0x20400008

00403010 <_malloc_r>:
  403010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403014:	f101 060b 	add.w	r6, r1, #11
  403018:	2e16      	cmp	r6, #22
  40301a:	b083      	sub	sp, #12
  40301c:	4605      	mov	r5, r0
  40301e:	f240 809e 	bls.w	40315e <_malloc_r+0x14e>
  403022:	f036 0607 	bics.w	r6, r6, #7
  403026:	f100 80bd 	bmi.w	4031a4 <_malloc_r+0x194>
  40302a:	42b1      	cmp	r1, r6
  40302c:	f200 80ba 	bhi.w	4031a4 <_malloc_r+0x194>
  403030:	f000 fc04 	bl	40383c <__malloc_lock>
  403034:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403038:	f0c0 8293 	bcc.w	403562 <_malloc_r+0x552>
  40303c:	0a73      	lsrs	r3, r6, #9
  40303e:	f000 80b8 	beq.w	4031b2 <_malloc_r+0x1a2>
  403042:	2b04      	cmp	r3, #4
  403044:	f200 8179 	bhi.w	40333a <_malloc_r+0x32a>
  403048:	09b3      	lsrs	r3, r6, #6
  40304a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40304e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403052:	00c3      	lsls	r3, r0, #3
  403054:	4fbf      	ldr	r7, [pc, #764]	; (403354 <_malloc_r+0x344>)
  403056:	443b      	add	r3, r7
  403058:	f1a3 0108 	sub.w	r1, r3, #8
  40305c:	685c      	ldr	r4, [r3, #4]
  40305e:	42a1      	cmp	r1, r4
  403060:	d106      	bne.n	403070 <_malloc_r+0x60>
  403062:	e00c      	b.n	40307e <_malloc_r+0x6e>
  403064:	2a00      	cmp	r2, #0
  403066:	f280 80aa 	bge.w	4031be <_malloc_r+0x1ae>
  40306a:	68e4      	ldr	r4, [r4, #12]
  40306c:	42a1      	cmp	r1, r4
  40306e:	d006      	beq.n	40307e <_malloc_r+0x6e>
  403070:	6863      	ldr	r3, [r4, #4]
  403072:	f023 0303 	bic.w	r3, r3, #3
  403076:	1b9a      	subs	r2, r3, r6
  403078:	2a0f      	cmp	r2, #15
  40307a:	ddf3      	ble.n	403064 <_malloc_r+0x54>
  40307c:	4670      	mov	r0, lr
  40307e:	693c      	ldr	r4, [r7, #16]
  403080:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403368 <_malloc_r+0x358>
  403084:	4574      	cmp	r4, lr
  403086:	f000 81ab 	beq.w	4033e0 <_malloc_r+0x3d0>
  40308a:	6863      	ldr	r3, [r4, #4]
  40308c:	f023 0303 	bic.w	r3, r3, #3
  403090:	1b9a      	subs	r2, r3, r6
  403092:	2a0f      	cmp	r2, #15
  403094:	f300 8190 	bgt.w	4033b8 <_malloc_r+0x3a8>
  403098:	2a00      	cmp	r2, #0
  40309a:	f8c7 e014 	str.w	lr, [r7, #20]
  40309e:	f8c7 e010 	str.w	lr, [r7, #16]
  4030a2:	f280 809d 	bge.w	4031e0 <_malloc_r+0x1d0>
  4030a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4030aa:	f080 8161 	bcs.w	403370 <_malloc_r+0x360>
  4030ae:	08db      	lsrs	r3, r3, #3
  4030b0:	f103 0c01 	add.w	ip, r3, #1
  4030b4:	1099      	asrs	r1, r3, #2
  4030b6:	687a      	ldr	r2, [r7, #4]
  4030b8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4030bc:	f8c4 8008 	str.w	r8, [r4, #8]
  4030c0:	2301      	movs	r3, #1
  4030c2:	408b      	lsls	r3, r1
  4030c4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4030c8:	4313      	orrs	r3, r2
  4030ca:	3908      	subs	r1, #8
  4030cc:	60e1      	str	r1, [r4, #12]
  4030ce:	607b      	str	r3, [r7, #4]
  4030d0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4030d4:	f8c8 400c 	str.w	r4, [r8, #12]
  4030d8:	1082      	asrs	r2, r0, #2
  4030da:	2401      	movs	r4, #1
  4030dc:	4094      	lsls	r4, r2
  4030de:	429c      	cmp	r4, r3
  4030e0:	f200 808b 	bhi.w	4031fa <_malloc_r+0x1ea>
  4030e4:	421c      	tst	r4, r3
  4030e6:	d106      	bne.n	4030f6 <_malloc_r+0xe6>
  4030e8:	f020 0003 	bic.w	r0, r0, #3
  4030ec:	0064      	lsls	r4, r4, #1
  4030ee:	421c      	tst	r4, r3
  4030f0:	f100 0004 	add.w	r0, r0, #4
  4030f4:	d0fa      	beq.n	4030ec <_malloc_r+0xdc>
  4030f6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4030fa:	46cc      	mov	ip, r9
  4030fc:	4680      	mov	r8, r0
  4030fe:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403102:	459c      	cmp	ip, r3
  403104:	d107      	bne.n	403116 <_malloc_r+0x106>
  403106:	e16d      	b.n	4033e4 <_malloc_r+0x3d4>
  403108:	2a00      	cmp	r2, #0
  40310a:	f280 817b 	bge.w	403404 <_malloc_r+0x3f4>
  40310e:	68db      	ldr	r3, [r3, #12]
  403110:	459c      	cmp	ip, r3
  403112:	f000 8167 	beq.w	4033e4 <_malloc_r+0x3d4>
  403116:	6859      	ldr	r1, [r3, #4]
  403118:	f021 0103 	bic.w	r1, r1, #3
  40311c:	1b8a      	subs	r2, r1, r6
  40311e:	2a0f      	cmp	r2, #15
  403120:	ddf2      	ble.n	403108 <_malloc_r+0xf8>
  403122:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403126:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40312a:	9300      	str	r3, [sp, #0]
  40312c:	199c      	adds	r4, r3, r6
  40312e:	4628      	mov	r0, r5
  403130:	f046 0601 	orr.w	r6, r6, #1
  403134:	f042 0501 	orr.w	r5, r2, #1
  403138:	605e      	str	r6, [r3, #4]
  40313a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40313e:	f8cc 8008 	str.w	r8, [ip, #8]
  403142:	617c      	str	r4, [r7, #20]
  403144:	613c      	str	r4, [r7, #16]
  403146:	f8c4 e00c 	str.w	lr, [r4, #12]
  40314a:	f8c4 e008 	str.w	lr, [r4, #8]
  40314e:	6065      	str	r5, [r4, #4]
  403150:	505a      	str	r2, [r3, r1]
  403152:	f000 fb79 	bl	403848 <__malloc_unlock>
  403156:	9b00      	ldr	r3, [sp, #0]
  403158:	f103 0408 	add.w	r4, r3, #8
  40315c:	e01e      	b.n	40319c <_malloc_r+0x18c>
  40315e:	2910      	cmp	r1, #16
  403160:	d820      	bhi.n	4031a4 <_malloc_r+0x194>
  403162:	f000 fb6b 	bl	40383c <__malloc_lock>
  403166:	2610      	movs	r6, #16
  403168:	2318      	movs	r3, #24
  40316a:	2002      	movs	r0, #2
  40316c:	4f79      	ldr	r7, [pc, #484]	; (403354 <_malloc_r+0x344>)
  40316e:	443b      	add	r3, r7
  403170:	f1a3 0208 	sub.w	r2, r3, #8
  403174:	685c      	ldr	r4, [r3, #4]
  403176:	4294      	cmp	r4, r2
  403178:	f000 813d 	beq.w	4033f6 <_malloc_r+0x3e6>
  40317c:	6863      	ldr	r3, [r4, #4]
  40317e:	68e1      	ldr	r1, [r4, #12]
  403180:	68a6      	ldr	r6, [r4, #8]
  403182:	f023 0303 	bic.w	r3, r3, #3
  403186:	4423      	add	r3, r4
  403188:	4628      	mov	r0, r5
  40318a:	685a      	ldr	r2, [r3, #4]
  40318c:	60f1      	str	r1, [r6, #12]
  40318e:	f042 0201 	orr.w	r2, r2, #1
  403192:	608e      	str	r6, [r1, #8]
  403194:	605a      	str	r2, [r3, #4]
  403196:	f000 fb57 	bl	403848 <__malloc_unlock>
  40319a:	3408      	adds	r4, #8
  40319c:	4620      	mov	r0, r4
  40319e:	b003      	add	sp, #12
  4031a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031a4:	2400      	movs	r4, #0
  4031a6:	230c      	movs	r3, #12
  4031a8:	4620      	mov	r0, r4
  4031aa:	602b      	str	r3, [r5, #0]
  4031ac:	b003      	add	sp, #12
  4031ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031b2:	2040      	movs	r0, #64	; 0x40
  4031b4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4031b8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4031bc:	e74a      	b.n	403054 <_malloc_r+0x44>
  4031be:	4423      	add	r3, r4
  4031c0:	68e1      	ldr	r1, [r4, #12]
  4031c2:	685a      	ldr	r2, [r3, #4]
  4031c4:	68a6      	ldr	r6, [r4, #8]
  4031c6:	f042 0201 	orr.w	r2, r2, #1
  4031ca:	60f1      	str	r1, [r6, #12]
  4031cc:	4628      	mov	r0, r5
  4031ce:	608e      	str	r6, [r1, #8]
  4031d0:	605a      	str	r2, [r3, #4]
  4031d2:	f000 fb39 	bl	403848 <__malloc_unlock>
  4031d6:	3408      	adds	r4, #8
  4031d8:	4620      	mov	r0, r4
  4031da:	b003      	add	sp, #12
  4031dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031e0:	4423      	add	r3, r4
  4031e2:	4628      	mov	r0, r5
  4031e4:	685a      	ldr	r2, [r3, #4]
  4031e6:	f042 0201 	orr.w	r2, r2, #1
  4031ea:	605a      	str	r2, [r3, #4]
  4031ec:	f000 fb2c 	bl	403848 <__malloc_unlock>
  4031f0:	3408      	adds	r4, #8
  4031f2:	4620      	mov	r0, r4
  4031f4:	b003      	add	sp, #12
  4031f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031fa:	68bc      	ldr	r4, [r7, #8]
  4031fc:	6863      	ldr	r3, [r4, #4]
  4031fe:	f023 0803 	bic.w	r8, r3, #3
  403202:	45b0      	cmp	r8, r6
  403204:	d304      	bcc.n	403210 <_malloc_r+0x200>
  403206:	eba8 0306 	sub.w	r3, r8, r6
  40320a:	2b0f      	cmp	r3, #15
  40320c:	f300 8085 	bgt.w	40331a <_malloc_r+0x30a>
  403210:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40336c <_malloc_r+0x35c>
  403214:	4b50      	ldr	r3, [pc, #320]	; (403358 <_malloc_r+0x348>)
  403216:	f8d9 2000 	ldr.w	r2, [r9]
  40321a:	681b      	ldr	r3, [r3, #0]
  40321c:	3201      	adds	r2, #1
  40321e:	4433      	add	r3, r6
  403220:	eb04 0a08 	add.w	sl, r4, r8
  403224:	f000 8155 	beq.w	4034d2 <_malloc_r+0x4c2>
  403228:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40322c:	330f      	adds	r3, #15
  40322e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403232:	f02b 0b0f 	bic.w	fp, fp, #15
  403236:	4659      	mov	r1, fp
  403238:	4628      	mov	r0, r5
  40323a:	f000 fcb1 	bl	403ba0 <_sbrk_r>
  40323e:	1c41      	adds	r1, r0, #1
  403240:	4602      	mov	r2, r0
  403242:	f000 80fc 	beq.w	40343e <_malloc_r+0x42e>
  403246:	4582      	cmp	sl, r0
  403248:	f200 80f7 	bhi.w	40343a <_malloc_r+0x42a>
  40324c:	4b43      	ldr	r3, [pc, #268]	; (40335c <_malloc_r+0x34c>)
  40324e:	6819      	ldr	r1, [r3, #0]
  403250:	4459      	add	r1, fp
  403252:	6019      	str	r1, [r3, #0]
  403254:	f000 814d 	beq.w	4034f2 <_malloc_r+0x4e2>
  403258:	f8d9 0000 	ldr.w	r0, [r9]
  40325c:	3001      	adds	r0, #1
  40325e:	bf1b      	ittet	ne
  403260:	eba2 0a0a 	subne.w	sl, r2, sl
  403264:	4451      	addne	r1, sl
  403266:	f8c9 2000 	streq.w	r2, [r9]
  40326a:	6019      	strne	r1, [r3, #0]
  40326c:	f012 0107 	ands.w	r1, r2, #7
  403270:	f000 8115 	beq.w	40349e <_malloc_r+0x48e>
  403274:	f1c1 0008 	rsb	r0, r1, #8
  403278:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40327c:	4402      	add	r2, r0
  40327e:	3108      	adds	r1, #8
  403280:	eb02 090b 	add.w	r9, r2, fp
  403284:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403288:	eba1 0909 	sub.w	r9, r1, r9
  40328c:	4649      	mov	r1, r9
  40328e:	4628      	mov	r0, r5
  403290:	9301      	str	r3, [sp, #4]
  403292:	9200      	str	r2, [sp, #0]
  403294:	f000 fc84 	bl	403ba0 <_sbrk_r>
  403298:	1c43      	adds	r3, r0, #1
  40329a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40329e:	f000 8143 	beq.w	403528 <_malloc_r+0x518>
  4032a2:	1a80      	subs	r0, r0, r2
  4032a4:	4448      	add	r0, r9
  4032a6:	f040 0001 	orr.w	r0, r0, #1
  4032aa:	6819      	ldr	r1, [r3, #0]
  4032ac:	60ba      	str	r2, [r7, #8]
  4032ae:	4449      	add	r1, r9
  4032b0:	42bc      	cmp	r4, r7
  4032b2:	6050      	str	r0, [r2, #4]
  4032b4:	6019      	str	r1, [r3, #0]
  4032b6:	d017      	beq.n	4032e8 <_malloc_r+0x2d8>
  4032b8:	f1b8 0f0f 	cmp.w	r8, #15
  4032bc:	f240 80fb 	bls.w	4034b6 <_malloc_r+0x4a6>
  4032c0:	6860      	ldr	r0, [r4, #4]
  4032c2:	f1a8 020c 	sub.w	r2, r8, #12
  4032c6:	f022 0207 	bic.w	r2, r2, #7
  4032ca:	eb04 0e02 	add.w	lr, r4, r2
  4032ce:	f000 0001 	and.w	r0, r0, #1
  4032d2:	f04f 0c05 	mov.w	ip, #5
  4032d6:	4310      	orrs	r0, r2
  4032d8:	2a0f      	cmp	r2, #15
  4032da:	6060      	str	r0, [r4, #4]
  4032dc:	f8ce c004 	str.w	ip, [lr, #4]
  4032e0:	f8ce c008 	str.w	ip, [lr, #8]
  4032e4:	f200 8117 	bhi.w	403516 <_malloc_r+0x506>
  4032e8:	4b1d      	ldr	r3, [pc, #116]	; (403360 <_malloc_r+0x350>)
  4032ea:	68bc      	ldr	r4, [r7, #8]
  4032ec:	681a      	ldr	r2, [r3, #0]
  4032ee:	4291      	cmp	r1, r2
  4032f0:	bf88      	it	hi
  4032f2:	6019      	strhi	r1, [r3, #0]
  4032f4:	4b1b      	ldr	r3, [pc, #108]	; (403364 <_malloc_r+0x354>)
  4032f6:	681a      	ldr	r2, [r3, #0]
  4032f8:	4291      	cmp	r1, r2
  4032fa:	6862      	ldr	r2, [r4, #4]
  4032fc:	bf88      	it	hi
  4032fe:	6019      	strhi	r1, [r3, #0]
  403300:	f022 0203 	bic.w	r2, r2, #3
  403304:	4296      	cmp	r6, r2
  403306:	eba2 0306 	sub.w	r3, r2, r6
  40330a:	d801      	bhi.n	403310 <_malloc_r+0x300>
  40330c:	2b0f      	cmp	r3, #15
  40330e:	dc04      	bgt.n	40331a <_malloc_r+0x30a>
  403310:	4628      	mov	r0, r5
  403312:	f000 fa99 	bl	403848 <__malloc_unlock>
  403316:	2400      	movs	r4, #0
  403318:	e740      	b.n	40319c <_malloc_r+0x18c>
  40331a:	19a2      	adds	r2, r4, r6
  40331c:	f043 0301 	orr.w	r3, r3, #1
  403320:	f046 0601 	orr.w	r6, r6, #1
  403324:	6066      	str	r6, [r4, #4]
  403326:	4628      	mov	r0, r5
  403328:	60ba      	str	r2, [r7, #8]
  40332a:	6053      	str	r3, [r2, #4]
  40332c:	f000 fa8c 	bl	403848 <__malloc_unlock>
  403330:	3408      	adds	r4, #8
  403332:	4620      	mov	r0, r4
  403334:	b003      	add	sp, #12
  403336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40333a:	2b14      	cmp	r3, #20
  40333c:	d971      	bls.n	403422 <_malloc_r+0x412>
  40333e:	2b54      	cmp	r3, #84	; 0x54
  403340:	f200 80a3 	bhi.w	40348a <_malloc_r+0x47a>
  403344:	0b33      	lsrs	r3, r6, #12
  403346:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40334a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40334e:	00c3      	lsls	r3, r0, #3
  403350:	e680      	b.n	403054 <_malloc_r+0x44>
  403352:	bf00      	nop
  403354:	204005a8 	.word	0x204005a8
  403358:	20400a88 	.word	0x20400a88
  40335c:	20400a58 	.word	0x20400a58
  403360:	20400a80 	.word	0x20400a80
  403364:	20400a84 	.word	0x20400a84
  403368:	204005b0 	.word	0x204005b0
  40336c:	204009b0 	.word	0x204009b0
  403370:	0a5a      	lsrs	r2, r3, #9
  403372:	2a04      	cmp	r2, #4
  403374:	d95b      	bls.n	40342e <_malloc_r+0x41e>
  403376:	2a14      	cmp	r2, #20
  403378:	f200 80ae 	bhi.w	4034d8 <_malloc_r+0x4c8>
  40337c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403380:	00c9      	lsls	r1, r1, #3
  403382:	325b      	adds	r2, #91	; 0x5b
  403384:	eb07 0c01 	add.w	ip, r7, r1
  403388:	5879      	ldr	r1, [r7, r1]
  40338a:	f1ac 0c08 	sub.w	ip, ip, #8
  40338e:	458c      	cmp	ip, r1
  403390:	f000 8088 	beq.w	4034a4 <_malloc_r+0x494>
  403394:	684a      	ldr	r2, [r1, #4]
  403396:	f022 0203 	bic.w	r2, r2, #3
  40339a:	4293      	cmp	r3, r2
  40339c:	d273      	bcs.n	403486 <_malloc_r+0x476>
  40339e:	6889      	ldr	r1, [r1, #8]
  4033a0:	458c      	cmp	ip, r1
  4033a2:	d1f7      	bne.n	403394 <_malloc_r+0x384>
  4033a4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4033a8:	687b      	ldr	r3, [r7, #4]
  4033aa:	60e2      	str	r2, [r4, #12]
  4033ac:	f8c4 c008 	str.w	ip, [r4, #8]
  4033b0:	6094      	str	r4, [r2, #8]
  4033b2:	f8cc 400c 	str.w	r4, [ip, #12]
  4033b6:	e68f      	b.n	4030d8 <_malloc_r+0xc8>
  4033b8:	19a1      	adds	r1, r4, r6
  4033ba:	f046 0c01 	orr.w	ip, r6, #1
  4033be:	f042 0601 	orr.w	r6, r2, #1
  4033c2:	f8c4 c004 	str.w	ip, [r4, #4]
  4033c6:	4628      	mov	r0, r5
  4033c8:	6179      	str	r1, [r7, #20]
  4033ca:	6139      	str	r1, [r7, #16]
  4033cc:	f8c1 e00c 	str.w	lr, [r1, #12]
  4033d0:	f8c1 e008 	str.w	lr, [r1, #8]
  4033d4:	604e      	str	r6, [r1, #4]
  4033d6:	50e2      	str	r2, [r4, r3]
  4033d8:	f000 fa36 	bl	403848 <__malloc_unlock>
  4033dc:	3408      	adds	r4, #8
  4033de:	e6dd      	b.n	40319c <_malloc_r+0x18c>
  4033e0:	687b      	ldr	r3, [r7, #4]
  4033e2:	e679      	b.n	4030d8 <_malloc_r+0xc8>
  4033e4:	f108 0801 	add.w	r8, r8, #1
  4033e8:	f018 0f03 	tst.w	r8, #3
  4033ec:	f10c 0c08 	add.w	ip, ip, #8
  4033f0:	f47f ae85 	bne.w	4030fe <_malloc_r+0xee>
  4033f4:	e02d      	b.n	403452 <_malloc_r+0x442>
  4033f6:	68dc      	ldr	r4, [r3, #12]
  4033f8:	42a3      	cmp	r3, r4
  4033fa:	bf08      	it	eq
  4033fc:	3002      	addeq	r0, #2
  4033fe:	f43f ae3e 	beq.w	40307e <_malloc_r+0x6e>
  403402:	e6bb      	b.n	40317c <_malloc_r+0x16c>
  403404:	4419      	add	r1, r3
  403406:	461c      	mov	r4, r3
  403408:	684a      	ldr	r2, [r1, #4]
  40340a:	68db      	ldr	r3, [r3, #12]
  40340c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403410:	f042 0201 	orr.w	r2, r2, #1
  403414:	604a      	str	r2, [r1, #4]
  403416:	4628      	mov	r0, r5
  403418:	60f3      	str	r3, [r6, #12]
  40341a:	609e      	str	r6, [r3, #8]
  40341c:	f000 fa14 	bl	403848 <__malloc_unlock>
  403420:	e6bc      	b.n	40319c <_malloc_r+0x18c>
  403422:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403426:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40342a:	00c3      	lsls	r3, r0, #3
  40342c:	e612      	b.n	403054 <_malloc_r+0x44>
  40342e:	099a      	lsrs	r2, r3, #6
  403430:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403434:	00c9      	lsls	r1, r1, #3
  403436:	3238      	adds	r2, #56	; 0x38
  403438:	e7a4      	b.n	403384 <_malloc_r+0x374>
  40343a:	42bc      	cmp	r4, r7
  40343c:	d054      	beq.n	4034e8 <_malloc_r+0x4d8>
  40343e:	68bc      	ldr	r4, [r7, #8]
  403440:	6862      	ldr	r2, [r4, #4]
  403442:	f022 0203 	bic.w	r2, r2, #3
  403446:	e75d      	b.n	403304 <_malloc_r+0x2f4>
  403448:	f859 3908 	ldr.w	r3, [r9], #-8
  40344c:	4599      	cmp	r9, r3
  40344e:	f040 8086 	bne.w	40355e <_malloc_r+0x54e>
  403452:	f010 0f03 	tst.w	r0, #3
  403456:	f100 30ff 	add.w	r0, r0, #4294967295
  40345a:	d1f5      	bne.n	403448 <_malloc_r+0x438>
  40345c:	687b      	ldr	r3, [r7, #4]
  40345e:	ea23 0304 	bic.w	r3, r3, r4
  403462:	607b      	str	r3, [r7, #4]
  403464:	0064      	lsls	r4, r4, #1
  403466:	429c      	cmp	r4, r3
  403468:	f63f aec7 	bhi.w	4031fa <_malloc_r+0x1ea>
  40346c:	2c00      	cmp	r4, #0
  40346e:	f43f aec4 	beq.w	4031fa <_malloc_r+0x1ea>
  403472:	421c      	tst	r4, r3
  403474:	4640      	mov	r0, r8
  403476:	f47f ae3e 	bne.w	4030f6 <_malloc_r+0xe6>
  40347a:	0064      	lsls	r4, r4, #1
  40347c:	421c      	tst	r4, r3
  40347e:	f100 0004 	add.w	r0, r0, #4
  403482:	d0fa      	beq.n	40347a <_malloc_r+0x46a>
  403484:	e637      	b.n	4030f6 <_malloc_r+0xe6>
  403486:	468c      	mov	ip, r1
  403488:	e78c      	b.n	4033a4 <_malloc_r+0x394>
  40348a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40348e:	d815      	bhi.n	4034bc <_malloc_r+0x4ac>
  403490:	0bf3      	lsrs	r3, r6, #15
  403492:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403496:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40349a:	00c3      	lsls	r3, r0, #3
  40349c:	e5da      	b.n	403054 <_malloc_r+0x44>
  40349e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4034a2:	e6ed      	b.n	403280 <_malloc_r+0x270>
  4034a4:	687b      	ldr	r3, [r7, #4]
  4034a6:	1092      	asrs	r2, r2, #2
  4034a8:	2101      	movs	r1, #1
  4034aa:	fa01 f202 	lsl.w	r2, r1, r2
  4034ae:	4313      	orrs	r3, r2
  4034b0:	607b      	str	r3, [r7, #4]
  4034b2:	4662      	mov	r2, ip
  4034b4:	e779      	b.n	4033aa <_malloc_r+0x39a>
  4034b6:	2301      	movs	r3, #1
  4034b8:	6053      	str	r3, [r2, #4]
  4034ba:	e729      	b.n	403310 <_malloc_r+0x300>
  4034bc:	f240 5254 	movw	r2, #1364	; 0x554
  4034c0:	4293      	cmp	r3, r2
  4034c2:	d822      	bhi.n	40350a <_malloc_r+0x4fa>
  4034c4:	0cb3      	lsrs	r3, r6, #18
  4034c6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4034ca:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4034ce:	00c3      	lsls	r3, r0, #3
  4034d0:	e5c0      	b.n	403054 <_malloc_r+0x44>
  4034d2:	f103 0b10 	add.w	fp, r3, #16
  4034d6:	e6ae      	b.n	403236 <_malloc_r+0x226>
  4034d8:	2a54      	cmp	r2, #84	; 0x54
  4034da:	d829      	bhi.n	403530 <_malloc_r+0x520>
  4034dc:	0b1a      	lsrs	r2, r3, #12
  4034de:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4034e2:	00c9      	lsls	r1, r1, #3
  4034e4:	326e      	adds	r2, #110	; 0x6e
  4034e6:	e74d      	b.n	403384 <_malloc_r+0x374>
  4034e8:	4b20      	ldr	r3, [pc, #128]	; (40356c <_malloc_r+0x55c>)
  4034ea:	6819      	ldr	r1, [r3, #0]
  4034ec:	4459      	add	r1, fp
  4034ee:	6019      	str	r1, [r3, #0]
  4034f0:	e6b2      	b.n	403258 <_malloc_r+0x248>
  4034f2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4034f6:	2800      	cmp	r0, #0
  4034f8:	f47f aeae 	bne.w	403258 <_malloc_r+0x248>
  4034fc:	eb08 030b 	add.w	r3, r8, fp
  403500:	68ba      	ldr	r2, [r7, #8]
  403502:	f043 0301 	orr.w	r3, r3, #1
  403506:	6053      	str	r3, [r2, #4]
  403508:	e6ee      	b.n	4032e8 <_malloc_r+0x2d8>
  40350a:	207f      	movs	r0, #127	; 0x7f
  40350c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403510:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403514:	e59e      	b.n	403054 <_malloc_r+0x44>
  403516:	f104 0108 	add.w	r1, r4, #8
  40351a:	4628      	mov	r0, r5
  40351c:	9300      	str	r3, [sp, #0]
  40351e:	f7ff fa59 	bl	4029d4 <_free_r>
  403522:	9b00      	ldr	r3, [sp, #0]
  403524:	6819      	ldr	r1, [r3, #0]
  403526:	e6df      	b.n	4032e8 <_malloc_r+0x2d8>
  403528:	2001      	movs	r0, #1
  40352a:	f04f 0900 	mov.w	r9, #0
  40352e:	e6bc      	b.n	4032aa <_malloc_r+0x29a>
  403530:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403534:	d805      	bhi.n	403542 <_malloc_r+0x532>
  403536:	0bda      	lsrs	r2, r3, #15
  403538:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40353c:	00c9      	lsls	r1, r1, #3
  40353e:	3277      	adds	r2, #119	; 0x77
  403540:	e720      	b.n	403384 <_malloc_r+0x374>
  403542:	f240 5154 	movw	r1, #1364	; 0x554
  403546:	428a      	cmp	r2, r1
  403548:	d805      	bhi.n	403556 <_malloc_r+0x546>
  40354a:	0c9a      	lsrs	r2, r3, #18
  40354c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403550:	00c9      	lsls	r1, r1, #3
  403552:	327c      	adds	r2, #124	; 0x7c
  403554:	e716      	b.n	403384 <_malloc_r+0x374>
  403556:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40355a:	227e      	movs	r2, #126	; 0x7e
  40355c:	e712      	b.n	403384 <_malloc_r+0x374>
  40355e:	687b      	ldr	r3, [r7, #4]
  403560:	e780      	b.n	403464 <_malloc_r+0x454>
  403562:	08f0      	lsrs	r0, r6, #3
  403564:	f106 0308 	add.w	r3, r6, #8
  403568:	e600      	b.n	40316c <_malloc_r+0x15c>
  40356a:	bf00      	nop
  40356c:	20400a58 	.word	0x20400a58

00403570 <__ascii_mbtowc>:
  403570:	b082      	sub	sp, #8
  403572:	b149      	cbz	r1, 403588 <__ascii_mbtowc+0x18>
  403574:	b15a      	cbz	r2, 40358e <__ascii_mbtowc+0x1e>
  403576:	b16b      	cbz	r3, 403594 <__ascii_mbtowc+0x24>
  403578:	7813      	ldrb	r3, [r2, #0]
  40357a:	600b      	str	r3, [r1, #0]
  40357c:	7812      	ldrb	r2, [r2, #0]
  40357e:	1c10      	adds	r0, r2, #0
  403580:	bf18      	it	ne
  403582:	2001      	movne	r0, #1
  403584:	b002      	add	sp, #8
  403586:	4770      	bx	lr
  403588:	a901      	add	r1, sp, #4
  40358a:	2a00      	cmp	r2, #0
  40358c:	d1f3      	bne.n	403576 <__ascii_mbtowc+0x6>
  40358e:	4610      	mov	r0, r2
  403590:	b002      	add	sp, #8
  403592:	4770      	bx	lr
  403594:	f06f 0001 	mvn.w	r0, #1
  403598:	e7f4      	b.n	403584 <__ascii_mbtowc+0x14>
  40359a:	bf00      	nop
  40359c:	0000      	movs	r0, r0
	...

004035a0 <memchr>:
  4035a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4035a4:	2a10      	cmp	r2, #16
  4035a6:	db2b      	blt.n	403600 <memchr+0x60>
  4035a8:	f010 0f07 	tst.w	r0, #7
  4035ac:	d008      	beq.n	4035c0 <memchr+0x20>
  4035ae:	f810 3b01 	ldrb.w	r3, [r0], #1
  4035b2:	3a01      	subs	r2, #1
  4035b4:	428b      	cmp	r3, r1
  4035b6:	d02d      	beq.n	403614 <memchr+0x74>
  4035b8:	f010 0f07 	tst.w	r0, #7
  4035bc:	b342      	cbz	r2, 403610 <memchr+0x70>
  4035be:	d1f6      	bne.n	4035ae <memchr+0xe>
  4035c0:	b4f0      	push	{r4, r5, r6, r7}
  4035c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4035c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4035ca:	f022 0407 	bic.w	r4, r2, #7
  4035ce:	f07f 0700 	mvns.w	r7, #0
  4035d2:	2300      	movs	r3, #0
  4035d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4035d8:	3c08      	subs	r4, #8
  4035da:	ea85 0501 	eor.w	r5, r5, r1
  4035de:	ea86 0601 	eor.w	r6, r6, r1
  4035e2:	fa85 f547 	uadd8	r5, r5, r7
  4035e6:	faa3 f587 	sel	r5, r3, r7
  4035ea:	fa86 f647 	uadd8	r6, r6, r7
  4035ee:	faa5 f687 	sel	r6, r5, r7
  4035f2:	b98e      	cbnz	r6, 403618 <memchr+0x78>
  4035f4:	d1ee      	bne.n	4035d4 <memchr+0x34>
  4035f6:	bcf0      	pop	{r4, r5, r6, r7}
  4035f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4035fc:	f002 0207 	and.w	r2, r2, #7
  403600:	b132      	cbz	r2, 403610 <memchr+0x70>
  403602:	f810 3b01 	ldrb.w	r3, [r0], #1
  403606:	3a01      	subs	r2, #1
  403608:	ea83 0301 	eor.w	r3, r3, r1
  40360c:	b113      	cbz	r3, 403614 <memchr+0x74>
  40360e:	d1f8      	bne.n	403602 <memchr+0x62>
  403610:	2000      	movs	r0, #0
  403612:	4770      	bx	lr
  403614:	3801      	subs	r0, #1
  403616:	4770      	bx	lr
  403618:	2d00      	cmp	r5, #0
  40361a:	bf06      	itte	eq
  40361c:	4635      	moveq	r5, r6
  40361e:	3803      	subeq	r0, #3
  403620:	3807      	subne	r0, #7
  403622:	f015 0f01 	tst.w	r5, #1
  403626:	d107      	bne.n	403638 <memchr+0x98>
  403628:	3001      	adds	r0, #1
  40362a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40362e:	bf02      	ittt	eq
  403630:	3001      	addeq	r0, #1
  403632:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403636:	3001      	addeq	r0, #1
  403638:	bcf0      	pop	{r4, r5, r6, r7}
  40363a:	3801      	subs	r0, #1
  40363c:	4770      	bx	lr
  40363e:	bf00      	nop

00403640 <memcpy>:
  403640:	4684      	mov	ip, r0
  403642:	ea41 0300 	orr.w	r3, r1, r0
  403646:	f013 0303 	ands.w	r3, r3, #3
  40364a:	d16d      	bne.n	403728 <memcpy+0xe8>
  40364c:	3a40      	subs	r2, #64	; 0x40
  40364e:	d341      	bcc.n	4036d4 <memcpy+0x94>
  403650:	f851 3b04 	ldr.w	r3, [r1], #4
  403654:	f840 3b04 	str.w	r3, [r0], #4
  403658:	f851 3b04 	ldr.w	r3, [r1], #4
  40365c:	f840 3b04 	str.w	r3, [r0], #4
  403660:	f851 3b04 	ldr.w	r3, [r1], #4
  403664:	f840 3b04 	str.w	r3, [r0], #4
  403668:	f851 3b04 	ldr.w	r3, [r1], #4
  40366c:	f840 3b04 	str.w	r3, [r0], #4
  403670:	f851 3b04 	ldr.w	r3, [r1], #4
  403674:	f840 3b04 	str.w	r3, [r0], #4
  403678:	f851 3b04 	ldr.w	r3, [r1], #4
  40367c:	f840 3b04 	str.w	r3, [r0], #4
  403680:	f851 3b04 	ldr.w	r3, [r1], #4
  403684:	f840 3b04 	str.w	r3, [r0], #4
  403688:	f851 3b04 	ldr.w	r3, [r1], #4
  40368c:	f840 3b04 	str.w	r3, [r0], #4
  403690:	f851 3b04 	ldr.w	r3, [r1], #4
  403694:	f840 3b04 	str.w	r3, [r0], #4
  403698:	f851 3b04 	ldr.w	r3, [r1], #4
  40369c:	f840 3b04 	str.w	r3, [r0], #4
  4036a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036a4:	f840 3b04 	str.w	r3, [r0], #4
  4036a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036ac:	f840 3b04 	str.w	r3, [r0], #4
  4036b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036b4:	f840 3b04 	str.w	r3, [r0], #4
  4036b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036bc:	f840 3b04 	str.w	r3, [r0], #4
  4036c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036c4:	f840 3b04 	str.w	r3, [r0], #4
  4036c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036cc:	f840 3b04 	str.w	r3, [r0], #4
  4036d0:	3a40      	subs	r2, #64	; 0x40
  4036d2:	d2bd      	bcs.n	403650 <memcpy+0x10>
  4036d4:	3230      	adds	r2, #48	; 0x30
  4036d6:	d311      	bcc.n	4036fc <memcpy+0xbc>
  4036d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036dc:	f840 3b04 	str.w	r3, [r0], #4
  4036e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036e4:	f840 3b04 	str.w	r3, [r0], #4
  4036e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036ec:	f840 3b04 	str.w	r3, [r0], #4
  4036f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036f4:	f840 3b04 	str.w	r3, [r0], #4
  4036f8:	3a10      	subs	r2, #16
  4036fa:	d2ed      	bcs.n	4036d8 <memcpy+0x98>
  4036fc:	320c      	adds	r2, #12
  4036fe:	d305      	bcc.n	40370c <memcpy+0xcc>
  403700:	f851 3b04 	ldr.w	r3, [r1], #4
  403704:	f840 3b04 	str.w	r3, [r0], #4
  403708:	3a04      	subs	r2, #4
  40370a:	d2f9      	bcs.n	403700 <memcpy+0xc0>
  40370c:	3204      	adds	r2, #4
  40370e:	d008      	beq.n	403722 <memcpy+0xe2>
  403710:	07d2      	lsls	r2, r2, #31
  403712:	bf1c      	itt	ne
  403714:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403718:	f800 3b01 	strbne.w	r3, [r0], #1
  40371c:	d301      	bcc.n	403722 <memcpy+0xe2>
  40371e:	880b      	ldrh	r3, [r1, #0]
  403720:	8003      	strh	r3, [r0, #0]
  403722:	4660      	mov	r0, ip
  403724:	4770      	bx	lr
  403726:	bf00      	nop
  403728:	2a08      	cmp	r2, #8
  40372a:	d313      	bcc.n	403754 <memcpy+0x114>
  40372c:	078b      	lsls	r3, r1, #30
  40372e:	d08d      	beq.n	40364c <memcpy+0xc>
  403730:	f010 0303 	ands.w	r3, r0, #3
  403734:	d08a      	beq.n	40364c <memcpy+0xc>
  403736:	f1c3 0304 	rsb	r3, r3, #4
  40373a:	1ad2      	subs	r2, r2, r3
  40373c:	07db      	lsls	r3, r3, #31
  40373e:	bf1c      	itt	ne
  403740:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403744:	f800 3b01 	strbne.w	r3, [r0], #1
  403748:	d380      	bcc.n	40364c <memcpy+0xc>
  40374a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40374e:	f820 3b02 	strh.w	r3, [r0], #2
  403752:	e77b      	b.n	40364c <memcpy+0xc>
  403754:	3a04      	subs	r2, #4
  403756:	d3d9      	bcc.n	40370c <memcpy+0xcc>
  403758:	3a01      	subs	r2, #1
  40375a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40375e:	f800 3b01 	strb.w	r3, [r0], #1
  403762:	d2f9      	bcs.n	403758 <memcpy+0x118>
  403764:	780b      	ldrb	r3, [r1, #0]
  403766:	7003      	strb	r3, [r0, #0]
  403768:	784b      	ldrb	r3, [r1, #1]
  40376a:	7043      	strb	r3, [r0, #1]
  40376c:	788b      	ldrb	r3, [r1, #2]
  40376e:	7083      	strb	r3, [r0, #2]
  403770:	4660      	mov	r0, ip
  403772:	4770      	bx	lr

00403774 <memmove>:
  403774:	4288      	cmp	r0, r1
  403776:	b5f0      	push	{r4, r5, r6, r7, lr}
  403778:	d90d      	bls.n	403796 <memmove+0x22>
  40377a:	188b      	adds	r3, r1, r2
  40377c:	4298      	cmp	r0, r3
  40377e:	d20a      	bcs.n	403796 <memmove+0x22>
  403780:	1884      	adds	r4, r0, r2
  403782:	2a00      	cmp	r2, #0
  403784:	d051      	beq.n	40382a <memmove+0xb6>
  403786:	4622      	mov	r2, r4
  403788:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40378c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403790:	4299      	cmp	r1, r3
  403792:	d1f9      	bne.n	403788 <memmove+0x14>
  403794:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403796:	2a0f      	cmp	r2, #15
  403798:	d948      	bls.n	40382c <memmove+0xb8>
  40379a:	ea41 0300 	orr.w	r3, r1, r0
  40379e:	079b      	lsls	r3, r3, #30
  4037a0:	d146      	bne.n	403830 <memmove+0xbc>
  4037a2:	f100 0410 	add.w	r4, r0, #16
  4037a6:	f101 0310 	add.w	r3, r1, #16
  4037aa:	4615      	mov	r5, r2
  4037ac:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4037b0:	f844 6c10 	str.w	r6, [r4, #-16]
  4037b4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4037b8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4037bc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4037c0:	f844 6c08 	str.w	r6, [r4, #-8]
  4037c4:	3d10      	subs	r5, #16
  4037c6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4037ca:	f844 6c04 	str.w	r6, [r4, #-4]
  4037ce:	2d0f      	cmp	r5, #15
  4037d0:	f103 0310 	add.w	r3, r3, #16
  4037d4:	f104 0410 	add.w	r4, r4, #16
  4037d8:	d8e8      	bhi.n	4037ac <memmove+0x38>
  4037da:	f1a2 0310 	sub.w	r3, r2, #16
  4037de:	f023 030f 	bic.w	r3, r3, #15
  4037e2:	f002 0e0f 	and.w	lr, r2, #15
  4037e6:	3310      	adds	r3, #16
  4037e8:	f1be 0f03 	cmp.w	lr, #3
  4037ec:	4419      	add	r1, r3
  4037ee:	4403      	add	r3, r0
  4037f0:	d921      	bls.n	403836 <memmove+0xc2>
  4037f2:	1f1e      	subs	r6, r3, #4
  4037f4:	460d      	mov	r5, r1
  4037f6:	4674      	mov	r4, lr
  4037f8:	3c04      	subs	r4, #4
  4037fa:	f855 7b04 	ldr.w	r7, [r5], #4
  4037fe:	f846 7f04 	str.w	r7, [r6, #4]!
  403802:	2c03      	cmp	r4, #3
  403804:	d8f8      	bhi.n	4037f8 <memmove+0x84>
  403806:	f1ae 0404 	sub.w	r4, lr, #4
  40380a:	f024 0403 	bic.w	r4, r4, #3
  40380e:	3404      	adds	r4, #4
  403810:	4421      	add	r1, r4
  403812:	4423      	add	r3, r4
  403814:	f002 0203 	and.w	r2, r2, #3
  403818:	b162      	cbz	r2, 403834 <memmove+0xc0>
  40381a:	3b01      	subs	r3, #1
  40381c:	440a      	add	r2, r1
  40381e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403822:	f803 4f01 	strb.w	r4, [r3, #1]!
  403826:	428a      	cmp	r2, r1
  403828:	d1f9      	bne.n	40381e <memmove+0xaa>
  40382a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40382c:	4603      	mov	r3, r0
  40382e:	e7f3      	b.n	403818 <memmove+0xa4>
  403830:	4603      	mov	r3, r0
  403832:	e7f2      	b.n	40381a <memmove+0xa6>
  403834:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403836:	4672      	mov	r2, lr
  403838:	e7ee      	b.n	403818 <memmove+0xa4>
  40383a:	bf00      	nop

0040383c <__malloc_lock>:
  40383c:	4801      	ldr	r0, [pc, #4]	; (403844 <__malloc_lock+0x8>)
  40383e:	f7ff bb63 	b.w	402f08 <__retarget_lock_acquire_recursive>
  403842:	bf00      	nop
  403844:	20400b30 	.word	0x20400b30

00403848 <__malloc_unlock>:
  403848:	4801      	ldr	r0, [pc, #4]	; (403850 <__malloc_unlock+0x8>)
  40384a:	f7ff bb5f 	b.w	402f0c <__retarget_lock_release_recursive>
  40384e:	bf00      	nop
  403850:	20400b30 	.word	0x20400b30

00403854 <_realloc_r>:
  403854:	2900      	cmp	r1, #0
  403856:	f000 8095 	beq.w	403984 <_realloc_r+0x130>
  40385a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40385e:	460d      	mov	r5, r1
  403860:	4616      	mov	r6, r2
  403862:	b083      	sub	sp, #12
  403864:	4680      	mov	r8, r0
  403866:	f106 070b 	add.w	r7, r6, #11
  40386a:	f7ff ffe7 	bl	40383c <__malloc_lock>
  40386e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403872:	2f16      	cmp	r7, #22
  403874:	f02e 0403 	bic.w	r4, lr, #3
  403878:	f1a5 0908 	sub.w	r9, r5, #8
  40387c:	d83c      	bhi.n	4038f8 <_realloc_r+0xa4>
  40387e:	2210      	movs	r2, #16
  403880:	4617      	mov	r7, r2
  403882:	42be      	cmp	r6, r7
  403884:	d83d      	bhi.n	403902 <_realloc_r+0xae>
  403886:	4294      	cmp	r4, r2
  403888:	da43      	bge.n	403912 <_realloc_r+0xbe>
  40388a:	4bc4      	ldr	r3, [pc, #784]	; (403b9c <_realloc_r+0x348>)
  40388c:	6899      	ldr	r1, [r3, #8]
  40388e:	eb09 0004 	add.w	r0, r9, r4
  403892:	4288      	cmp	r0, r1
  403894:	f000 80b4 	beq.w	403a00 <_realloc_r+0x1ac>
  403898:	6843      	ldr	r3, [r0, #4]
  40389a:	f023 0101 	bic.w	r1, r3, #1
  40389e:	4401      	add	r1, r0
  4038a0:	6849      	ldr	r1, [r1, #4]
  4038a2:	07c9      	lsls	r1, r1, #31
  4038a4:	d54c      	bpl.n	403940 <_realloc_r+0xec>
  4038a6:	f01e 0f01 	tst.w	lr, #1
  4038aa:	f000 809b 	beq.w	4039e4 <_realloc_r+0x190>
  4038ae:	4631      	mov	r1, r6
  4038b0:	4640      	mov	r0, r8
  4038b2:	f7ff fbad 	bl	403010 <_malloc_r>
  4038b6:	4606      	mov	r6, r0
  4038b8:	2800      	cmp	r0, #0
  4038ba:	d03a      	beq.n	403932 <_realloc_r+0xde>
  4038bc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4038c0:	f023 0301 	bic.w	r3, r3, #1
  4038c4:	444b      	add	r3, r9
  4038c6:	f1a0 0208 	sub.w	r2, r0, #8
  4038ca:	429a      	cmp	r2, r3
  4038cc:	f000 8121 	beq.w	403b12 <_realloc_r+0x2be>
  4038d0:	1f22      	subs	r2, r4, #4
  4038d2:	2a24      	cmp	r2, #36	; 0x24
  4038d4:	f200 8107 	bhi.w	403ae6 <_realloc_r+0x292>
  4038d8:	2a13      	cmp	r2, #19
  4038da:	f200 80db 	bhi.w	403a94 <_realloc_r+0x240>
  4038de:	4603      	mov	r3, r0
  4038e0:	462a      	mov	r2, r5
  4038e2:	6811      	ldr	r1, [r2, #0]
  4038e4:	6019      	str	r1, [r3, #0]
  4038e6:	6851      	ldr	r1, [r2, #4]
  4038e8:	6059      	str	r1, [r3, #4]
  4038ea:	6892      	ldr	r2, [r2, #8]
  4038ec:	609a      	str	r2, [r3, #8]
  4038ee:	4629      	mov	r1, r5
  4038f0:	4640      	mov	r0, r8
  4038f2:	f7ff f86f 	bl	4029d4 <_free_r>
  4038f6:	e01c      	b.n	403932 <_realloc_r+0xde>
  4038f8:	f027 0707 	bic.w	r7, r7, #7
  4038fc:	2f00      	cmp	r7, #0
  4038fe:	463a      	mov	r2, r7
  403900:	dabf      	bge.n	403882 <_realloc_r+0x2e>
  403902:	2600      	movs	r6, #0
  403904:	230c      	movs	r3, #12
  403906:	4630      	mov	r0, r6
  403908:	f8c8 3000 	str.w	r3, [r8]
  40390c:	b003      	add	sp, #12
  40390e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403912:	462e      	mov	r6, r5
  403914:	1be3      	subs	r3, r4, r7
  403916:	2b0f      	cmp	r3, #15
  403918:	d81e      	bhi.n	403958 <_realloc_r+0x104>
  40391a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40391e:	f003 0301 	and.w	r3, r3, #1
  403922:	4323      	orrs	r3, r4
  403924:	444c      	add	r4, r9
  403926:	f8c9 3004 	str.w	r3, [r9, #4]
  40392a:	6863      	ldr	r3, [r4, #4]
  40392c:	f043 0301 	orr.w	r3, r3, #1
  403930:	6063      	str	r3, [r4, #4]
  403932:	4640      	mov	r0, r8
  403934:	f7ff ff88 	bl	403848 <__malloc_unlock>
  403938:	4630      	mov	r0, r6
  40393a:	b003      	add	sp, #12
  40393c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403940:	f023 0303 	bic.w	r3, r3, #3
  403944:	18e1      	adds	r1, r4, r3
  403946:	4291      	cmp	r1, r2
  403948:	db1f      	blt.n	40398a <_realloc_r+0x136>
  40394a:	68c3      	ldr	r3, [r0, #12]
  40394c:	6882      	ldr	r2, [r0, #8]
  40394e:	462e      	mov	r6, r5
  403950:	60d3      	str	r3, [r2, #12]
  403952:	460c      	mov	r4, r1
  403954:	609a      	str	r2, [r3, #8]
  403956:	e7dd      	b.n	403914 <_realloc_r+0xc0>
  403958:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40395c:	eb09 0107 	add.w	r1, r9, r7
  403960:	f002 0201 	and.w	r2, r2, #1
  403964:	444c      	add	r4, r9
  403966:	f043 0301 	orr.w	r3, r3, #1
  40396a:	4317      	orrs	r7, r2
  40396c:	f8c9 7004 	str.w	r7, [r9, #4]
  403970:	604b      	str	r3, [r1, #4]
  403972:	6863      	ldr	r3, [r4, #4]
  403974:	f043 0301 	orr.w	r3, r3, #1
  403978:	3108      	adds	r1, #8
  40397a:	6063      	str	r3, [r4, #4]
  40397c:	4640      	mov	r0, r8
  40397e:	f7ff f829 	bl	4029d4 <_free_r>
  403982:	e7d6      	b.n	403932 <_realloc_r+0xde>
  403984:	4611      	mov	r1, r2
  403986:	f7ff bb43 	b.w	403010 <_malloc_r>
  40398a:	f01e 0f01 	tst.w	lr, #1
  40398e:	d18e      	bne.n	4038ae <_realloc_r+0x5a>
  403990:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403994:	eba9 0a01 	sub.w	sl, r9, r1
  403998:	f8da 1004 	ldr.w	r1, [sl, #4]
  40399c:	f021 0103 	bic.w	r1, r1, #3
  4039a0:	440b      	add	r3, r1
  4039a2:	4423      	add	r3, r4
  4039a4:	4293      	cmp	r3, r2
  4039a6:	db25      	blt.n	4039f4 <_realloc_r+0x1a0>
  4039a8:	68c2      	ldr	r2, [r0, #12]
  4039aa:	6881      	ldr	r1, [r0, #8]
  4039ac:	4656      	mov	r6, sl
  4039ae:	60ca      	str	r2, [r1, #12]
  4039b0:	6091      	str	r1, [r2, #8]
  4039b2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4039b6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4039ba:	1f22      	subs	r2, r4, #4
  4039bc:	2a24      	cmp	r2, #36	; 0x24
  4039be:	60c1      	str	r1, [r0, #12]
  4039c0:	6088      	str	r0, [r1, #8]
  4039c2:	f200 8094 	bhi.w	403aee <_realloc_r+0x29a>
  4039c6:	2a13      	cmp	r2, #19
  4039c8:	d96f      	bls.n	403aaa <_realloc_r+0x256>
  4039ca:	6829      	ldr	r1, [r5, #0]
  4039cc:	f8ca 1008 	str.w	r1, [sl, #8]
  4039d0:	6869      	ldr	r1, [r5, #4]
  4039d2:	f8ca 100c 	str.w	r1, [sl, #12]
  4039d6:	2a1b      	cmp	r2, #27
  4039d8:	f200 80a2 	bhi.w	403b20 <_realloc_r+0x2cc>
  4039dc:	3508      	adds	r5, #8
  4039de:	f10a 0210 	add.w	r2, sl, #16
  4039e2:	e063      	b.n	403aac <_realloc_r+0x258>
  4039e4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4039e8:	eba9 0a03 	sub.w	sl, r9, r3
  4039ec:	f8da 1004 	ldr.w	r1, [sl, #4]
  4039f0:	f021 0103 	bic.w	r1, r1, #3
  4039f4:	1863      	adds	r3, r4, r1
  4039f6:	4293      	cmp	r3, r2
  4039f8:	f6ff af59 	blt.w	4038ae <_realloc_r+0x5a>
  4039fc:	4656      	mov	r6, sl
  4039fe:	e7d8      	b.n	4039b2 <_realloc_r+0x15e>
  403a00:	6841      	ldr	r1, [r0, #4]
  403a02:	f021 0b03 	bic.w	fp, r1, #3
  403a06:	44a3      	add	fp, r4
  403a08:	f107 0010 	add.w	r0, r7, #16
  403a0c:	4583      	cmp	fp, r0
  403a0e:	da56      	bge.n	403abe <_realloc_r+0x26a>
  403a10:	f01e 0f01 	tst.w	lr, #1
  403a14:	f47f af4b 	bne.w	4038ae <_realloc_r+0x5a>
  403a18:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403a1c:	eba9 0a01 	sub.w	sl, r9, r1
  403a20:	f8da 1004 	ldr.w	r1, [sl, #4]
  403a24:	f021 0103 	bic.w	r1, r1, #3
  403a28:	448b      	add	fp, r1
  403a2a:	4558      	cmp	r0, fp
  403a2c:	dce2      	bgt.n	4039f4 <_realloc_r+0x1a0>
  403a2e:	4656      	mov	r6, sl
  403a30:	f8da 100c 	ldr.w	r1, [sl, #12]
  403a34:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403a38:	1f22      	subs	r2, r4, #4
  403a3a:	2a24      	cmp	r2, #36	; 0x24
  403a3c:	60c1      	str	r1, [r0, #12]
  403a3e:	6088      	str	r0, [r1, #8]
  403a40:	f200 808f 	bhi.w	403b62 <_realloc_r+0x30e>
  403a44:	2a13      	cmp	r2, #19
  403a46:	f240 808a 	bls.w	403b5e <_realloc_r+0x30a>
  403a4a:	6829      	ldr	r1, [r5, #0]
  403a4c:	f8ca 1008 	str.w	r1, [sl, #8]
  403a50:	6869      	ldr	r1, [r5, #4]
  403a52:	f8ca 100c 	str.w	r1, [sl, #12]
  403a56:	2a1b      	cmp	r2, #27
  403a58:	f200 808a 	bhi.w	403b70 <_realloc_r+0x31c>
  403a5c:	3508      	adds	r5, #8
  403a5e:	f10a 0210 	add.w	r2, sl, #16
  403a62:	6829      	ldr	r1, [r5, #0]
  403a64:	6011      	str	r1, [r2, #0]
  403a66:	6869      	ldr	r1, [r5, #4]
  403a68:	6051      	str	r1, [r2, #4]
  403a6a:	68a9      	ldr	r1, [r5, #8]
  403a6c:	6091      	str	r1, [r2, #8]
  403a6e:	eb0a 0107 	add.w	r1, sl, r7
  403a72:	ebab 0207 	sub.w	r2, fp, r7
  403a76:	f042 0201 	orr.w	r2, r2, #1
  403a7a:	6099      	str	r1, [r3, #8]
  403a7c:	604a      	str	r2, [r1, #4]
  403a7e:	f8da 3004 	ldr.w	r3, [sl, #4]
  403a82:	f003 0301 	and.w	r3, r3, #1
  403a86:	431f      	orrs	r7, r3
  403a88:	4640      	mov	r0, r8
  403a8a:	f8ca 7004 	str.w	r7, [sl, #4]
  403a8e:	f7ff fedb 	bl	403848 <__malloc_unlock>
  403a92:	e751      	b.n	403938 <_realloc_r+0xe4>
  403a94:	682b      	ldr	r3, [r5, #0]
  403a96:	6003      	str	r3, [r0, #0]
  403a98:	686b      	ldr	r3, [r5, #4]
  403a9a:	6043      	str	r3, [r0, #4]
  403a9c:	2a1b      	cmp	r2, #27
  403a9e:	d82d      	bhi.n	403afc <_realloc_r+0x2a8>
  403aa0:	f100 0308 	add.w	r3, r0, #8
  403aa4:	f105 0208 	add.w	r2, r5, #8
  403aa8:	e71b      	b.n	4038e2 <_realloc_r+0x8e>
  403aaa:	4632      	mov	r2, r6
  403aac:	6829      	ldr	r1, [r5, #0]
  403aae:	6011      	str	r1, [r2, #0]
  403ab0:	6869      	ldr	r1, [r5, #4]
  403ab2:	6051      	str	r1, [r2, #4]
  403ab4:	68a9      	ldr	r1, [r5, #8]
  403ab6:	6091      	str	r1, [r2, #8]
  403ab8:	461c      	mov	r4, r3
  403aba:	46d1      	mov	r9, sl
  403abc:	e72a      	b.n	403914 <_realloc_r+0xc0>
  403abe:	eb09 0107 	add.w	r1, r9, r7
  403ac2:	ebab 0b07 	sub.w	fp, fp, r7
  403ac6:	f04b 0201 	orr.w	r2, fp, #1
  403aca:	6099      	str	r1, [r3, #8]
  403acc:	604a      	str	r2, [r1, #4]
  403ace:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403ad2:	f003 0301 	and.w	r3, r3, #1
  403ad6:	431f      	orrs	r7, r3
  403ad8:	4640      	mov	r0, r8
  403ada:	f845 7c04 	str.w	r7, [r5, #-4]
  403ade:	f7ff feb3 	bl	403848 <__malloc_unlock>
  403ae2:	462e      	mov	r6, r5
  403ae4:	e728      	b.n	403938 <_realloc_r+0xe4>
  403ae6:	4629      	mov	r1, r5
  403ae8:	f7ff fe44 	bl	403774 <memmove>
  403aec:	e6ff      	b.n	4038ee <_realloc_r+0x9a>
  403aee:	4629      	mov	r1, r5
  403af0:	4630      	mov	r0, r6
  403af2:	461c      	mov	r4, r3
  403af4:	46d1      	mov	r9, sl
  403af6:	f7ff fe3d 	bl	403774 <memmove>
  403afa:	e70b      	b.n	403914 <_realloc_r+0xc0>
  403afc:	68ab      	ldr	r3, [r5, #8]
  403afe:	6083      	str	r3, [r0, #8]
  403b00:	68eb      	ldr	r3, [r5, #12]
  403b02:	60c3      	str	r3, [r0, #12]
  403b04:	2a24      	cmp	r2, #36	; 0x24
  403b06:	d017      	beq.n	403b38 <_realloc_r+0x2e4>
  403b08:	f100 0310 	add.w	r3, r0, #16
  403b0c:	f105 0210 	add.w	r2, r5, #16
  403b10:	e6e7      	b.n	4038e2 <_realloc_r+0x8e>
  403b12:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403b16:	f023 0303 	bic.w	r3, r3, #3
  403b1a:	441c      	add	r4, r3
  403b1c:	462e      	mov	r6, r5
  403b1e:	e6f9      	b.n	403914 <_realloc_r+0xc0>
  403b20:	68a9      	ldr	r1, [r5, #8]
  403b22:	f8ca 1010 	str.w	r1, [sl, #16]
  403b26:	68e9      	ldr	r1, [r5, #12]
  403b28:	f8ca 1014 	str.w	r1, [sl, #20]
  403b2c:	2a24      	cmp	r2, #36	; 0x24
  403b2e:	d00c      	beq.n	403b4a <_realloc_r+0x2f6>
  403b30:	3510      	adds	r5, #16
  403b32:	f10a 0218 	add.w	r2, sl, #24
  403b36:	e7b9      	b.n	403aac <_realloc_r+0x258>
  403b38:	692b      	ldr	r3, [r5, #16]
  403b3a:	6103      	str	r3, [r0, #16]
  403b3c:	696b      	ldr	r3, [r5, #20]
  403b3e:	6143      	str	r3, [r0, #20]
  403b40:	f105 0218 	add.w	r2, r5, #24
  403b44:	f100 0318 	add.w	r3, r0, #24
  403b48:	e6cb      	b.n	4038e2 <_realloc_r+0x8e>
  403b4a:	692a      	ldr	r2, [r5, #16]
  403b4c:	f8ca 2018 	str.w	r2, [sl, #24]
  403b50:	696a      	ldr	r2, [r5, #20]
  403b52:	f8ca 201c 	str.w	r2, [sl, #28]
  403b56:	3518      	adds	r5, #24
  403b58:	f10a 0220 	add.w	r2, sl, #32
  403b5c:	e7a6      	b.n	403aac <_realloc_r+0x258>
  403b5e:	4632      	mov	r2, r6
  403b60:	e77f      	b.n	403a62 <_realloc_r+0x20e>
  403b62:	4629      	mov	r1, r5
  403b64:	4630      	mov	r0, r6
  403b66:	9301      	str	r3, [sp, #4]
  403b68:	f7ff fe04 	bl	403774 <memmove>
  403b6c:	9b01      	ldr	r3, [sp, #4]
  403b6e:	e77e      	b.n	403a6e <_realloc_r+0x21a>
  403b70:	68a9      	ldr	r1, [r5, #8]
  403b72:	f8ca 1010 	str.w	r1, [sl, #16]
  403b76:	68e9      	ldr	r1, [r5, #12]
  403b78:	f8ca 1014 	str.w	r1, [sl, #20]
  403b7c:	2a24      	cmp	r2, #36	; 0x24
  403b7e:	d003      	beq.n	403b88 <_realloc_r+0x334>
  403b80:	3510      	adds	r5, #16
  403b82:	f10a 0218 	add.w	r2, sl, #24
  403b86:	e76c      	b.n	403a62 <_realloc_r+0x20e>
  403b88:	692a      	ldr	r2, [r5, #16]
  403b8a:	f8ca 2018 	str.w	r2, [sl, #24]
  403b8e:	696a      	ldr	r2, [r5, #20]
  403b90:	f8ca 201c 	str.w	r2, [sl, #28]
  403b94:	3518      	adds	r5, #24
  403b96:	f10a 0220 	add.w	r2, sl, #32
  403b9a:	e762      	b.n	403a62 <_realloc_r+0x20e>
  403b9c:	204005a8 	.word	0x204005a8

00403ba0 <_sbrk_r>:
  403ba0:	b538      	push	{r3, r4, r5, lr}
  403ba2:	4c07      	ldr	r4, [pc, #28]	; (403bc0 <_sbrk_r+0x20>)
  403ba4:	2300      	movs	r3, #0
  403ba6:	4605      	mov	r5, r0
  403ba8:	4608      	mov	r0, r1
  403baa:	6023      	str	r3, [r4, #0]
  403bac:	f7fd fb64 	bl	401278 <_sbrk>
  403bb0:	1c43      	adds	r3, r0, #1
  403bb2:	d000      	beq.n	403bb6 <_sbrk_r+0x16>
  403bb4:	bd38      	pop	{r3, r4, r5, pc}
  403bb6:	6823      	ldr	r3, [r4, #0]
  403bb8:	2b00      	cmp	r3, #0
  403bba:	d0fb      	beq.n	403bb4 <_sbrk_r+0x14>
  403bbc:	602b      	str	r3, [r5, #0]
  403bbe:	bd38      	pop	{r3, r4, r5, pc}
  403bc0:	20400b44 	.word	0x20400b44

00403bc4 <__sread>:
  403bc4:	b510      	push	{r4, lr}
  403bc6:	460c      	mov	r4, r1
  403bc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403bcc:	f000 f9f6 	bl	403fbc <_read_r>
  403bd0:	2800      	cmp	r0, #0
  403bd2:	db03      	blt.n	403bdc <__sread+0x18>
  403bd4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403bd6:	4403      	add	r3, r0
  403bd8:	6523      	str	r3, [r4, #80]	; 0x50
  403bda:	bd10      	pop	{r4, pc}
  403bdc:	89a3      	ldrh	r3, [r4, #12]
  403bde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403be2:	81a3      	strh	r3, [r4, #12]
  403be4:	bd10      	pop	{r4, pc}
  403be6:	bf00      	nop

00403be8 <__swrite>:
  403be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403bec:	4616      	mov	r6, r2
  403bee:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403bf2:	461f      	mov	r7, r3
  403bf4:	05d3      	lsls	r3, r2, #23
  403bf6:	460c      	mov	r4, r1
  403bf8:	4605      	mov	r5, r0
  403bfa:	d507      	bpl.n	403c0c <__swrite+0x24>
  403bfc:	2200      	movs	r2, #0
  403bfe:	2302      	movs	r3, #2
  403c00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c04:	f000 f9c4 	bl	403f90 <_lseek_r>
  403c08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403c0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403c10:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403c14:	81a2      	strh	r2, [r4, #12]
  403c16:	463b      	mov	r3, r7
  403c18:	4632      	mov	r2, r6
  403c1a:	4628      	mov	r0, r5
  403c1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403c20:	f000 b8a4 	b.w	403d6c <_write_r>

00403c24 <__sseek>:
  403c24:	b510      	push	{r4, lr}
  403c26:	460c      	mov	r4, r1
  403c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c2c:	f000 f9b0 	bl	403f90 <_lseek_r>
  403c30:	89a3      	ldrh	r3, [r4, #12]
  403c32:	1c42      	adds	r2, r0, #1
  403c34:	bf0e      	itee	eq
  403c36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403c3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403c3e:	6520      	strne	r0, [r4, #80]	; 0x50
  403c40:	81a3      	strh	r3, [r4, #12]
  403c42:	bd10      	pop	{r4, pc}

00403c44 <__sclose>:
  403c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403c48:	f000 b908 	b.w	403e5c <_close_r>

00403c4c <__swbuf_r>:
  403c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403c4e:	460d      	mov	r5, r1
  403c50:	4614      	mov	r4, r2
  403c52:	4606      	mov	r6, r0
  403c54:	b110      	cbz	r0, 403c5c <__swbuf_r+0x10>
  403c56:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403c58:	2b00      	cmp	r3, #0
  403c5a:	d04b      	beq.n	403cf4 <__swbuf_r+0xa8>
  403c5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403c60:	69a3      	ldr	r3, [r4, #24]
  403c62:	60a3      	str	r3, [r4, #8]
  403c64:	b291      	uxth	r1, r2
  403c66:	0708      	lsls	r0, r1, #28
  403c68:	d539      	bpl.n	403cde <__swbuf_r+0x92>
  403c6a:	6923      	ldr	r3, [r4, #16]
  403c6c:	2b00      	cmp	r3, #0
  403c6e:	d036      	beq.n	403cde <__swbuf_r+0x92>
  403c70:	b2ed      	uxtb	r5, r5
  403c72:	0489      	lsls	r1, r1, #18
  403c74:	462f      	mov	r7, r5
  403c76:	d515      	bpl.n	403ca4 <__swbuf_r+0x58>
  403c78:	6822      	ldr	r2, [r4, #0]
  403c7a:	6961      	ldr	r1, [r4, #20]
  403c7c:	1ad3      	subs	r3, r2, r3
  403c7e:	428b      	cmp	r3, r1
  403c80:	da1c      	bge.n	403cbc <__swbuf_r+0x70>
  403c82:	3301      	adds	r3, #1
  403c84:	68a1      	ldr	r1, [r4, #8]
  403c86:	1c50      	adds	r0, r2, #1
  403c88:	3901      	subs	r1, #1
  403c8a:	60a1      	str	r1, [r4, #8]
  403c8c:	6020      	str	r0, [r4, #0]
  403c8e:	7015      	strb	r5, [r2, #0]
  403c90:	6962      	ldr	r2, [r4, #20]
  403c92:	429a      	cmp	r2, r3
  403c94:	d01a      	beq.n	403ccc <__swbuf_r+0x80>
  403c96:	89a3      	ldrh	r3, [r4, #12]
  403c98:	07db      	lsls	r3, r3, #31
  403c9a:	d501      	bpl.n	403ca0 <__swbuf_r+0x54>
  403c9c:	2d0a      	cmp	r5, #10
  403c9e:	d015      	beq.n	403ccc <__swbuf_r+0x80>
  403ca0:	4638      	mov	r0, r7
  403ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ca4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403ca6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403caa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403cae:	81a2      	strh	r2, [r4, #12]
  403cb0:	6822      	ldr	r2, [r4, #0]
  403cb2:	6661      	str	r1, [r4, #100]	; 0x64
  403cb4:	6961      	ldr	r1, [r4, #20]
  403cb6:	1ad3      	subs	r3, r2, r3
  403cb8:	428b      	cmp	r3, r1
  403cba:	dbe2      	blt.n	403c82 <__swbuf_r+0x36>
  403cbc:	4621      	mov	r1, r4
  403cbe:	4630      	mov	r0, r6
  403cc0:	f7fe fd0a 	bl	4026d8 <_fflush_r>
  403cc4:	b940      	cbnz	r0, 403cd8 <__swbuf_r+0x8c>
  403cc6:	6822      	ldr	r2, [r4, #0]
  403cc8:	2301      	movs	r3, #1
  403cca:	e7db      	b.n	403c84 <__swbuf_r+0x38>
  403ccc:	4621      	mov	r1, r4
  403cce:	4630      	mov	r0, r6
  403cd0:	f7fe fd02 	bl	4026d8 <_fflush_r>
  403cd4:	2800      	cmp	r0, #0
  403cd6:	d0e3      	beq.n	403ca0 <__swbuf_r+0x54>
  403cd8:	f04f 37ff 	mov.w	r7, #4294967295
  403cdc:	e7e0      	b.n	403ca0 <__swbuf_r+0x54>
  403cde:	4621      	mov	r1, r4
  403ce0:	4630      	mov	r0, r6
  403ce2:	f7fe fbe5 	bl	4024b0 <__swsetup_r>
  403ce6:	2800      	cmp	r0, #0
  403ce8:	d1f6      	bne.n	403cd8 <__swbuf_r+0x8c>
  403cea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403cee:	6923      	ldr	r3, [r4, #16]
  403cf0:	b291      	uxth	r1, r2
  403cf2:	e7bd      	b.n	403c70 <__swbuf_r+0x24>
  403cf4:	f7fe fd48 	bl	402788 <__sinit>
  403cf8:	e7b0      	b.n	403c5c <__swbuf_r+0x10>
  403cfa:	bf00      	nop

00403cfc <_wcrtomb_r>:
  403cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
  403cfe:	4606      	mov	r6, r0
  403d00:	b085      	sub	sp, #20
  403d02:	461f      	mov	r7, r3
  403d04:	b189      	cbz	r1, 403d2a <_wcrtomb_r+0x2e>
  403d06:	4c10      	ldr	r4, [pc, #64]	; (403d48 <_wcrtomb_r+0x4c>)
  403d08:	4d10      	ldr	r5, [pc, #64]	; (403d4c <_wcrtomb_r+0x50>)
  403d0a:	6824      	ldr	r4, [r4, #0]
  403d0c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403d0e:	2c00      	cmp	r4, #0
  403d10:	bf08      	it	eq
  403d12:	462c      	moveq	r4, r5
  403d14:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403d18:	47a0      	blx	r4
  403d1a:	1c43      	adds	r3, r0, #1
  403d1c:	d103      	bne.n	403d26 <_wcrtomb_r+0x2a>
  403d1e:	2200      	movs	r2, #0
  403d20:	238a      	movs	r3, #138	; 0x8a
  403d22:	603a      	str	r2, [r7, #0]
  403d24:	6033      	str	r3, [r6, #0]
  403d26:	b005      	add	sp, #20
  403d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403d2a:	460c      	mov	r4, r1
  403d2c:	4906      	ldr	r1, [pc, #24]	; (403d48 <_wcrtomb_r+0x4c>)
  403d2e:	4a07      	ldr	r2, [pc, #28]	; (403d4c <_wcrtomb_r+0x50>)
  403d30:	6809      	ldr	r1, [r1, #0]
  403d32:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403d34:	2900      	cmp	r1, #0
  403d36:	bf08      	it	eq
  403d38:	4611      	moveq	r1, r2
  403d3a:	4622      	mov	r2, r4
  403d3c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403d40:	a901      	add	r1, sp, #4
  403d42:	47a0      	blx	r4
  403d44:	e7e9      	b.n	403d1a <_wcrtomb_r+0x1e>
  403d46:	bf00      	nop
  403d48:	20400008 	.word	0x20400008
  403d4c:	2040043c 	.word	0x2040043c

00403d50 <__ascii_wctomb>:
  403d50:	b121      	cbz	r1, 403d5c <__ascii_wctomb+0xc>
  403d52:	2aff      	cmp	r2, #255	; 0xff
  403d54:	d804      	bhi.n	403d60 <__ascii_wctomb+0x10>
  403d56:	700a      	strb	r2, [r1, #0]
  403d58:	2001      	movs	r0, #1
  403d5a:	4770      	bx	lr
  403d5c:	4608      	mov	r0, r1
  403d5e:	4770      	bx	lr
  403d60:	238a      	movs	r3, #138	; 0x8a
  403d62:	6003      	str	r3, [r0, #0]
  403d64:	f04f 30ff 	mov.w	r0, #4294967295
  403d68:	4770      	bx	lr
  403d6a:	bf00      	nop

00403d6c <_write_r>:
  403d6c:	b570      	push	{r4, r5, r6, lr}
  403d6e:	460d      	mov	r5, r1
  403d70:	4c08      	ldr	r4, [pc, #32]	; (403d94 <_write_r+0x28>)
  403d72:	4611      	mov	r1, r2
  403d74:	4606      	mov	r6, r0
  403d76:	461a      	mov	r2, r3
  403d78:	4628      	mov	r0, r5
  403d7a:	2300      	movs	r3, #0
  403d7c:	6023      	str	r3, [r4, #0]
  403d7e:	f7fc fd23 	bl	4007c8 <_write>
  403d82:	1c43      	adds	r3, r0, #1
  403d84:	d000      	beq.n	403d88 <_write_r+0x1c>
  403d86:	bd70      	pop	{r4, r5, r6, pc}
  403d88:	6823      	ldr	r3, [r4, #0]
  403d8a:	2b00      	cmp	r3, #0
  403d8c:	d0fb      	beq.n	403d86 <_write_r+0x1a>
  403d8e:	6033      	str	r3, [r6, #0]
  403d90:	bd70      	pop	{r4, r5, r6, pc}
  403d92:	bf00      	nop
  403d94:	20400b44 	.word	0x20400b44

00403d98 <__register_exitproc>:
  403d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403d9c:	4d2c      	ldr	r5, [pc, #176]	; (403e50 <__register_exitproc+0xb8>)
  403d9e:	4606      	mov	r6, r0
  403da0:	6828      	ldr	r0, [r5, #0]
  403da2:	4698      	mov	r8, r3
  403da4:	460f      	mov	r7, r1
  403da6:	4691      	mov	r9, r2
  403da8:	f7ff f8ae 	bl	402f08 <__retarget_lock_acquire_recursive>
  403dac:	4b29      	ldr	r3, [pc, #164]	; (403e54 <__register_exitproc+0xbc>)
  403dae:	681c      	ldr	r4, [r3, #0]
  403db0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403db4:	2b00      	cmp	r3, #0
  403db6:	d03e      	beq.n	403e36 <__register_exitproc+0x9e>
  403db8:	685a      	ldr	r2, [r3, #4]
  403dba:	2a1f      	cmp	r2, #31
  403dbc:	dc1c      	bgt.n	403df8 <__register_exitproc+0x60>
  403dbe:	f102 0e01 	add.w	lr, r2, #1
  403dc2:	b176      	cbz	r6, 403de2 <__register_exitproc+0x4a>
  403dc4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403dc8:	2401      	movs	r4, #1
  403dca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403dce:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403dd2:	4094      	lsls	r4, r2
  403dd4:	4320      	orrs	r0, r4
  403dd6:	2e02      	cmp	r6, #2
  403dd8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403ddc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403de0:	d023      	beq.n	403e2a <__register_exitproc+0x92>
  403de2:	3202      	adds	r2, #2
  403de4:	f8c3 e004 	str.w	lr, [r3, #4]
  403de8:	6828      	ldr	r0, [r5, #0]
  403dea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403dee:	f7ff f88d 	bl	402f0c <__retarget_lock_release_recursive>
  403df2:	2000      	movs	r0, #0
  403df4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403df8:	4b17      	ldr	r3, [pc, #92]	; (403e58 <__register_exitproc+0xc0>)
  403dfa:	b30b      	cbz	r3, 403e40 <__register_exitproc+0xa8>
  403dfc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403e00:	f7ff f8fe 	bl	403000 <malloc>
  403e04:	4603      	mov	r3, r0
  403e06:	b1d8      	cbz	r0, 403e40 <__register_exitproc+0xa8>
  403e08:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403e0c:	6002      	str	r2, [r0, #0]
  403e0e:	2100      	movs	r1, #0
  403e10:	6041      	str	r1, [r0, #4]
  403e12:	460a      	mov	r2, r1
  403e14:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403e18:	f04f 0e01 	mov.w	lr, #1
  403e1c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403e20:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403e24:	2e00      	cmp	r6, #0
  403e26:	d0dc      	beq.n	403de2 <__register_exitproc+0x4a>
  403e28:	e7cc      	b.n	403dc4 <__register_exitproc+0x2c>
  403e2a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403e2e:	430c      	orrs	r4, r1
  403e30:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403e34:	e7d5      	b.n	403de2 <__register_exitproc+0x4a>
  403e36:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403e3a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403e3e:	e7bb      	b.n	403db8 <__register_exitproc+0x20>
  403e40:	6828      	ldr	r0, [r5, #0]
  403e42:	f7ff f863 	bl	402f0c <__retarget_lock_release_recursive>
  403e46:	f04f 30ff 	mov.w	r0, #4294967295
  403e4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403e4e:	bf00      	nop
  403e50:	20400438 	.word	0x20400438
  403e54:	00404378 	.word	0x00404378
  403e58:	00403001 	.word	0x00403001

00403e5c <_close_r>:
  403e5c:	b538      	push	{r3, r4, r5, lr}
  403e5e:	4c07      	ldr	r4, [pc, #28]	; (403e7c <_close_r+0x20>)
  403e60:	2300      	movs	r3, #0
  403e62:	4605      	mov	r5, r0
  403e64:	4608      	mov	r0, r1
  403e66:	6023      	str	r3, [r4, #0]
  403e68:	f7fd fa22 	bl	4012b0 <_close>
  403e6c:	1c43      	adds	r3, r0, #1
  403e6e:	d000      	beq.n	403e72 <_close_r+0x16>
  403e70:	bd38      	pop	{r3, r4, r5, pc}
  403e72:	6823      	ldr	r3, [r4, #0]
  403e74:	2b00      	cmp	r3, #0
  403e76:	d0fb      	beq.n	403e70 <_close_r+0x14>
  403e78:	602b      	str	r3, [r5, #0]
  403e7a:	bd38      	pop	{r3, r4, r5, pc}
  403e7c:	20400b44 	.word	0x20400b44

00403e80 <_fclose_r>:
  403e80:	b570      	push	{r4, r5, r6, lr}
  403e82:	b159      	cbz	r1, 403e9c <_fclose_r+0x1c>
  403e84:	4605      	mov	r5, r0
  403e86:	460c      	mov	r4, r1
  403e88:	b110      	cbz	r0, 403e90 <_fclose_r+0x10>
  403e8a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403e8c:	2b00      	cmp	r3, #0
  403e8e:	d03c      	beq.n	403f0a <_fclose_r+0x8a>
  403e90:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403e92:	07d8      	lsls	r0, r3, #31
  403e94:	d505      	bpl.n	403ea2 <_fclose_r+0x22>
  403e96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e9a:	b92b      	cbnz	r3, 403ea8 <_fclose_r+0x28>
  403e9c:	2600      	movs	r6, #0
  403e9e:	4630      	mov	r0, r6
  403ea0:	bd70      	pop	{r4, r5, r6, pc}
  403ea2:	89a3      	ldrh	r3, [r4, #12]
  403ea4:	0599      	lsls	r1, r3, #22
  403ea6:	d53c      	bpl.n	403f22 <_fclose_r+0xa2>
  403ea8:	4621      	mov	r1, r4
  403eaa:	4628      	mov	r0, r5
  403eac:	f7fe fb74 	bl	402598 <__sflush_r>
  403eb0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403eb2:	4606      	mov	r6, r0
  403eb4:	b133      	cbz	r3, 403ec4 <_fclose_r+0x44>
  403eb6:	69e1      	ldr	r1, [r4, #28]
  403eb8:	4628      	mov	r0, r5
  403eba:	4798      	blx	r3
  403ebc:	2800      	cmp	r0, #0
  403ebe:	bfb8      	it	lt
  403ec0:	f04f 36ff 	movlt.w	r6, #4294967295
  403ec4:	89a3      	ldrh	r3, [r4, #12]
  403ec6:	061a      	lsls	r2, r3, #24
  403ec8:	d422      	bmi.n	403f10 <_fclose_r+0x90>
  403eca:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403ecc:	b141      	cbz	r1, 403ee0 <_fclose_r+0x60>
  403ece:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403ed2:	4299      	cmp	r1, r3
  403ed4:	d002      	beq.n	403edc <_fclose_r+0x5c>
  403ed6:	4628      	mov	r0, r5
  403ed8:	f7fe fd7c 	bl	4029d4 <_free_r>
  403edc:	2300      	movs	r3, #0
  403ede:	6323      	str	r3, [r4, #48]	; 0x30
  403ee0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403ee2:	b121      	cbz	r1, 403eee <_fclose_r+0x6e>
  403ee4:	4628      	mov	r0, r5
  403ee6:	f7fe fd75 	bl	4029d4 <_free_r>
  403eea:	2300      	movs	r3, #0
  403eec:	6463      	str	r3, [r4, #68]	; 0x44
  403eee:	f7fe fc77 	bl	4027e0 <__sfp_lock_acquire>
  403ef2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403ef4:	2200      	movs	r2, #0
  403ef6:	07db      	lsls	r3, r3, #31
  403ef8:	81a2      	strh	r2, [r4, #12]
  403efa:	d50e      	bpl.n	403f1a <_fclose_r+0x9a>
  403efc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403efe:	f7ff f801 	bl	402f04 <__retarget_lock_close_recursive>
  403f02:	f7fe fc73 	bl	4027ec <__sfp_lock_release>
  403f06:	4630      	mov	r0, r6
  403f08:	bd70      	pop	{r4, r5, r6, pc}
  403f0a:	f7fe fc3d 	bl	402788 <__sinit>
  403f0e:	e7bf      	b.n	403e90 <_fclose_r+0x10>
  403f10:	6921      	ldr	r1, [r4, #16]
  403f12:	4628      	mov	r0, r5
  403f14:	f7fe fd5e 	bl	4029d4 <_free_r>
  403f18:	e7d7      	b.n	403eca <_fclose_r+0x4a>
  403f1a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403f1c:	f7fe fff6 	bl	402f0c <__retarget_lock_release_recursive>
  403f20:	e7ec      	b.n	403efc <_fclose_r+0x7c>
  403f22:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403f24:	f7fe fff0 	bl	402f08 <__retarget_lock_acquire_recursive>
  403f28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403f2c:	2b00      	cmp	r3, #0
  403f2e:	d1bb      	bne.n	403ea8 <_fclose_r+0x28>
  403f30:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403f32:	f016 0601 	ands.w	r6, r6, #1
  403f36:	d1b1      	bne.n	403e9c <_fclose_r+0x1c>
  403f38:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403f3a:	f7fe ffe7 	bl	402f0c <__retarget_lock_release_recursive>
  403f3e:	4630      	mov	r0, r6
  403f40:	bd70      	pop	{r4, r5, r6, pc}
  403f42:	bf00      	nop

00403f44 <_fstat_r>:
  403f44:	b538      	push	{r3, r4, r5, lr}
  403f46:	460b      	mov	r3, r1
  403f48:	4c07      	ldr	r4, [pc, #28]	; (403f68 <_fstat_r+0x24>)
  403f4a:	4605      	mov	r5, r0
  403f4c:	4611      	mov	r1, r2
  403f4e:	4618      	mov	r0, r3
  403f50:	2300      	movs	r3, #0
  403f52:	6023      	str	r3, [r4, #0]
  403f54:	f7fd f9af 	bl	4012b6 <_fstat>
  403f58:	1c43      	adds	r3, r0, #1
  403f5a:	d000      	beq.n	403f5e <_fstat_r+0x1a>
  403f5c:	bd38      	pop	{r3, r4, r5, pc}
  403f5e:	6823      	ldr	r3, [r4, #0]
  403f60:	2b00      	cmp	r3, #0
  403f62:	d0fb      	beq.n	403f5c <_fstat_r+0x18>
  403f64:	602b      	str	r3, [r5, #0]
  403f66:	bd38      	pop	{r3, r4, r5, pc}
  403f68:	20400b44 	.word	0x20400b44

00403f6c <_isatty_r>:
  403f6c:	b538      	push	{r3, r4, r5, lr}
  403f6e:	4c07      	ldr	r4, [pc, #28]	; (403f8c <_isatty_r+0x20>)
  403f70:	2300      	movs	r3, #0
  403f72:	4605      	mov	r5, r0
  403f74:	4608      	mov	r0, r1
  403f76:	6023      	str	r3, [r4, #0]
  403f78:	f7fd f9a2 	bl	4012c0 <_isatty>
  403f7c:	1c43      	adds	r3, r0, #1
  403f7e:	d000      	beq.n	403f82 <_isatty_r+0x16>
  403f80:	bd38      	pop	{r3, r4, r5, pc}
  403f82:	6823      	ldr	r3, [r4, #0]
  403f84:	2b00      	cmp	r3, #0
  403f86:	d0fb      	beq.n	403f80 <_isatty_r+0x14>
  403f88:	602b      	str	r3, [r5, #0]
  403f8a:	bd38      	pop	{r3, r4, r5, pc}
  403f8c:	20400b44 	.word	0x20400b44

00403f90 <_lseek_r>:
  403f90:	b570      	push	{r4, r5, r6, lr}
  403f92:	460d      	mov	r5, r1
  403f94:	4c08      	ldr	r4, [pc, #32]	; (403fb8 <_lseek_r+0x28>)
  403f96:	4611      	mov	r1, r2
  403f98:	4606      	mov	r6, r0
  403f9a:	461a      	mov	r2, r3
  403f9c:	4628      	mov	r0, r5
  403f9e:	2300      	movs	r3, #0
  403fa0:	6023      	str	r3, [r4, #0]
  403fa2:	f7fd f98f 	bl	4012c4 <_lseek>
  403fa6:	1c43      	adds	r3, r0, #1
  403fa8:	d000      	beq.n	403fac <_lseek_r+0x1c>
  403faa:	bd70      	pop	{r4, r5, r6, pc}
  403fac:	6823      	ldr	r3, [r4, #0]
  403fae:	2b00      	cmp	r3, #0
  403fb0:	d0fb      	beq.n	403faa <_lseek_r+0x1a>
  403fb2:	6033      	str	r3, [r6, #0]
  403fb4:	bd70      	pop	{r4, r5, r6, pc}
  403fb6:	bf00      	nop
  403fb8:	20400b44 	.word	0x20400b44

00403fbc <_read_r>:
  403fbc:	b570      	push	{r4, r5, r6, lr}
  403fbe:	460d      	mov	r5, r1
  403fc0:	4c08      	ldr	r4, [pc, #32]	; (403fe4 <_read_r+0x28>)
  403fc2:	4611      	mov	r1, r2
  403fc4:	4606      	mov	r6, r0
  403fc6:	461a      	mov	r2, r3
  403fc8:	4628      	mov	r0, r5
  403fca:	2300      	movs	r3, #0
  403fcc:	6023      	str	r3, [r4, #0]
  403fce:	f7fc fbdd 	bl	40078c <_read>
  403fd2:	1c43      	adds	r3, r0, #1
  403fd4:	d000      	beq.n	403fd8 <_read_r+0x1c>
  403fd6:	bd70      	pop	{r4, r5, r6, pc}
  403fd8:	6823      	ldr	r3, [r4, #0]
  403fda:	2b00      	cmp	r3, #0
  403fdc:	d0fb      	beq.n	403fd6 <_read_r+0x1a>
  403fde:	6033      	str	r3, [r6, #0]
  403fe0:	bd70      	pop	{r4, r5, r6, pc}
  403fe2:	bf00      	nop
  403fe4:	20400b44 	.word	0x20400b44

00403fe8 <__aeabi_uldivmod>:
  403fe8:	b953      	cbnz	r3, 404000 <__aeabi_uldivmod+0x18>
  403fea:	b94a      	cbnz	r2, 404000 <__aeabi_uldivmod+0x18>
  403fec:	2900      	cmp	r1, #0
  403fee:	bf08      	it	eq
  403ff0:	2800      	cmpeq	r0, #0
  403ff2:	bf1c      	itt	ne
  403ff4:	f04f 31ff 	movne.w	r1, #4294967295
  403ff8:	f04f 30ff 	movne.w	r0, #4294967295
  403ffc:	f000 b97a 	b.w	4042f4 <__aeabi_idiv0>
  404000:	f1ad 0c08 	sub.w	ip, sp, #8
  404004:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404008:	f000 f806 	bl	404018 <__udivmoddi4>
  40400c:	f8dd e004 	ldr.w	lr, [sp, #4]
  404010:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404014:	b004      	add	sp, #16
  404016:	4770      	bx	lr

00404018 <__udivmoddi4>:
  404018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40401c:	468c      	mov	ip, r1
  40401e:	460d      	mov	r5, r1
  404020:	4604      	mov	r4, r0
  404022:	9e08      	ldr	r6, [sp, #32]
  404024:	2b00      	cmp	r3, #0
  404026:	d151      	bne.n	4040cc <__udivmoddi4+0xb4>
  404028:	428a      	cmp	r2, r1
  40402a:	4617      	mov	r7, r2
  40402c:	d96d      	bls.n	40410a <__udivmoddi4+0xf2>
  40402e:	fab2 fe82 	clz	lr, r2
  404032:	f1be 0f00 	cmp.w	lr, #0
  404036:	d00b      	beq.n	404050 <__udivmoddi4+0x38>
  404038:	f1ce 0c20 	rsb	ip, lr, #32
  40403c:	fa01 f50e 	lsl.w	r5, r1, lr
  404040:	fa20 fc0c 	lsr.w	ip, r0, ip
  404044:	fa02 f70e 	lsl.w	r7, r2, lr
  404048:	ea4c 0c05 	orr.w	ip, ip, r5
  40404c:	fa00 f40e 	lsl.w	r4, r0, lr
  404050:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404054:	0c25      	lsrs	r5, r4, #16
  404056:	fbbc f8fa 	udiv	r8, ip, sl
  40405a:	fa1f f987 	uxth.w	r9, r7
  40405e:	fb0a cc18 	mls	ip, sl, r8, ip
  404062:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404066:	fb08 f309 	mul.w	r3, r8, r9
  40406a:	42ab      	cmp	r3, r5
  40406c:	d90a      	bls.n	404084 <__udivmoddi4+0x6c>
  40406e:	19ed      	adds	r5, r5, r7
  404070:	f108 32ff 	add.w	r2, r8, #4294967295
  404074:	f080 8123 	bcs.w	4042be <__udivmoddi4+0x2a6>
  404078:	42ab      	cmp	r3, r5
  40407a:	f240 8120 	bls.w	4042be <__udivmoddi4+0x2a6>
  40407e:	f1a8 0802 	sub.w	r8, r8, #2
  404082:	443d      	add	r5, r7
  404084:	1aed      	subs	r5, r5, r3
  404086:	b2a4      	uxth	r4, r4
  404088:	fbb5 f0fa 	udiv	r0, r5, sl
  40408c:	fb0a 5510 	mls	r5, sl, r0, r5
  404090:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  404094:	fb00 f909 	mul.w	r9, r0, r9
  404098:	45a1      	cmp	r9, r4
  40409a:	d909      	bls.n	4040b0 <__udivmoddi4+0x98>
  40409c:	19e4      	adds	r4, r4, r7
  40409e:	f100 33ff 	add.w	r3, r0, #4294967295
  4040a2:	f080 810a 	bcs.w	4042ba <__udivmoddi4+0x2a2>
  4040a6:	45a1      	cmp	r9, r4
  4040a8:	f240 8107 	bls.w	4042ba <__udivmoddi4+0x2a2>
  4040ac:	3802      	subs	r0, #2
  4040ae:	443c      	add	r4, r7
  4040b0:	eba4 0409 	sub.w	r4, r4, r9
  4040b4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4040b8:	2100      	movs	r1, #0
  4040ba:	2e00      	cmp	r6, #0
  4040bc:	d061      	beq.n	404182 <__udivmoddi4+0x16a>
  4040be:	fa24 f40e 	lsr.w	r4, r4, lr
  4040c2:	2300      	movs	r3, #0
  4040c4:	6034      	str	r4, [r6, #0]
  4040c6:	6073      	str	r3, [r6, #4]
  4040c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040cc:	428b      	cmp	r3, r1
  4040ce:	d907      	bls.n	4040e0 <__udivmoddi4+0xc8>
  4040d0:	2e00      	cmp	r6, #0
  4040d2:	d054      	beq.n	40417e <__udivmoddi4+0x166>
  4040d4:	2100      	movs	r1, #0
  4040d6:	e886 0021 	stmia.w	r6, {r0, r5}
  4040da:	4608      	mov	r0, r1
  4040dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040e0:	fab3 f183 	clz	r1, r3
  4040e4:	2900      	cmp	r1, #0
  4040e6:	f040 808e 	bne.w	404206 <__udivmoddi4+0x1ee>
  4040ea:	42ab      	cmp	r3, r5
  4040ec:	d302      	bcc.n	4040f4 <__udivmoddi4+0xdc>
  4040ee:	4282      	cmp	r2, r0
  4040f0:	f200 80fa 	bhi.w	4042e8 <__udivmoddi4+0x2d0>
  4040f4:	1a84      	subs	r4, r0, r2
  4040f6:	eb65 0503 	sbc.w	r5, r5, r3
  4040fa:	2001      	movs	r0, #1
  4040fc:	46ac      	mov	ip, r5
  4040fe:	2e00      	cmp	r6, #0
  404100:	d03f      	beq.n	404182 <__udivmoddi4+0x16a>
  404102:	e886 1010 	stmia.w	r6, {r4, ip}
  404106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40410a:	b912      	cbnz	r2, 404112 <__udivmoddi4+0xfa>
  40410c:	2701      	movs	r7, #1
  40410e:	fbb7 f7f2 	udiv	r7, r7, r2
  404112:	fab7 fe87 	clz	lr, r7
  404116:	f1be 0f00 	cmp.w	lr, #0
  40411a:	d134      	bne.n	404186 <__udivmoddi4+0x16e>
  40411c:	1beb      	subs	r3, r5, r7
  40411e:	0c3a      	lsrs	r2, r7, #16
  404120:	fa1f fc87 	uxth.w	ip, r7
  404124:	2101      	movs	r1, #1
  404126:	fbb3 f8f2 	udiv	r8, r3, r2
  40412a:	0c25      	lsrs	r5, r4, #16
  40412c:	fb02 3318 	mls	r3, r2, r8, r3
  404130:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404134:	fb0c f308 	mul.w	r3, ip, r8
  404138:	42ab      	cmp	r3, r5
  40413a:	d907      	bls.n	40414c <__udivmoddi4+0x134>
  40413c:	19ed      	adds	r5, r5, r7
  40413e:	f108 30ff 	add.w	r0, r8, #4294967295
  404142:	d202      	bcs.n	40414a <__udivmoddi4+0x132>
  404144:	42ab      	cmp	r3, r5
  404146:	f200 80d1 	bhi.w	4042ec <__udivmoddi4+0x2d4>
  40414a:	4680      	mov	r8, r0
  40414c:	1aed      	subs	r5, r5, r3
  40414e:	b2a3      	uxth	r3, r4
  404150:	fbb5 f0f2 	udiv	r0, r5, r2
  404154:	fb02 5510 	mls	r5, r2, r0, r5
  404158:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40415c:	fb0c fc00 	mul.w	ip, ip, r0
  404160:	45a4      	cmp	ip, r4
  404162:	d907      	bls.n	404174 <__udivmoddi4+0x15c>
  404164:	19e4      	adds	r4, r4, r7
  404166:	f100 33ff 	add.w	r3, r0, #4294967295
  40416a:	d202      	bcs.n	404172 <__udivmoddi4+0x15a>
  40416c:	45a4      	cmp	ip, r4
  40416e:	f200 80b8 	bhi.w	4042e2 <__udivmoddi4+0x2ca>
  404172:	4618      	mov	r0, r3
  404174:	eba4 040c 	sub.w	r4, r4, ip
  404178:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40417c:	e79d      	b.n	4040ba <__udivmoddi4+0xa2>
  40417e:	4631      	mov	r1, r6
  404180:	4630      	mov	r0, r6
  404182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404186:	f1ce 0420 	rsb	r4, lr, #32
  40418a:	fa05 f30e 	lsl.w	r3, r5, lr
  40418e:	fa07 f70e 	lsl.w	r7, r7, lr
  404192:	fa20 f804 	lsr.w	r8, r0, r4
  404196:	0c3a      	lsrs	r2, r7, #16
  404198:	fa25 f404 	lsr.w	r4, r5, r4
  40419c:	ea48 0803 	orr.w	r8, r8, r3
  4041a0:	fbb4 f1f2 	udiv	r1, r4, r2
  4041a4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4041a8:	fb02 4411 	mls	r4, r2, r1, r4
  4041ac:	fa1f fc87 	uxth.w	ip, r7
  4041b0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4041b4:	fb01 f30c 	mul.w	r3, r1, ip
  4041b8:	42ab      	cmp	r3, r5
  4041ba:	fa00 f40e 	lsl.w	r4, r0, lr
  4041be:	d909      	bls.n	4041d4 <__udivmoddi4+0x1bc>
  4041c0:	19ed      	adds	r5, r5, r7
  4041c2:	f101 30ff 	add.w	r0, r1, #4294967295
  4041c6:	f080 808a 	bcs.w	4042de <__udivmoddi4+0x2c6>
  4041ca:	42ab      	cmp	r3, r5
  4041cc:	f240 8087 	bls.w	4042de <__udivmoddi4+0x2c6>
  4041d0:	3902      	subs	r1, #2
  4041d2:	443d      	add	r5, r7
  4041d4:	1aeb      	subs	r3, r5, r3
  4041d6:	fa1f f588 	uxth.w	r5, r8
  4041da:	fbb3 f0f2 	udiv	r0, r3, r2
  4041de:	fb02 3310 	mls	r3, r2, r0, r3
  4041e2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4041e6:	fb00 f30c 	mul.w	r3, r0, ip
  4041ea:	42ab      	cmp	r3, r5
  4041ec:	d907      	bls.n	4041fe <__udivmoddi4+0x1e6>
  4041ee:	19ed      	adds	r5, r5, r7
  4041f0:	f100 38ff 	add.w	r8, r0, #4294967295
  4041f4:	d26f      	bcs.n	4042d6 <__udivmoddi4+0x2be>
  4041f6:	42ab      	cmp	r3, r5
  4041f8:	d96d      	bls.n	4042d6 <__udivmoddi4+0x2be>
  4041fa:	3802      	subs	r0, #2
  4041fc:	443d      	add	r5, r7
  4041fe:	1aeb      	subs	r3, r5, r3
  404200:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404204:	e78f      	b.n	404126 <__udivmoddi4+0x10e>
  404206:	f1c1 0720 	rsb	r7, r1, #32
  40420a:	fa22 f807 	lsr.w	r8, r2, r7
  40420e:	408b      	lsls	r3, r1
  404210:	fa05 f401 	lsl.w	r4, r5, r1
  404214:	ea48 0303 	orr.w	r3, r8, r3
  404218:	fa20 fe07 	lsr.w	lr, r0, r7
  40421c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  404220:	40fd      	lsrs	r5, r7
  404222:	ea4e 0e04 	orr.w	lr, lr, r4
  404226:	fbb5 f9fc 	udiv	r9, r5, ip
  40422a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40422e:	fb0c 5519 	mls	r5, ip, r9, r5
  404232:	fa1f f883 	uxth.w	r8, r3
  404236:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40423a:	fb09 f408 	mul.w	r4, r9, r8
  40423e:	42ac      	cmp	r4, r5
  404240:	fa02 f201 	lsl.w	r2, r2, r1
  404244:	fa00 fa01 	lsl.w	sl, r0, r1
  404248:	d908      	bls.n	40425c <__udivmoddi4+0x244>
  40424a:	18ed      	adds	r5, r5, r3
  40424c:	f109 30ff 	add.w	r0, r9, #4294967295
  404250:	d243      	bcs.n	4042da <__udivmoddi4+0x2c2>
  404252:	42ac      	cmp	r4, r5
  404254:	d941      	bls.n	4042da <__udivmoddi4+0x2c2>
  404256:	f1a9 0902 	sub.w	r9, r9, #2
  40425a:	441d      	add	r5, r3
  40425c:	1b2d      	subs	r5, r5, r4
  40425e:	fa1f fe8e 	uxth.w	lr, lr
  404262:	fbb5 f0fc 	udiv	r0, r5, ip
  404266:	fb0c 5510 	mls	r5, ip, r0, r5
  40426a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40426e:	fb00 f808 	mul.w	r8, r0, r8
  404272:	45a0      	cmp	r8, r4
  404274:	d907      	bls.n	404286 <__udivmoddi4+0x26e>
  404276:	18e4      	adds	r4, r4, r3
  404278:	f100 35ff 	add.w	r5, r0, #4294967295
  40427c:	d229      	bcs.n	4042d2 <__udivmoddi4+0x2ba>
  40427e:	45a0      	cmp	r8, r4
  404280:	d927      	bls.n	4042d2 <__udivmoddi4+0x2ba>
  404282:	3802      	subs	r0, #2
  404284:	441c      	add	r4, r3
  404286:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40428a:	eba4 0408 	sub.w	r4, r4, r8
  40428e:	fba0 8902 	umull	r8, r9, r0, r2
  404292:	454c      	cmp	r4, r9
  404294:	46c6      	mov	lr, r8
  404296:	464d      	mov	r5, r9
  404298:	d315      	bcc.n	4042c6 <__udivmoddi4+0x2ae>
  40429a:	d012      	beq.n	4042c2 <__udivmoddi4+0x2aa>
  40429c:	b156      	cbz	r6, 4042b4 <__udivmoddi4+0x29c>
  40429e:	ebba 030e 	subs.w	r3, sl, lr
  4042a2:	eb64 0405 	sbc.w	r4, r4, r5
  4042a6:	fa04 f707 	lsl.w	r7, r4, r7
  4042aa:	40cb      	lsrs	r3, r1
  4042ac:	431f      	orrs	r7, r3
  4042ae:	40cc      	lsrs	r4, r1
  4042b0:	6037      	str	r7, [r6, #0]
  4042b2:	6074      	str	r4, [r6, #4]
  4042b4:	2100      	movs	r1, #0
  4042b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4042ba:	4618      	mov	r0, r3
  4042bc:	e6f8      	b.n	4040b0 <__udivmoddi4+0x98>
  4042be:	4690      	mov	r8, r2
  4042c0:	e6e0      	b.n	404084 <__udivmoddi4+0x6c>
  4042c2:	45c2      	cmp	sl, r8
  4042c4:	d2ea      	bcs.n	40429c <__udivmoddi4+0x284>
  4042c6:	ebb8 0e02 	subs.w	lr, r8, r2
  4042ca:	eb69 0503 	sbc.w	r5, r9, r3
  4042ce:	3801      	subs	r0, #1
  4042d0:	e7e4      	b.n	40429c <__udivmoddi4+0x284>
  4042d2:	4628      	mov	r0, r5
  4042d4:	e7d7      	b.n	404286 <__udivmoddi4+0x26e>
  4042d6:	4640      	mov	r0, r8
  4042d8:	e791      	b.n	4041fe <__udivmoddi4+0x1e6>
  4042da:	4681      	mov	r9, r0
  4042dc:	e7be      	b.n	40425c <__udivmoddi4+0x244>
  4042de:	4601      	mov	r1, r0
  4042e0:	e778      	b.n	4041d4 <__udivmoddi4+0x1bc>
  4042e2:	3802      	subs	r0, #2
  4042e4:	443c      	add	r4, r7
  4042e6:	e745      	b.n	404174 <__udivmoddi4+0x15c>
  4042e8:	4608      	mov	r0, r1
  4042ea:	e708      	b.n	4040fe <__udivmoddi4+0xe6>
  4042ec:	f1a8 0802 	sub.w	r8, r8, #2
  4042f0:	443d      	add	r5, r7
  4042f2:	e72b      	b.n	40414c <__udivmoddi4+0x134>

004042f4 <__aeabi_idiv0>:
  4042f4:	4770      	bx	lr
  4042f6:	bf00      	nop
  4042f8:	41202d2d 	.word	0x41202d2d
  4042fc:	20434546 	.word	0x20434546
  404300:	706d6554 	.word	0x706d6554
  404304:	74617265 	.word	0x74617265
  404308:	20657275 	.word	0x20657275
  40430c:	736e6553 	.word	0x736e6553
  404310:	4520726f 	.word	0x4520726f
  404314:	706d6178 	.word	0x706d6178
  404318:	2d20656c 	.word	0x2d20656c
  40431c:	2d0a0d2d 	.word	0x2d0a0d2d
  404320:	4153202d 	.word	0x4153202d
  404324:	3037454d 	.word	0x3037454d
  404328:	4c50582d 	.word	0x4c50582d
  40432c:	2d2d2044 	.word	0x2d2d2044
  404330:	2d2d0a0d 	.word	0x2d2d0a0d
  404334:	6d6f4320 	.word	0x6d6f4320
  404338:	656c6970 	.word	0x656c6970
  40433c:	41203a64 	.word	0x41203a64
  404340:	20207270 	.word	0x20207270
  404344:	30322031 	.word	0x30322031
  404348:	31203931 	.word	0x31203931
  40434c:	35353a37 	.word	0x35353a37
  404350:	2032313a 	.word	0x2032313a
  404354:	000d2d2d 	.word	0x000d2d2d
  404358:	20746f50 	.word	0x20746f50
  40435c:	6425203a 	.word	0x6425203a
  404360:	000a0d20 	.word	0x000a0d20
  404364:	25203a43 	.word	0x25203a43
  404368:	00000064 	.word	0x00000064
  40436c:	4d554f56 	.word	0x4d554f56
  404370:	25203a57 	.word	0x25203a57
  404374:	00000064 	.word	0x00000064

00404378 <_global_impure_ptr>:
  404378:	20400010 0000000a 33323130 37363534     ..@ ....01234567
  404388:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  404398:	37363534 62613938 66656463 00000000     456789abcdef....
  4043a8:	6c756e28 0000296c                       (null)..

004043b0 <blanks.7217>:
  4043b0:	20202020 20202020 20202020 20202020                     

004043c0 <zeroes.7218>:
  4043c0:	30303030 30303030 30303030 30303030     0000000000000000
  4043d0:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004043e0 <_ctype_>:
  4043e0:	20202000 20202020 28282020 20282828     .         ((((( 
  4043f0:	20202020 20202020 20202020 20202020                     
  404400:	10108820 10101010 10101010 10101010      ...............
  404410:	04040410 04040404 10040404 10101010     ................
  404420:	41411010 41414141 01010101 01010101     ..AAAAAA........
  404430:	01010101 01010101 01010101 10101010     ................
  404440:	42421010 42424242 02020202 02020202     ..BBBBBB........
  404450:	02020202 02020202 02020202 10101010     ................
  404460:	00000020 00000000 00000000 00000000      ...............
	...

004044e4 <_init>:
  4044e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4044e6:	bf00      	nop
  4044e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4044ea:	bc08      	pop	{r3}
  4044ec:	469e      	mov	lr, r3
  4044ee:	4770      	bx	lr

004044f0 <__init_array_start>:
  4044f0:	00402579 	.word	0x00402579

004044f4 <__frame_dummy_init_array_entry>:
  4044f4:	00400165                                e.@.

004044f8 <_fini>:
  4044f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4044fa:	bf00      	nop
  4044fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4044fe:	bc08      	pop	{r3}
  404500:	469e      	mov	lr, r3
  404502:	4770      	bx	lr

00404504 <__fini_array_start>:
  404504:	00400141 	.word	0x00400141
