-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2009 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 9.1 (Build Build 222 10/21/2009)
-- Created on Wed Jun 07 12:06:55 2017

LIBRARY ieee;
USE ieee.std_logic_1164.all;


--  Entity Declaration

ENTITY debounce IS
	-- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
	PORT
	(
		CLK : IN STD_LOGIC;
		key_input : IN STD_LOGIC;
		key_output : OUT STD_LOGIC
	);
	-- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!
	
END debounce;


--  Architecture Body

ARCHITECTURE debounce_architecture OF debounce IS
	SIGNAL d1: STD_LOGIC;
	SIGNAL d2: STD_LOGIC;
	SIGNAL d3: STD_LOGIC;
BEGIN
	key_output <= d1 OR d2 OR d3;
	
	PROCESS(CLK)
	BEGIN 
		IF (RISING_EDGE(CLK)) THEN
			d1 <= key_input;
			d2 <= d1;
			d3 <= d2;
		END IF;
	END PROCESS;

END debounce_architecture;
