m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/OR Gate
vorgate_level
!s110 1596524258
!i10b 1
!s100 h]3CKbJR6>@PK`]PMoeSF3
I8hUh=GTaL]d7z4iU`;P]a2
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/Or_gate_level
w1596524237
8/home/sriram/Documents/Verilog/Or_gate_level/Or_gate_level.v
F/home/sriram/Documents/Verilog/Or_gate_level/Or_gate_level.v
L0 5
OV;L;10.5b;63
r1
!s85 0
31
!s108 1596524258.000000
!s107 /home/sriram/Documents/Verilog/Or_gate_level/Or_gate_level.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/Or_gate_level/Or_gate_level.v|
!i113 1
o-work work
tCvgOpt 0
