
---------- Begin Simulation Statistics ----------
final_tick                               16607525474709                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139058                       # Simulator instruction rate (inst/s)
host_mem_usage                               17510888                       # Number of bytes of host memory used
host_op_rate                                   224793                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7190.11                       # Real time elapsed on the host
host_tick_rate                                8503740                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999839153                       # Number of instructions simulated
sim_ops                                    1616286475                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061143                       # Number of seconds simulated
sim_ticks                                 61142813649                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests         1065                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       543722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         4715                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      1087727                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         4717                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu0.num_int_insts                          23                       # number of integer instructions
system.cpu0.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu0.num_load_insts                          3                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu0.op_class::MemRead                       3     13.04%     95.65% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      4.35%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         17                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests         1009                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       544208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1088823                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2894                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu1.num_int_insts                          23                       # number of integer instructions
system.cpu1.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%     95.65% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests         1014                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       543929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         4722                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1088142                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         4722                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu2.num_int_insts                          23                       # number of integer instructions
system.cpu2.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu2.op_class::MemRead                       3     13.04%     95.65% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      4.35%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         17                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests         1176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       543769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2887                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      1087944                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2887                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu3.num_load_insts                          3                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu3.op_class::MemRead                       3     13.04%     95.65% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      4.35%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       338156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         689392                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       230483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        539234                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        223553197                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       199497041                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249919562                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            404006370                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.734684                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.734684                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           230294                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          230404                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 132804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3349987                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        43995934                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.788488                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           118390664                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          36224858                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26301272                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     94515145                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        85009                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     43388819                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    603496753                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     82165806                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6768047                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    511999838                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         46433                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        48594                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3013025                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       109035                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents       109595                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1668865                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1681122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        664361348                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            509696870                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.583368                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        387566990                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.775945                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             511312785                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       795547787                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      434482341                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.361129                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.361129                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1318891      0.25%      0.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    392167583     75.60%     75.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      3432320      0.66%     76.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       893550      0.17%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     83675247     16.13%     92.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36819565      7.10%     99.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       230414      0.04%     99.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       230318      0.04%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     518767888                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         460732                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads       921464                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       460612                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes       820520                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           10918186                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021046                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        7545960     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2426601     22.23%     91.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       945625      8.66%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     527906451                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1232416095                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    509236258                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    802271597                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         603496753                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        518767888                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    199490274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1404383                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    306357374                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    183479217                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.827393                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.557280                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     55689673     30.35%     30.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16000371      8.72%     39.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     19942300     10.87%     49.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20306145     11.07%     61.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     19478208     10.62%     71.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     16536822      9.01%     80.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15992818      8.72%     89.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     10852408      5.91%     95.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      8680472      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    183479217                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.825348                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     14943011                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      6599898                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     94515145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     43388819                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      222446047                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               183612021                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   3448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        223546081                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       199491062                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249919616                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            404006460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.734684                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.734684                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads           230302                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          230411                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 132430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3349800                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        43999277                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.788629                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           118398476                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          36224309                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       26320087                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     94523617                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        85334                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     43394286                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    603558950                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     82174167                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6764519                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    512025857                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         46792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents        44080                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3012886                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       104883                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents       109568                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1668917                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1680883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        664400968                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            509721915                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.583362                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        387585982                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.776081                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             511339302                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       795563013                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      434505836                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.361129                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.361129                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1319067      0.25%      0.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    392184835     75.60%     75.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3432334      0.66%     76.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       893507      0.17%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     83681478     16.13%     92.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36818416      7.10%     99.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead       230424      0.04%     99.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       230323      0.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     518790384                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses         460747                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads       921494                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       460625                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes       820922                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           10910850                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.021031                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        7540443     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2428262     22.26%     91.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       942145      8.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     527921420                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1232450478                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    509261290                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    802395616                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         603558950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        518790384                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    199552405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1400771                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    306498190                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    183479591                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.827510                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.556657                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     55654629     30.33%     30.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16010041      8.73%     39.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     19955323     10.88%     49.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20318293     11.07%     61.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     19490166     10.62%     71.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     16535768      9.01%     80.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15998174      8.72%     89.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     10851306      5.91%     95.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      8665891      4.72%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    183479591                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.825471                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     14943440                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      6595953                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     94523617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     43394286                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      222463779                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               183612021                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   3364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        223625323                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       199561048                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249999904                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            404136700                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.734448                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.734448                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads           230366                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          230477                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 130698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3351266                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        44008883                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.789352                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           118423581                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          36235401                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       26296933                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     94545800                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        85092                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     43402792                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    603693386                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     82188180                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6770939                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    512158611                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         46543                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        50896                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3014429                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       111496                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents       109807                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1669475                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1681791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        664579567                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            509855178                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.583361                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        387689657                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.776807                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             511471645                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       795792037                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      434618826                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.361566                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.361566                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1319176      0.25%      0.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    392293933     75.60%     75.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      3433533      0.66%     76.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       893766      0.17%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     83697890     16.13%     92.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     36830380      7.10%     99.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead       230488      0.04%     99.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite       230390      0.04%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     518929556                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses         460878                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads       921756                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       460756                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes       820800                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           10919620                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.021043                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        7548098     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2426008     22.22%     91.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       945514      8.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     528069122                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1232742369                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    509394422                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    802534628                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         603693386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        518929556                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    199556665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1404076                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    306475626                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    183481323                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.828242                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.557095                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     55647213     30.33%     30.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16006637      8.72%     39.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     19949121     10.87%     49.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20316489     11.07%     61.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     19487575     10.62%     71.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     16538142      9.01%     80.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15999619      8.72%     89.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10855730      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      8680797      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    183481323                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.826229                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     14965660                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      6610247                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     94545800                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     43402792                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      222511572                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               183612021                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   3442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        223619091                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       199559136                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            404136853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.734448                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.734448                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           230374                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          230480                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 130036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3350961                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        44015892                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.789631                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           118444347                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          36238284                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26330706                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     94559955                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        85074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     43409751                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    603779400                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     82206063                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6771341                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    512209750                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         46580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        48868                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3014505                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       109478                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents       110223                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1669418                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1681543                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        664606450                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            509903628                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.583384                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        387720440                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.777071                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             511522357                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       795852190                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      434659621                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.361567                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.361567                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1319320      0.25%      0.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    392325497     75.60%     75.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3433599      0.66%     76.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       893710      0.17%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     83715206     16.13%     92.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     36832874      7.10%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       230496      0.04%     99.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       230394      0.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     518981096                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         460890                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       921780                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       460768                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       820986                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           10923683                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.021048                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        7548024     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2430776     22.25%     91.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       944883      8.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     528124569                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1232847625                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    509442860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    802706602                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         603779400                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        518981096                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    199642458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1401550                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    306616333                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    183481985                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.828513                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.556849                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     55626840     30.32%     30.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16005405      8.72%     39.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     19961774     10.88%     49.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20320816     11.08%     60.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19489269     10.62%     71.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     16541760      9.02%     80.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     16003452      8.72%     89.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10858245      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      8674424      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    183481985                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.826509                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     14915017                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6559623                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     94559955                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     43409751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      222547173                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               183612021                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   3352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     98189800                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        98189801                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     98191641                       # number of overall hits
system.cpu0.dcache.overall_hits::total       98191642                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       526770                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        526773                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       526895                       # number of overall misses
system.cpu0.dcache.overall_misses::total       526898                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  22902983757                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22902983757                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  22902983757                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22902983757                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     98716570                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     98716574                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     98718536                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     98718540                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.750000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005336                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005336                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.750000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.005337                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005337                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43478.147497                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43477.899887                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 43467.832788                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43467.585295                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       347203                       # number of writebacks
system.cpu0.dcache.writebacks::total           347203                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       178422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       178422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       178422                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       178422                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       348348                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       348348                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       348453                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       348453                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9332686305                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9332686305                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   9333526131                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9333526131                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003529                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003529                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003530                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003530                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26791.272822                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26791.272822                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26785.609913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26785.609913                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347203                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     68430086                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       68430087                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       414839                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       414841                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  22212003762                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22212003762                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     68844925                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     68844928                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.006026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 53543.672996                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53543.414855                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       178054                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       178054                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       236785                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       236785                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   8680960350                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8680960350                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003439                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003439                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 36661.783263                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36661.783263                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     29759714                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      29759714                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       111931                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       111932                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    690979995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    690979995                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     29871645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     29871646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.003747                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003747                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6173.267415                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6173.212263                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          368                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          368                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       111563                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       111563                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    651725955                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    651725955                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.003735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  5841.775096                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  5841.775096                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data         1841                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1841                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          125                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.063581                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.063581                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          105                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       839826                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       839826                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  7998.342857                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  7998.342857                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.557466                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           98540228                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347715                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           283.393664                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16546382663724                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     1.001324                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   510.556142                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001956                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.997180                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999136                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        790096035                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       790096035                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           24                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     66018061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66018085                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           24                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     66018061                       # number of overall hits
system.cpu0.icache.overall_hits::total       66018085                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       203325                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        203327                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       203325                       # number of overall misses
system.cpu0.icache.overall_misses::total       203327                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   1044583704                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1044583704                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   1044583704                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1044583704                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           26                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     66221386                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66221412                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           26                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     66221386                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66221412                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.076923                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.003070                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003070                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.076923                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.003070                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003070                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5137.507459                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5137.456924                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5137.507459                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5137.456924                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       195760                       # number of writebacks
system.cpu0.icache.writebacks::total           195760                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         7045                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7045                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         7045                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7045                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       196280                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       196280                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       196280                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       196280                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    943600788                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    943600788                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    943600788                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    943600788                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.002964                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002964                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.002964                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002964                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4807.421989                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4807.421989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4807.421989                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4807.421989                       # average overall mshr miss latency
system.cpu0.icache.replacements                195760                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           24                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     66018061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66018085                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       203325                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       203327                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   1044583704                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1044583704                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     66221386                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66221412                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.003070                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003070                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5137.507459                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5137.456924                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         7045                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7045                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       196280                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       196280                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    943600788                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    943600788                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4807.421989                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4807.421989                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.490586                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66214367                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           196282                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           337.343042                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.681596                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   510.808990                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001331                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.997674                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999005                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        529967578                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       529967578                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         433150                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       257121                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       375721                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          767                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          767                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        110847                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       110847                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       433150                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       588312                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1044167                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            1632479                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     25089920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     44474752                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            69564672                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        89891                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                5753024                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        634643                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.009115                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.095071                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              628860     99.09%     99.09% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                5781      0.91%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   2      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          634643                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       723824784                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      196102644                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      347627003                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       194068                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       261485                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         455553                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       194068                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       261485                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        455553                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2200                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        86227                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        88432                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2200                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        86227                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        88432                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     91290285                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   8109133083                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   8200423368                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     91290285                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   8109133083                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   8200423368                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       196268                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       347712                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       543985                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       196268                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       347712                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       543985                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.011209                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.247984                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.162563                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.011209                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.247984                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.162563                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 41495.584091                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 94044.012699                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 92731.402298                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 41495.584091                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 94044.012699                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 92731.402298                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        89879                       # number of writebacks
system.cpu0.l2cache.writebacks::total           89879                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2200                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        86227                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        88427                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2200                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        86227                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        88427                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     90557685                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   8080419492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   8170977177                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     90557685                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   8080419492                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   8170977177                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.011209                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.247984                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.162554                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.011209                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.247984                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.162554                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 41162.584091                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 93711.012699                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 92403.645685                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 41162.584091                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 93711.012699                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 92403.645685                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                89879                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       198993                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       198993                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       198993                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       198993                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       343715                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       343715                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       343715                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       343715                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          767                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          767                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          767                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          767                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       104590                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       104590                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         6256                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         6257                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    184392756                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    184392756                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       110846                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       110847                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.056439                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.056447                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 29474.545396                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 29469.834745                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         6256                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         6256                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    182309508                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    182309508                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.056439                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.056438                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 29141.545396                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 29141.545396                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       194068                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       156895                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       350963                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2200                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        79971                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        82175                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     91290285                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7924740327                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   8016030612                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       196268                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       236866                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       433138                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.011209                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.337621                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.189720                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 41495.584091                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99095.176089                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 97548.288555                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2200                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        79971                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        82171                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     90557685                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7898109984                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   7988667669                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.011209                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.337621                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.189711                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 41162.584091                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 98762.176089                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97220.037106                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2761.593745                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1087460                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           92845                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           11.712639                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   209.581251                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.042546                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.058417                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   404.657915                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2147.253616                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.051167                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000010                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000014                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.098793                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.524232                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.674217                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2966                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1219                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          474                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1170                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.724121                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        17492205                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       17492205                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16546382671716                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  61142802993                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30908.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30908.numOps                      0                       # Number of Ops committed
system.cpu0.thread30908.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     98196805                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        98196806                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     98198646                       # number of overall hits
system.cpu1.dcache.overall_hits::total       98198647                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       526146                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        526149                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       526271                       # number of overall misses
system.cpu1.dcache.overall_misses::total       526274                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  22821112377                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22821112377                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  22821112377                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22821112377                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     98722951                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98722955                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     98724917                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98724921                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.750000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005330                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005330                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.750000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.005331                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005331                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 43374.106003                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43373.858692                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 43363.803776                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43363.556583                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       347059                       # number of writebacks
system.cpu1.dcache.writebacks::total           347059                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       178060                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       178060                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       178060                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       178060                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       348086                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348086                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       348191                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348191                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   9295371990                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9295371990                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   9296219142                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9296219142                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003526                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003526                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003527                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003527                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26704.239728                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26704.239728                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26698.619844                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26698.619844                       # average overall mshr miss latency
system.cpu1.dcache.replacements                347059                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     68436952                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       68436953                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       414349                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       414351                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  22141526310                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22141526310                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     68851301                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     68851304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.666667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.006018                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006018                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 53436.900560                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53436.642629                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       177703                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       177703                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       236646                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       236646                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   8654644359                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8654644359                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003437                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003437                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 36572.113448                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36572.113448                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     29759853                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      29759853                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       111797                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       111798                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    679586067                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    679586067                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     29871650                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     29871651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.003743                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003743                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  6078.750476                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  6078.696104                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          357                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          357                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       111440                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111440                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    640727631                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    640727631                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  5749.530070                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  5749.530070                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         1841                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1841                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data          125                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.063581                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.063581                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data          105                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       847152                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       847152                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  8068.114286                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  8068.114286                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.558482                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           98546955                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           347571                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           283.530430                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16546382663724                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     1.001314                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.557168                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.001956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.997182                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999138                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        790146939                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       790146939                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           24                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     66023089                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        66023113                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           24                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     66023089                       # number of overall hits
system.cpu1.icache.overall_hits::total       66023113                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       204051                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        204053                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       204051                       # number of overall misses
system.cpu1.icache.overall_misses::total       204053                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   1045423863                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1045423863                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   1045423863                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1045423863                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           26                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     66227140                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     66227166                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           26                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     66227140                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     66227166                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.076923                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.003081                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003081                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.076923                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.003081                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003081                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst  5123.345943                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5123.295727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst  5123.345943                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5123.295727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       196513                       # number of writebacks
system.cpu1.icache.writebacks::total           196513                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         7018                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7018                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         7018                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7018                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       197033                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       197033                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       197033                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       197033                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    944626761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    944626761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    944626761                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    944626761                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.002975                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002975                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.002975                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002975                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst  4794.256602                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  4794.256602                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst  4794.256602                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  4794.256602                       # average overall mshr miss latency
system.cpu1.icache.replacements                196513                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           24                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     66023089                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       66023113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       204051                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       204053                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   1045423863                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1045423863                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     66227140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     66227166                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.003081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst  5123.345943                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5123.295727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         7018                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7018                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       197033                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       197033                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    944626761                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    944626761                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.002975                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002975                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst  4794.256602                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  4794.256602                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.491559                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           66220148                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           197035                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           336.083173                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.700488                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   510.791071                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001368                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.997639                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999007                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        530014363                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       530014363                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         433767                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       256374                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       373920                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          645                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        110839                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       110839                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       433767                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       590571                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      1043491                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            1634062                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     25186304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     44456320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            69642624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        86734                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                5550976                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        631973                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.006176                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.078344                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              628070     99.38%     99.38% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                3903      0.62%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          631973                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       724595346                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy      196855223                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      347441193                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst       194952                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       262430                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         457382                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst       194952                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       262430                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        457382                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         2069                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        85138                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        87212                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         2069                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        85138                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        87212                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     88579332                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   8069026563                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   8157605895                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     88579332                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   8069026563                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   8157605895                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst       197021                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       347568                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       544594                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst       197021                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       347568                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       544594                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.010501                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.244954                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.160141                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.010501                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.244954                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.160141                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 42812.630256                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 94775.852886                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 93537.654165                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 42812.630256                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 94775.852886                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 93537.654165                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        86722                       # number of writebacks
system.cpu1.l2cache.writebacks::total           86722                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         2069                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        85138                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        87207                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         2069                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        85138                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        87207                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     87890355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   8040675609                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   8128565964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     87890355                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   8040675609                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   8128565964                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.010501                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.244954                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.160132                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.010501                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.244954                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.160132                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 42479.630256                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 94442.852886                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 93210.017132                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 42479.630256                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 94442.852886                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 93210.017132                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                86722                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       199110                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       199110                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       199110                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       199110                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       344225                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       344225                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       344225                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       344225                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          645                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          645                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       105160                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       105160                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         5678                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         5679                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    171881280                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    171881280                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       110838                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       110839                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.051228                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.051236                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 30271.447693                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 30266.117274                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         5678                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         5678                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    169990506                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    169990506                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.051228                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.051227                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 29938.447693                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 29938.447693                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst       194952                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       157270                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       352222                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         2069                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        79460                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        81533                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     88579332                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7897145283                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   7985724615                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst       197021                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       236730                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       433755                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.010501                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.335657                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.187970                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 42812.630256                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 99385.165907                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 97944.692517                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         2069                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        79460                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        81529                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     87890355                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7870685103                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   7958575458                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.010501                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.335657                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.187961                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 42479.630256                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 99052.165907                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97616.497909                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2948.298504                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1088574                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           89888                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           12.110337                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   147.949444                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.058417                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   453.011106                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2345.279536                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.036120                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000014                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.110598                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.572578                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.719799                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         3166                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1251                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          471                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1345                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.772949                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        17507072                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       17507072                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16546382671716                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  61142802993                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-21961.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-21961.numOps                     0                       # Number of Ops committed
system.cpu1.thread-21961.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     98221341                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        98221342                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     98223186                       # number of overall hits
system.cpu2.dcache.overall_hits::total       98223187                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       526829                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        526832                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       526954                       # number of overall misses
system.cpu2.dcache.overall_misses::total       526957                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  22794405444                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22794405444                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  22794405444                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22794405444                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     98748170                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     98748174                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     98750140                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     98750144                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.750000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.005335                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005335                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.750000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.005336                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005336                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 43267.180516                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43266.934135                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 43256.917006                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43256.670742                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       347272                       # number of writebacks
system.cpu2.dcache.writebacks::total           347272                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       178417                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       178417                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       178417                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       178417                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       348412                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       348412                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       348517                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       348517                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9289739961                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9289739961                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   9290552148                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9290552148                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.003528                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003528                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.003529                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003529                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26663.088415                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26663.088415                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26657.385861                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26657.385861                       # average overall mshr miss latency
system.cpu2.dcache.replacements                347272                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     68452646                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       68452647                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       414884                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       414886                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  22105236636                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22105236636                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     68867530                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     68867533                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.666667                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.006024                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006024                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 53280.523317                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53280.266473                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       178052                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       178052                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       236832                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       236832                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   8639527824                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8639527824                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.003439                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003439                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 36479.562829                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36479.562829                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     29768695                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      29768695                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       111945                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       111946                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    689168808                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    689168808                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     29880640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     29880641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.003746                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003746                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  6156.316120                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  6156.261126                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          365                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          365                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       111580                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111580                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    650212137                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    650212137                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.003734                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003734                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  5827.317951                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  5827.317951                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data         1845                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1845                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.063452                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.063452                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data          105                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       812187                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       812187                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  7735.114286                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  7735.114286                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.559000                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           98571830                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           347784                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           283.428306                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16546382663724                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     1.001308                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   510.557692                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001956                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.997183                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999139                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        790348936                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       790348936                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           24                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     66041500                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        66041524                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           24                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     66041500                       # number of overall hits
system.cpu2.icache.overall_hits::total       66041524                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       203473                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        203475                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       203473                       # number of overall misses
system.cpu2.icache.overall_misses::total       203475                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   1042612011                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1042612011                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   1042612011                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1042612011                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           26                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     66244973                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     66244999                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           26                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     66244973                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     66244999                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.076923                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.003072                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003072                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.076923                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.003072                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003072                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst  5124.080399                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5124.030033                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst  5124.080399                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5124.030033                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       195902                       # number of writebacks
system.cpu2.icache.writebacks::total           195902                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         7053                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7053                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         7053                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7053                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       196420                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       196420                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       196420                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       196420                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    941691033                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    941691033                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    941691033                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    941691033                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002965                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002965                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002965                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002965                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst  4794.272645                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  4794.272645                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst  4794.272645                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  4794.272645                       # average overall mshr miss latency
system.cpu2.icache.replacements                195902                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           24                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     66041500                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       66041524                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       203473                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       203475                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   1042612011                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1042612011                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     66244973                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     66244999                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.003072                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003072                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst  5124.080399                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5124.030033                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         7053                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7053                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       196420                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       196420                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    941691033                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    941691033                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst  4794.272645                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  4794.272645                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          511.493180                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           66237946                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           196422                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           337.222643                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.681190                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   510.811990                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001330                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.997680                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999010                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        530156414                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       530156414                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         433338                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       257178                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       375890                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          762                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          762                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        110868                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       110868                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       433338                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       588736                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1044364                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            1633100                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     25108096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     44483584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            69591680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        89904                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                5753856                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        634862                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.009035                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.094622                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              629126     99.10%     99.10% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5736      0.90%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          634862                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       724103505                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy      196243168                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      347693937                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst       194210                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       261541                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         455751                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst       194210                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       261541                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        455751                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         2200                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        86240                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        88445                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         2200                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        86240                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        88445                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     88764480                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   8065940319                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   8154704799                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     88764480                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   8065940319                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   8154704799                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst       196410                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       347781                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       544196                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst       196410                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       347781                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       544196                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.011201                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.247972                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.162524                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.011201                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.247972                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.162524                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 40347.490909                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 93528.992567                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 92200.857018                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 40347.490909                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 93528.992567                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 92200.857018                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        89894                       # number of writebacks
system.cpu2.l2cache.writebacks::total           89894                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         2200                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        86240                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        88440                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         2200                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        86240                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        88440                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     88031880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   8037222399                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   8125254279                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     88031880                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   8037222399                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   8125254279                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.011201                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.247972                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.162515                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.011201                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.247972                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.162515                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 40014.490909                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 93195.992567                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 91873.069640                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 40014.490909                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 93195.992567                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 91873.069640                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                89894                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       199044                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       199044                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       199044                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       199044                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       343883                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       343883                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       343883                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       343883                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          762                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          762                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          762                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          762                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       104612                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       104612                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         6255                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         6256                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    182809341                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    182809341                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       110867                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       110868                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.056419                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.056427                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 29226.113669                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 29221.441976                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         6255                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         6255                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    180726426                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    180726426                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.056419                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.056418                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 28893.113669                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 28893.113669                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst       194210                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       156929                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       351139                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         2200                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        79985                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        82189                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     88764480                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7883130978                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   7971895458                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst       196410                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       236914                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       433328                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.011201                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.337612                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.189669                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 40347.490909                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98557.616778                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 96994.676392                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         2200                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        79985                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        82185                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     88031880                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7856495973                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   7944527853                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.011201                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.337612                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.189660                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 40014.490909                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 98224.616778                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96666.397189                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2761.676262                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1087885                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           92860                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           11.715324                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   209.634325                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.042545                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.058417                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   404.636946                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2147.304028                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.051180                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000014                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.098788                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.524244                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.674237                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2966                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1221                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          490                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1170                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.724121                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        17499020                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       17499020                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16546382671716                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  61142802993                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30908.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30908.numOps                      0                       # Number of Ops committed
system.cpu2.thread30908.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     98228054                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        98228055                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     98229899                       # number of overall hits
system.cpu3.dcache.overall_hits::total       98229900                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       526373                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        526376                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       526498                       # number of overall misses
system.cpu3.dcache.overall_misses::total       526501                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  22739885019                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22739885019                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  22739885019                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22739885019                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     98754427                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     98754431                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     98756397                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     98756401                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.750000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005330                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005330                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.750000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.005331                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005331                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 43201.085578                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43200.839360                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 43190.828871                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43190.582770                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       347215                       # number of writebacks
system.cpu3.dcache.writebacks::total           347215                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       178131                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       178131                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       178131                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       178131                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       348242                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       348242                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       348347                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       348347                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   9266627097                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9266627097                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   9267465591                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9267465591                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003526                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003526                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003527                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003527                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26609.734314                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26609.734314                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26604.120578                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26604.120578                       # average overall mshr miss latency
system.cpu3.dcache.replacements                347215                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     68459229                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       68459230                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       414545                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       414547                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  22060332252                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22060332252                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     68873774                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     68873777                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.666667                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006019                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006019                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 53215.772116                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53215.515375                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       177772                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       177772                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       236773                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       236773                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   8626268763                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8626268763                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 36432.653905                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 36432.653905                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     29768825                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      29768825                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       111828                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       111829                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    679552767                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    679552767                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     29880653                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     29880654                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.003742                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003743                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  6076.767598                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  6076.713259                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          359                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          359                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       111469                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111469                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    640358334                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    640358334                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.003730                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003730                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  5744.721259                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  5744.721259                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1845                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1845                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data          125                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.063452                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.063452                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data          105                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       838494                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       838494                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  7985.657143                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  7985.657143                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.559373                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           98578362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           347727                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           283.493551                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16546382663724                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     1.001306                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   510.558066                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001956                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.997184                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999139                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        790398935                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       790398935                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           24                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     66049412                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        66049436                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           24                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     66049412                       # number of overall hits
system.cpu3.icache.overall_hits::total       66049436                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       203458                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        203460                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       203458                       # number of overall misses
system.cpu3.icache.overall_misses::total       203460                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   1042484472                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1042484472                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   1042484472                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1042484472                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           26                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     66252870                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     66252896                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           26                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     66252870                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     66252896                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.076923                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.003071                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003071                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.076923                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.003071                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003071                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst  5123.831317                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5123.780950                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst  5123.831317                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5123.780950                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       195917                       # number of writebacks
system.cpu3.icache.writebacks::total           195917                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         7020                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7020                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         7020                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7020                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       196438                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       196438                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       196438                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       196438                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    940882509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    940882509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    940882509                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    940882509                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.002965                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002965                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.002965                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002965                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst  4789.717412                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  4789.717412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst  4789.717412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  4789.717412                       # average overall mshr miss latency
system.cpu3.icache.replacements                195917                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           24                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     66049412                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       66049436                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       203458                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       203460                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   1042484472                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1042484472                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     66252870                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     66252896                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.003071                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003071                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst  5123.831317                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5123.780950                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         7020                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7020                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       196438                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       196438                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    940882509                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    940882509                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst  4789.717412                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  4789.717412                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.492405                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           66245875                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           196439                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           337.233823                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.700101                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   510.792304                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001367                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.997641                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999009                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        530219607                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       530219607                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         433302                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       256442                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       373414                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          645                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          645                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        110864                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       110864                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       433303                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       588784                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      1043959                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            1632743                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     25110016                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     44476288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            69586304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        86736                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                5551104                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        631536                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.006435                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.079961                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              627472     99.36%     99.36% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                4064      0.64%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          631536                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       724009599                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy      196262807                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      347596373                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst       194361                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       262574                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         456935                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst       194361                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       262574                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        456935                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         2065                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        85150                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        87220                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         2065                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        85150                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        87220                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     87437808                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   8039615004                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   8127052812                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     87437808                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   8039615004                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   8127052812                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst       196426                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       347724                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       544155                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst       196426                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       347724                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       544155                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.010513                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.244878                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.160285                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.010513                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.244878                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.160285                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 42342.764165                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 94417.087540                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 93178.775648                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 42342.764165                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 94417.087540                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 93178.775648                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        86724                       # number of writebacks
system.cpu3.l2cache.writebacks::total           86724                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         2065                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        85150                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        87215                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         2065                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        85150                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        87215                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     86750163                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   8011260054                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   8098010217                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     86750163                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   8011260054                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   8098010217                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.010513                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.244878                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.160276                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.010513                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.244878                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.160276                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 42009.764165                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 94084.087540                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 92851.117549                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 42009.764165                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 94084.087540                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 92851.117549                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                86724                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       199179                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       199179                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       199179                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       199179                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       343733                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       343733                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       343733                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       343733                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          645                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          645                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          645                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       105186                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       105186                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         5677                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         5678                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    171335493                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    171335493                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       110863                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       110864                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.051207                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.051216                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 30180.639951                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 30175.324586                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         5677                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         5677                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    169445052                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    169445052                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.051207                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.051207                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 29847.639951                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 29847.639951                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst       194361                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       157388                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       351749                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         2065                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        79473                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        81542                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     87437808                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7868279511                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   7955717319                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst       196426                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       236861                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       433291                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.010513                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.335526                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.188192                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 42342.764165                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 99005.693896                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 97565.884072                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         2065                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        79473                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        81538                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     86750163                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7841815002                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   7928565165                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.010513                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.335526                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.188183                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 42009.764165                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 98672.693896                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97237.670350                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2948.199735                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           1087712                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           89888                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           12.100748                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16546382661393                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   147.612219                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.058417                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   452.754280                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2345.774818                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.036038                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000014                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.110536                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.572699                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.719775                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3164                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1243                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          494                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1345                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        17493280                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       17493280                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16546382671716                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  61142802993                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              327439                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        389507                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        107282                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             71684                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              23870                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             23870                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         327439                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       262046                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       258268                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       262082                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       258293                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1040689                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     11111296                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     10947584                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     11112768                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     10948672                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 44120320                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            230402                       # Total snoops (count)
system.l3bus.snoopTraffic                    10157952                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             581719                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   581719    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               581719                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            342142171                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            58895702                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            58084178                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            58905356                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            58088842                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         1492                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         9731                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst         1361                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         8656                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst         1491                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         9725                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst         1357                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         8664                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               42477                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         1492                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         9731                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst         1361                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         8656                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst         1491                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         9725                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst         1357                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         8664                       # number of overall hits
system.l3cache.overall_hits::total              42477                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          708                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        76496                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          708                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        76482                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          709                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        76515                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          708                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        76486                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            308832                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          708                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        76496                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          708                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        76482                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          709                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        76515                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          708                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        76486                       # number of overall misses
system.l3cache.overall_misses::total           308832                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     60874731                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7599407318                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     60561378                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   7579036377                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     58370238                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   7556225211                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     59502105                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7549451991                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  30523429349                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     60874731                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7599407318                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     60561378                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   7579036377                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     58370238                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   7556225211                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     59502105                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7549451991                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  30523429349                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2200                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        86227                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         2069                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        85138                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         2200                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        86240                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         2065                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        85150                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          351309                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2200                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        86227                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         2069                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        85138                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         2200                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        86240                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         2065                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        85150                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         351309                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.321818                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.887147                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.342194                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.898330                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.322273                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.887233                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.342857                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.898250                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.879089                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.321818                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.887147                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.342194                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.898330                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.322273                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.887233                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.342857                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.898250                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.879089                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 85981.258475                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 99343.852201                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 85538.669492                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 99095.687574                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 82327.557123                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 98754.822074                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 84042.521186                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 98703.710365                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 98835.060321                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 85981.258475                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 99343.852201                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 85538.669492                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 99095.687574                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 82327.557123                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 98754.822074                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 84042.521186                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 98703.710365                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 98835.060321                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         158718                       # number of writebacks
system.l3cache.writebacks::total               158718                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          708                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        76496                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          708                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        76482                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          709                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        76515                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          708                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        76486                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       308812                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          708                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        76496                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          708                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        76482                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          709                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        76515                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          708                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        76486                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       308812                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     56159451                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7089943958                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     55846098                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   7069666257                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     53648298                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   7046635311                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     54786825                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   7040055231                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  28466741429                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     56159451                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7089943958                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     55846098                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   7069666257                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     53648298                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   7046635311                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     54786825                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   7040055231                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  28466741429                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.321818                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.887147                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.342194                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.898330                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.322273                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.887233                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.342857                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.898250                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.879032                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.321818                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.887147                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.342194                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.898330                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.322273                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.887233                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.342857                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.898250                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.879032                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79321.258475                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 92683.852201                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 78878.669492                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 92435.687574                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 75667.557123                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 92094.822074                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77382.521186                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 92043.710365                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 92181.461307                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79321.258475                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 92683.852201                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 78878.669492                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 92435.687574                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 75667.557123                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 92094.822074                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77382.521186                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 92043.710365                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 92181.461307                       # average overall mshr miss latency
system.l3cache.replacements                    230402                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       230789                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       230789                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       230789                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       230789                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       107282                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       107282                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       107282                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       107282                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data         5347                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data         4768                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         5344                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         4767                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            20226                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          909                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          910                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          911                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          910                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           3644                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     82483101                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     80566686                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     80930322                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     80043543                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    324023652                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         6256                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         5678                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         6255                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         5677                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        23870                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.145301                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.160268                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.145643                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.160296                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.152660                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 90740.485149                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 88534.819780                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 88836.796926                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 87959.937363                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88919.772777                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          909                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          910                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          911                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          910                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         3640                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     76429161                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     74506086                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     74863062                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     73982943                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    299781252                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.145301                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.160268                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.145643                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.160296                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.152493                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 84080.485149                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 81874.819780                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 82176.796926                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 81299.937363                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 82357.486813                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         1492                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         4384                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst         1361                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         3888                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst         1491                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         4381                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst         1357                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         3897                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        22251                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        75587                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        75572                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          709                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        75604                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        75576                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       305188                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     60874731                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7516924217                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     60561378                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7498469691                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     58370238                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7475294889                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     59502105                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7469408448                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  30199405697                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2200                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        79971                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         2069                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        79460                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         2200                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        79985                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         2065                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        79473                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       327439                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.321818                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.945180                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.342194                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.951070                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.322273                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.945227                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.342857                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.950964                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.932045                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 85981.258475                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99447.315239                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 85538.669492                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 99222.856230                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 82327.557123                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98874.330578                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 84042.521186                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 98833.074627                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 98953.450650                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        75587                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        75572                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          709                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        75604                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        75576                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       305172                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     56159451                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7013514797                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     55846098                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   6995160171                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     53648298                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6971772249                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     54786825                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   6966072288                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  28166960177                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.321818                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.945180                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.342194                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.951070                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.322273                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.945227                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.342857                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.950964                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.931996                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 79321.258475                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 92787.315239                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 78878.669492                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 92562.856230                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 75667.557123                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 92214.330578                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 77382.521186                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 92173.074627                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 92298.638725                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            56068.611980                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 380548                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               338071                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.125645                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16546786399251                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 56068.611980                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.855539                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.855539                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65192                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         5012                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        44228                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        15591                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.994751                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             11368151                       # Number of tag accesses
system.l3cache.tags.data_accesses            11368151                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    158718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     76494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     76480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     76512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     76483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002364478172                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8851                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8851                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              756338                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151439                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      308812                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     158718                       # Number of write requests accepted
system.mem_ctrls.readBursts                    308812                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   158718                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                308812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               158718                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  122115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   34816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  10554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   9879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   9977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   9216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.887583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    502.501199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8848     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-48127            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8851                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.925771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.807720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.467420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3200     36.15%     36.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              195      2.20%     38.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2624     29.65%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1539     17.39%     85.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              702      7.93%     93.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              305      3.45%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              120      1.36%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               62      0.70%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.37%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.16%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               11      0.12%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.09%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.02%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.08%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.06%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                4      0.05%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                2      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                2      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66                1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::69                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::71                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::85                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8851                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                19763968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10157952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    323.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   61142038425                       # Total gap between requests
system.mem_ctrls.avgGap                     130776.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        45312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      4895616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        45312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      4894720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        45376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      4896768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        45312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      4894912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10154304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 741084.639318705769                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 80068542.937916770577                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 741084.639318705769                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 80053888.721885040402                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 742131.369035257609                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 80087384.072814702988                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 741084.639318705769                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 80057028.911034703255                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 166075183.557832151651                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        76496                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        76482                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          709                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        76515                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        76486                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       158718                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     29625751                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   4217366904                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     29312558                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   4197598000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     27075776                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   4173518772                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     28251160                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4167948587                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2964983650433                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     41844.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     55131.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     41401.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     54883.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     38188.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     54545.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     39902.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     54492.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18680827.95                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           249900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              13656                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      222                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  31105                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           27                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      4895744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      4894848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        45376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      4896960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      4895104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      19765248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        45376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       181824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10157952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10157952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        76496                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        76482                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          709                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        76515                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        76486                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         308832                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       158718                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        158718                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         3140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         3140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         3140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       741085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     80070636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       741085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     80055982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       742131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     80090524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       741085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     80060169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        323263632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       741085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       741085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       742131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       741085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2973759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    166134847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       166134847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    166134847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         3140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         3140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         3140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       741085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     80070636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       741085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     80055982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       742131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     80090524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       741085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     80060169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       489398479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               308802                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              158661                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         9752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         9516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         9566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         9687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         9766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         9591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         9625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         9818                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         9651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         9789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         9755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         9486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         9457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         9740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         9860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         9191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         9109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4999                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4905                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         4962                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         4879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         4883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         4872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         4850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         5073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         4816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         4805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         4989                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         4771                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11469132924                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1028928264                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        16870697508                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                37140.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           54632.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              195037                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              22459                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           14.16                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       249963                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   119.685681                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   101.996724                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    77.268309                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       127925     51.18%     51.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        78533     31.42%     82.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        41107     16.45%     99.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2028      0.81%     99.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          115      0.05%     99.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           61      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           43      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           31      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          120      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       249963                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              19763328                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10154304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              323.232230                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              166.075184                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               46.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    779585081.184019                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1036431785.390411                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1298919040.473461                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  596326733.855968                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 21797531586.363781                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 47771064467.785095                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3208522253.529922                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  76488380948.581985                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1250.979083                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4472602889                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5506900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51163300104                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             305188                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       158718                       # Transaction distribution
system.membus.trans_dist::CleanEvict            71684                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3644                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3644                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         305188                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       848066                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       848066                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 848066                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     29923200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     29923200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29923200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            308832                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  308832    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              308832                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           390970639                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          585635400                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       65091842                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     44562837                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3168139                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     34407285                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       33272544                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    96.702033                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8099770                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         2332                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        29868                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        27498                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         2370                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1012                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    199490974                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2919742                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    156688000                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.578413                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.824216                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     47645965     30.41%     30.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     32269537     20.59%     51.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     17345720     11.07%     62.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     16207916     10.34%     72.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8750207      5.58%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4360420      2.78%     80.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3356028      2.14%     82.93% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2535107      1.62%     84.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24217100     15.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    156688000                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249919562                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     404006370                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           93102835                       # Number of memory references committed
system.switch_cpus0.commit.loads             63231190                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          36126983                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            458932                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          402622360                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      4794899                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       946105      0.23%      0.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    305770398     75.68%     75.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      3317161      0.82%     76.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       869871      0.22%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     63001724     15.59%     92.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     29642179      7.34%     99.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       229466      0.06%     99.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       229466      0.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    404006370                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24217100                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        17775041                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     72126501                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         68493568                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     22071079                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       3013025                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     30456337                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       254194                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     651614986                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts      1163674                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           82165864                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           36224858                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                57732                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1469                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      5124223                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             443571537                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           65091842                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     41399812                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            175093320                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        6522890                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         66221386                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        68239                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    183479217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.898966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.361386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        60055244     32.73%     32.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         9081392      4.95%     37.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         8906198      4.85%     42.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8273212      4.51%     47.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         9159203      4.99%     52.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        16611897      9.05%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         9879785      5.38%     66.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         7407512      4.04%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        54104774     29.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    183479217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354508                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.415809                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           66221417                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   57                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           13313440                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       31283939                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        50819                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation       109595                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      13517169                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         4045                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  61142813649                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       3013025                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26817404                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       40302580                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         81097484                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     32248721                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     634007574                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       879824                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      25405200                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1702186                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        286608                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           49                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    816859610                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1622820610                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1037482331                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           324112                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    521010616                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       295848836                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         84079547                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               735968244                       # The number of ROB reads
system.switch_cpus0.rob.writes             1233860830                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249919562                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          404006370                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       65096535                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     44565723                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3167995                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     34410733                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       33276104                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    96.702689                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8100274                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         2342                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        29872                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        27501                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         2371                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    199553105                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      2919496                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    156682634                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.578502                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.823641                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     47606960     30.38%     30.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     32288160     20.61%     50.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     17359114     11.08%     62.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     16212193     10.35%     72.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8757862      5.59%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4359811      2.78%     80.79% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3360621      2.14%     82.93% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2534040      1.62%     84.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     24203873     15.45%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    156682634                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249919616                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     404006460                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           93102853                       # Number of memory references committed
system.switch_cpus1.commit.loads             63231203                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          36126991                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            458932                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          402622450                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      4794902                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       946105      0.23%      0.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    305770468     75.68%     75.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3317163      0.82%     76.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       869871      0.22%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     63001737     15.59%     92.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     29642184      7.34%     99.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       229466      0.06%     99.94% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       229466      0.06%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    404006460                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     24203873                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        17780761                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     72116293                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         68486290                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     22083358                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       3012886                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     30458883                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       254261                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     651663143                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts      1163095                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           82174225                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           36224309                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                57699                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1472                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      5129030                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             443596846                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           65096535                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     41403879                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            175088999                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        6522800                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          140                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         66227140                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        68406                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    183479591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.899183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.361303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        60043966     32.73%     32.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9085584      4.95%     37.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         8907294      4.85%     42.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8274683      4.51%     47.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         9159347      4.99%     52.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        16613645      9.05%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         9880066      5.38%     66.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         7409785      4.04%     70.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        54105221     29.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    183479591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354533                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.415947                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           66227162                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   47                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           13315461                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       31292403                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        50683                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation       109568                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      13522632                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         4023                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  61142813649                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       3012886                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26828079                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       40280643                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         81097649                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     32260331                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     634057545                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       874930                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      25426716                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1699386                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        276187                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents           43                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands    816925546                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1622951869                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1037572884                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups           324244                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    521010738                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       295914669                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         84136242                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               736038326                       # The number of ROB reads
system.switch_cpus1.rob.writes             1233991031                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249919616                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          404006460                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       65114376                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     44577793                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3169347                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     34419167                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       33283957                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    96.701809                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        8102651                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect         2340                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups        29884                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        27511                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         2373                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1012                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    199557354                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2920858                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    156680503                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.579368                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.824248                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     47598948     30.38%     30.38% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     32284130     20.61%     50.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     17351908     11.07%     62.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     16212523     10.35%     72.41% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8754027      5.59%     77.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4361791      2.78%     80.78% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3358033      2.14%     82.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2535220      1.62%     84.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     24223923     15.46%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    156680503                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249999904                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     404136700                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           93132124                       # Number of memory references committed
system.switch_cpus2.commit.loads             63251484                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          36138613                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating            459076                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          402752342                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      4796475                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       946322      0.23%      0.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    305869877     75.68%     75.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      3318324      0.82%     76.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       870053      0.22%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     63021946     15.59%     92.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     29651102      7.34%     99.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       229538      0.06%     99.94% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       229538      0.06%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    404136700                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     24223923                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        17781360                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     72092472                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         68513876                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     22079183                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       3014429                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     30466342                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       254295                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     651831816                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts      1164126                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           82188239                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           36235401                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                57731                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1469                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      5126522                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             443727245                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           65114376                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     41414119                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            175091631                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        6525882                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         66244973                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        68299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    183481323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.900293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.361199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        60014050     32.71%     32.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9084988      4.95%     37.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         8908972      4.86%     42.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8276297      4.51%     47.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         9162436      4.99%     52.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        16617103      9.06%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         9883129      5.39%     66.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         7409718      4.04%     70.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        54124630     29.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    183481323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.354630                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.416657                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           66245004                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   56                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           13313228                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       31294315                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses        50722                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation       109807                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      13522149                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads         4029                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  61142813649                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       3014429                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26827616                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       40253139                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         81121822                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     32264314                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     634218234                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       898008                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      25415162                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1707490                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        283625                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.fullRegistersEvents           49                       # Number of times there has been no free registers
system.switch_cpus2.rename.renamedOperands    817129521                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1623357172                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1037826869                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups           324212                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    521179294                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       295950188                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         84120269                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               736150634                       # The number of ROB reads
system.switch_cpus2.rob.writes             1234263778                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249999904                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          404136700                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       65119718                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     44580415                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3169160                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     34422924                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       33287490                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    96.701518                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        8103587                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         2373                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        29893                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        27521                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         2372                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    199643151                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      2920624                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    156672252                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.579505                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.823832                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     47573100     30.36%     30.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     32287186     20.61%     50.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     17360252     11.08%     62.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     16220936     10.35%     72.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8757350      5.59%     78.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4363629      2.79%     80.78% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3361796      2.15%     82.93% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2535990      1.62%     84.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     24212013     15.45%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    156672252                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     404136853                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           93132163                       # Number of memory references committed
system.switch_cpus3.commit.loads             63251498                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          36138620                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            459076                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          402752495                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      4796477                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       946322      0.23%      0.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    305869986     75.68%     75.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3318329      0.82%     76.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       870053      0.22%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     63021960     15.59%     92.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     29651127      7.34%     99.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       229538      0.06%     99.94% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       229538      0.06%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    404136853                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     24212013                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        17778920                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     72084001                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         68519245                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     22085311                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3014505                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     30468877                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       254280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     651914753                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts      1163950                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           82206116                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           36238284                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                57714                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1468                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      5123002                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             443774155                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           65119718                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41418598                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            175095764                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6526114                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          140                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         66252870                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        68307                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    183481985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.900669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.361084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        60000471     32.70%     32.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9085399      4.95%     37.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         8910731      4.86%     42.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8278295      4.51%     47.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         9162126      4.99%     52.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        16622047      9.06%     61.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         9884147      5.39%     66.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         7413058      4.04%     70.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        54125711     29.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    183481985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.354659                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.416912                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           66252892                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   48                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607525474709                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13324882                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       31308450                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        50676                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation       110223                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      13529068                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         4007                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  61142813649                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3014505                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26829904                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       40243660                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         81129108                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     32264805                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     634297831                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       890059                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      25424618                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1701354                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        278510                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents           46                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands    817231390                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1623563426                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1037968503                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           324316                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    521179471                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       296051812                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         84143184                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               736240243                       # The number of ROB reads
system.switch_cpus3.rob.writes             1234444784                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          404136853                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
