set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y61}]
set_property SITE_PIPS {SLICE_X1Y61/CUSED:0 SLICE_X1Y61/BUSED:0 SLICE_X1Y61/SRUSEDMUX:IN SLICE_X1Y61/A5FFMUX:IN_B SLICE_X1Y61/CEUSEDMUX:1 SLICE_X1Y61/CLKINV:CLK SLICE_X1Y61/AOUTMUX:A5Q SLICE_X1Y61/AFFMUX:O6} [get_sites {SLICE_X1Y61}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y61}]
set_property SITE_PIPS {SLICE_X0Y61/SRUSEDMUX:IN SLICE_X0Y61/B5FFMUX:IN_B SLICE_X0Y61/A5FFMUX:IN_B SLICE_X0Y61/D5FFMUX:IN_B SLICE_X0Y61/C5FFMUX:IN_B SLICE_X0Y61/CEUSEDMUX:IN SLICE_X0Y61/CLKINV:CLK SLICE_X0Y61/DOUTMUX:D5Q SLICE_X0Y61/DFFMUX:O6 SLICE_X0Y61/COUTMUX:C5Q SLICE_X0Y61/CFFMUX:O6 SLICE_X0Y61/BOUTMUX:B5Q SLICE_X0Y61/BFFMUX:O6 SLICE_X0Y61/AOUTMUX:A5Q SLICE_X0Y61/AFFMUX:O6} [get_sites {SLICE_X0Y61}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y60}]
set_property SITE_PIPS {SLICE_X1Y60/AUSED:0 SLICE_X1Y60/SRUSEDMUX:IN SLICE_X1Y60/CEUSEDMUX:1 SLICE_X1Y60/CLKINV:CLK SLICE_X1Y60/BFFMUX:BX SLICE_X1Y60/AFFMUX:AX} [get_sites {SLICE_X1Y60}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y60}]
set_property SITE_PIPS {SLICE_X0Y60/BUSED:0 SLICE_X0Y60/AUSED:0 SLICE_X0Y60/SRUSEDMUX:IN SLICE_X0Y60/CEUSEDMUX:1 SLICE_X0Y60/CLKINV:CLK SLICE_X0Y60/DFFMUX:O6 SLICE_X0Y60/CFFMUX:O6 SLICE_X0Y60/BOUTMUX:O5 SLICE_X0Y60/BFFMUX:O5 SLICE_X0Y60/AOUTMUX:O5 SLICE_X0Y60/AFFMUX:O5} [get_sites {SLICE_X0Y60}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y59}]
set_property SITE_PIPS {SLICE_X1Y59/SRUSEDMUX:IN SLICE_X1Y59/CEUSEDMUX:1 SLICE_X1Y59/CLKINV:CLK SLICE_X1Y59/AFFMUX:AX} [get_sites {SLICE_X1Y59}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y59}]
set_property SITE_PIPS {SLICE_X0Y59/DUSED:0 SLICE_X0Y59/CUSED:0 SLICE_X0Y59/BUSED:0 SLICE_X0Y59/SRUSEDMUX:IN SLICE_X0Y59/A5FFMUX:IN_B SLICE_X0Y59/CEUSEDMUX:1 SLICE_X0Y59/CLKINV:CLK SLICE_X0Y59/CFFMUX:CX SLICE_X0Y59/BFFMUX:BX SLICE_X0Y59/AOUTMUX:A5Q SLICE_X0Y59/AFFMUX:O6} [get_sites {SLICE_X0Y59}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y58}]
set_property SITE_PIPS {SLICE_X0Y58/AUSED:0 SLICE_X0Y58/SRUSEDMUX:IN SLICE_X0Y58/CEUSEDMUX:1 SLICE_X0Y58/CLKINV:CLK SLICE_X0Y58/DFFMUX:DX SLICE_X0Y58/CFFMUX:CX SLICE_X0Y58/BFFMUX:BX SLICE_X0Y58/AFFMUX:AX} [get_sites {SLICE_X0Y58}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y57}]
set_property SITE_PIPS {SLICE_X0Y57/AUSED:0} [get_sites {SLICE_X0Y57}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y56}]
set_property SITE_PIPS {SLICE_X1Y56/SRUSEDMUX:IN SLICE_X1Y56/CEUSEDMUX:1 SLICE_X1Y56/CLKINV:CLK SLICE_X1Y56/AFFMUX:AX} [get_sites {SLICE_X1Y56}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y56}]
set_property SITE_PIPS {SLICE_X0Y56/SRUSEDMUX:IN SLICE_X0Y56/CEUSEDMUX:1 SLICE_X0Y56/CLKINV:CLK SLICE_X0Y56/DFFMUX:DX SLICE_X0Y56/CFFMUX:CX SLICE_X0Y56/BFFMUX:BX SLICE_X0Y56/AFFMUX:AX} [get_sites {SLICE_X0Y56}]
set_property ROUTE {INT_L_X2Y60/VCC_WIRE  { IMUX_L12 CLBLL_LL_B6 }  IMUX_L4 CLBLL_LL_A6 } [get_nets {<const1>}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O LIOI_I2GCLK_TOP0 HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BUFGCTRL0_I0 }   [get_nets {clk_IBUF}]
set_property ROUTE  { CLK_BUFG_BUFGCTRL0_O CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_CK_BUFHCLK_L8 <12>HCLK_LEAF_CLK_B_BOTL5  { <19>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <17>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <16>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <15>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }  <14>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   [get_nets {clk_IBUF_BUFG}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { SL1BEG0 IMUX_L8 CLBLL_LL_A5 }   { IMUX_L40 CLBLL_LL_D1 }   { NR1BEG0  { IMUX_L9 CLBLL_L_A5 }   { FAN_ALT4 FAN_BOUNCE4  { IMUX_L15 CLBLL_LL_B1 }  IMUX_L7 CLBLL_LL_A1 }   { IMUX_L17 CLBLL_LL_B3 }  NR1BEG0  { IMUX_L0 CLBLL_L_A3 }   { IMUX_L25 CLBLL_L_B5 }  IMUX_L33 CLBLL_L_C1 }  NL1BEG_N3  { NL1BEG2  { IMUX_L43 CLBLL_LL_D6 }   { IMUX_L28 CLBLL_LL_C4 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L2 CLBLL_LL_A2 }  IMUX_L29 CLBLL_LL_C2 }   [get_nets {cnt[0]}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {cnt[0]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { NE2BEG0 WR1BEG1  { IMUX_L3 CLBLL_L_A2 }   { IMUX_L34 CLBLL_L_C6 }  IMUX_L19 CLBLL_L_B2 }   { IMUX_L8 CLBLL_LL_A5 }   { IMUX_L32 CLBLL_LL_C1 }   { IMUX_L0 CLBLL_L_A3 }   { SR1BEG1  { IMUX_L44 CLBLL_LL_D4 }   { IMUX_L11 CLBLL_LL_A4 }   { IMUX_L27 CLBLL_LL_B4 }  IMUX_L35 CLBLL_LL_C6 }   { IMUX_L40 CLBLL_LL_D1 }   { SS2BEG0 IMUX_L1 CLBLL_LL_A3 }  IMUX_L24 CLBLL_LL_B5 }   [get_nets {cnt[1]}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 FAN_ALT6 FAN_BOUNCE6 FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {cnt[1]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 WR1BEG1 SR1BEG1 ER1BEG2  { NR1BEG2 NR1BEG2  { NR1BEG2  { NR1BEG2  { NR1BEG2  { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }   { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }   { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }  CTRL_L1 CLBLL_LL_SR }   { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }   [get_nets {cnt[1]_i_2_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { IMUX_L17 CLBLL_LL_B3 }   { NN2BEG0  { IMUX_L9 CLBLL_L_A5 }  IMUX_L16 CLBLL_L_B3 }  IMUX_L1 CLBLL_LL_A3 }   [get_nets {comp_d[4]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { SR1BEG3 IMUX_L47 CLBLL_LL_D5 }  SL1BEG2 IMUX_L28 CLBLL_LL_C4 }   [get_nets {comp_d[5]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 SR1BEG1  { IMUX_L11 CLBLL_LL_A4 }   { IMUX_L44 CLBLL_LL_D4 }  BYP_ALT2 BYP_BOUNCE2  { IMUX_L6 CLBLL_L_A1 }  IMUX_L22 CLBLL_LL_C3 }   [get_nets {comp_d[6]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7  { SS2BEG3 IMUX_L7 CLBLL_LL_A1 }  NN2BEG3 SR1BEG3 SL1BEG3 IMUX_L15 CLBLL_LL_B1 }   [get_nets {comp_d[7]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NR1BEG0 NN2BEG0  { IMUX_L24 CLBLL_LL_B5 }  IMUX_L8 CLBLL_LL_A5 }   [get_nets {data_d[0]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NR1BEG0 IMUX_L32 CLBLL_LL_C1 }   [get_nets {data_d[1]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN2BEG0 NN2BEG0 NW2BEG0 EL1BEG_N3  { FAN_ALT3 FAN_BOUNCE3 IMUX_L5 CLBLL_L_A6 }  IMUX_L29 CLBLL_LL_C2 }   [get_nets {data_d[2]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NR1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }   [get_nets {data_d[3]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NN6BEG2 SR1BEG2  { IMUX_L6 CLBLL_L_A1 }  IMUX_L14 CLBLL_L_B1 }   [get_nets {data_d[4]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NR1BEG1 IMUX_L43 CLBLL_LL_D6 }   [get_nets {data_d[5]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 NN2BEG3 NN2BEG3  { IMUX_L38 CLBLL_LL_D3 }  IMUX_L7 CLBLL_LL_A1 }   [get_nets {data_d[6]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NN2BEG2 IMUX_L27 CLBLL_LL_B4 }   [get_nets {data_d[7]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 EE2BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {data_i_IBUF[0]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 EE2BEG0 NR1BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {data_i_IBUF[1]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 EE2BEG0 SS2BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {data_i_IBUF[2]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 ER1BEG1 NE2BEG1 NN2BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {data_i_IBUF[3]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 NN2BEG0 NL1BEG_N3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {data_i_IBUF[4]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 ER1BEG1 NE2BEG1 NN2BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {data_i_IBUF[5]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EL1BEG_N3 NE2BEG3 BYP_ALT6 BYP_L6 CLBLL_LL_DX }   [get_nets {data_i_IBUF[6]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NR1BEG0 NE2BEG0 EL1BEG_N3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {data_i_IBUF[7]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 SS2BEG0 WW2BEG0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {data_o_OBUF[0]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 WR1BEG2 SW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {data_o_OBUF[1]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 WR1BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {data_o_OBUF[2]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 WR1BEG_S0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {data_o_OBUF[3]}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 WW2BEG2 NL1BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {data_o_OBUF[4]}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 NW6BEG3 SR1BEG3 SR1BEG_S0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {data_o_OBUF[5]}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 NW6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {data_o_OBUF[6]}]
set_property ROUTE  { CLBLL_LL_DMUX CLBLL_LOGIC_OUTS23 NW6BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {data_o_OBUF[7]}]
set_property ROUTE  { CLBLL_L_C CLBLL_LOGIC_OUTS10 FAN_ALT5 FAN_BOUNCE5 FAN_ALT7 FAN_L7 CLBLL_LL_CE }   [get_nets {data_valid}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 IMUX_L12 CLBLL_LL_B6 }  FAN_ALT7 FAN_BOUNCE7  { IMUX_L2 CLBLL_LL_A2 }  BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {p_0_in}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3  { NR1BEG3 NR1BEG3  { IMUX_L31 CLBLL_LL_C5 }  NL1BEG2 IMUX_L43 CLBLL_LL_D6 }  BYP_ALT6 BYP_L6 CLBLL_LL_DX }   [get_nets {p_0_in10_in}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15  { NN2BEG3 FAN_ALT1 FAN_BOUNCE1  { IMUX_L10 CLBLL_L_A4 }  BYP_ALT4 BYP_L4 CLBLL_LL_BX }  FAN_ALT3 FAN_BOUNCE3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {p_0_in12_in}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21  { NR1BEG3 BYP_ALT6 BYP_L6 CLBLL_LL_DX }  IMUX_L47 CLBLL_LL_D5 }   [get_nets {p_0_in14_in}]
set_property ROUTE  { CLBLL_L_A CLBLL_LOGIC_OUTS8  { ER1BEG1 NR1BEG1 WR1BEG2 IMUX_L35 CLBLL_LL_C6 }  NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 BYP_ALT5 BYP_L5 CLBLL_L_BX }   [get_nets {p_1_in}]
set_property ROUTE  { CLBLL_L_B CLBLL_LOGIC_OUTS9 FAN_ALT2 FAN_BOUNCE2 BYP_ALT0  { BYP_L0 CLBLL_L_AX }  BYP_BOUNCE0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {p_1_in4_in}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 NE2BEG2 WR1BEG3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {p_1_in7_in}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EL1BEG_N3 EL1BEG2 IMUX_L4 CLBLL_LL_A6 }   [get_nets {reset_IBUF}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20  { IMUX_L4 CLBLL_LL_A6 }  IMUX_L12 CLBLL_LL_B6 }   [get_nets {temp_d[0]}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { NR1BEG1 NR1BEG1 GFAN1 IMUX_L4 CLBLL_LL_A6 }  FAN_ALT6 FAN_BOUNCE6 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {temp_d[0]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NL1BEG0 IMUX_L31 CLBLL_LL_C5 }   [get_nets {temp_d[1]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L35 CLBLL_LL_C6 }   [get_nets {temp_d[2]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 SR1BEG_S0 IMUX_L2 CLBLL_LL_A2 }   [get_nets {temp_d[3]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16  { IMUX_L5 CLBLL_L_A6 }  IMUX_L13 CLBLL_L_B6 }   [get_nets {temp_d[4]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 IMUX_L45 CLBLL_LL_D2 }   [get_nets {temp_d[5]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { IMUX_L1 CLBLL_LL_A3 }  BYP_ALT1 BYP_BOUNCE1 IMUX_L45 CLBLL_LL_D2 }   [get_nets {temp_d[6]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 IMUX_L18 CLBLL_LL_B2 }   [get_nets {temp_d[7]}]
