{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728947758463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728947758464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 20:15:58 2024 " "Processing started: Mon Oct 14 20:15:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728947758464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947758464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_Seq -c FSM_Seq " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_Seq -c FSM_Seq" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947758464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728947758855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728947758855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_seq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Seq-Behavioral " "Found design unit 1: FSM_Seq-Behavioral" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728947766181 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Seq " "Found entity 1: FSM_Seq" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728947766181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947766181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_Seq " "Elaborating entity \"FSM_Seq\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728947766209 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led FSM_Seq.vhd(33) " "VHDL Process Statement warning at FSM_Seq.vhd(33): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728947766212 "|FSM_Seq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state FSM_Seq.vhd(33) " "VHDL Process Statement warning at FSM_Seq.vhd(33): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728947766212 "|FSM_Seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] FSM_Seq.vhd(33) " "Inferred latch for \"next_state\[0\]\" at FSM_Seq.vhd(33)" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947766214 "|FSM_Seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] FSM_Seq.vhd(33) " "Inferred latch for \"next_state\[1\]\" at FSM_Seq.vhd(33)" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947766214 "|FSM_Seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] FSM_Seq.vhd(33) " "Inferred latch for \"next_state\[2\]\" at FSM_Seq.vhd(33)" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947766214 "|FSM_Seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] FSM_Seq.vhd(33) " "Inferred latch for \"next_state\[3\]\" at FSM_Seq.vhd(33)" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947766215 "|FSM_Seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] FSM_Seq.vhd(33) " "Inferred latch for \"next_state\[4\]\" at FSM_Seq.vhd(33)" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947766215 "|FSM_Seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[5\] FSM_Seq.vhd(33) " "Inferred latch for \"next_state\[5\]\" at FSM_Seq.vhd(33)" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947766215 "|FSM_Seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[6\] FSM_Seq.vhd(33) " "Inferred latch for \"next_state\[6\]\" at FSM_Seq.vhd(33)" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947766215 "|FSM_Seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[7\] FSM_Seq.vhd(33) " "Inferred latch for \"next_state\[7\]\" at FSM_Seq.vhd(33)" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947766216 "|FSM_Seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[8\] FSM_Seq.vhd(33) " "Inferred latch for \"next_state\[8\]\" at FSM_Seq.vhd(33)" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947766216 "|FSM_Seq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led FSM_Seq.vhd(33) " "Inferred latch for \"led\" at FSM_Seq.vhd(33)" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947766216 "|FSM_Seq"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[3\] " "LATCH primitive \"next_state\[3\]\" is permanently enabled" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728947766451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[2\] " "LATCH primitive \"next_state\[2\]\" is permanently enabled" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728947766451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[1\] " "LATCH primitive \"next_state\[1\]\" is permanently enabled" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728947766451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[0\] " "LATCH primitive \"next_state\[0\]\" is permanently enabled" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728947766451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[5\] " "LATCH primitive \"next_state\[5\]\" is permanently enabled" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728947766452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[6\] " "LATCH primitive \"next_state\[6\]\" is permanently enabled" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728947766452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[7\] " "LATCH primitive \"next_state\[7\]\" is permanently enabled" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728947766452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[8\] " "LATCH primitive \"next_state\[8\]\" is permanently enabled" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728947766452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_state\[4\] " "LATCH primitive \"next_state\[4\]\" is permanently enabled" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728947766452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led " "Latch led has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state\[7\] " "Ports D and ENA on the latch are fed by the same signal current_state\[7\]" {  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728947766628 ""}  } { { "FSM_Seq.vhd" "" { Text "C:/Users/15458350/Desktop/FSM_Seq/FSM_Seq.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728947766628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728947766718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728947767001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728947767001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728947767037 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728947767037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728947767037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728947767037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728947767058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 20:16:07 2024 " "Processing ended: Mon Oct 14 20:16:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728947767058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728947767058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728947767058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728947767058 ""}
