Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 14 20:22:56 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_current_test_case_register_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_current_test_case_register_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_current_test_case_register_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_current_test_case_register_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_current_test_case_register_q_reg[2]_replica/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_current_test_case_register_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_current_test_case_register_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_shifter/M_state_q_reg[1]_replica/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.016        0.000                      0                 1281        0.155        0.000                      0                 1281        4.500        0.000                       0                   516  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.016        0.000                      0                 1281        0.155        0.000                      0                 1281        4.500        0.000                       0                   516  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.954ns  (logic 5.919ns (59.463%)  route 4.035ns (40.537%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.560     5.144    auto/test_multiply/CLK
    SLICE_X51Y18         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  auto/test_multiply/M_current_test_case_register_q_reg[2]_replica/Q
                         net (fo=1, routed)           0.797     6.398    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]_0[2]_repN_alias
    SLICE_X51Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.522 f  auto/test_multiply/alu_unit/multiplyUnit/M_state_q[1]_i_2__3/O
                         net (fo=5, routed)           0.177     6.699    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[2]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.823 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16/O
                         net (fo=59, routed)          0.645     7.468    auto/test_multiply/alu_unit/multiplyUnit/M_state_q_reg[0]
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.592 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_11__0/O
                         net (fo=4, routed)           0.568     8.160    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[0])
                                                      3.841    12.001 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.614    12.615    auto/test_multiply/alu_unit/multiplyUnit/out0_n_105
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.124    12.739 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[0]_i_2__2/O
                         net (fo=2, routed)           0.764    13.503    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[0]_i_2__2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I3_O)        0.124    13.627 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_9__0/O
                         net (fo=1, routed)           0.000    13.627    auto/test_multiply/alu_unit_n_23
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.140 r  auto/test_multiply/M_track_failure_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.140    auto/test_multiply/M_track_failure_q_reg_i_3_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.297 r  auto/test_multiply/M_track_failure_q_reg_i_2/CO[1]
                         net (fo=3, routed)           0.470    14.767    auto/test_multiply/p_1_in
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.332    15.099 r  auto/test_multiply/M_reg_current_statusPF_q[1]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    15.099    auto/test_multiply/M_reg_current_statusPF_q[1]_i_1__3_n_0
    SLICE_X51Y21         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.440    14.845    auto/test_multiply/CLK
    SLICE_X51Y21         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.273    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)        0.031    15.114    auto/test_multiply/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -15.099    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.916ns  (logic 5.919ns (59.691%)  route 3.997ns (40.309%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.560     5.144    auto/test_multiply/CLK
    SLICE_X51Y18         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  auto/test_multiply/M_current_test_case_register_q_reg[2]_replica/Q
                         net (fo=1, routed)           0.797     6.398    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]_0[2]_repN_alias
    SLICE_X51Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.522 f  auto/test_multiply/alu_unit/multiplyUnit/M_state_q[1]_i_2__3/O
                         net (fo=5, routed)           0.177     6.699    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[2]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.823 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16/O
                         net (fo=59, routed)          0.645     7.468    auto/test_multiply/alu_unit/multiplyUnit/M_state_q_reg[0]
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.592 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_11__0/O
                         net (fo=4, routed)           0.568     8.160    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[0])
                                                      3.841    12.001 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.614    12.615    auto/test_multiply/alu_unit/multiplyUnit/out0_n_105
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.124    12.739 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[0]_i_2__2/O
                         net (fo=2, routed)           0.764    13.503    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[0]_i_2__2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I3_O)        0.124    13.627 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_9__0/O
                         net (fo=1, routed)           0.000    13.627    auto/test_multiply/alu_unit_n_23
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.140 r  auto/test_multiply/M_track_failure_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.140    auto/test_multiply/M_track_failure_q_reg_i_3_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.297 r  auto/test_multiply/M_track_failure_q_reg_i_2/CO[1]
                         net (fo=3, routed)           0.432    14.728    auto/test_multiply/p_1_in
    SLICE_X53Y23         LUT5 (Prop_lut5_I3_O)        0.332    15.060 r  auto/test_multiply/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    15.060    auto/test_multiply/M_track_failure_q_i_1__2_n_0
    SLICE_X53Y23         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.437    14.842    auto/test_multiply/CLK
    SLICE_X53Y23         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.273    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)        0.029    15.109    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.876ns  (logic 5.750ns (58.224%)  route 4.126ns (41.776%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.553     5.137    auto/test_adder/CLK
    SLICE_X57Y26         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  auto/test_adder/M_current_test_case_register_q_reg[1]/Q
                         net (fo=48, routed)          0.764     6.358    auto/test_adder/alu_unit/multiplyUnit/Q[1]
    SLICE_X57Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.482 f  auto/test_adder/alu_unit/multiplyUnit/M_state_q[1]_i_2/O
                         net (fo=6, routed)           0.312     6.794    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[1]
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.124     6.918 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_12/O
                         net (fo=26, routed)          0.377     7.295    auto/test_adder/alu_unit/multiplyUnit/M_state_q_reg[0]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.419 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_3/O
                         net (fo=10, routed)          0.819     8.238    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_b[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    11.894 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[2]
                         net (fo=2, routed)           0.666    12.560    auto/test_adder/alu_unit/multiplyUnit/out0_n_103
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.684 r  auto/test_adder/alu_unit/multiplyUnit/M_track_failure_q_i_28/O
                         net (fo=1, routed)           0.577    13.261    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[2]
    SLICE_X53Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.385 r  auto/test_adder/alu_unit/multiplyUnit/M_track_failure_q_i_9/O
                         net (fo=1, routed)           0.000    13.385    auto/test_adder/alu_unit_n_4
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.917 r  auto/test_adder/M_track_failure_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.917    auto/test_adder/M_track_failure_q_reg_i_3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.074 r  auto/test_adder/M_track_failure_q_reg_i_2/CO[1]
                         net (fo=3, routed)           0.610    14.684    auto/test_adder/p_1_in
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.329    15.013 r  auto/test_adder/M_reg_current_statusPF_q[1]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    15.013    auto/test_adder/M_reg_current_statusPF_q[1]_i_1__2_n_0
    SLICE_X48Y29         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.440    14.845    auto/test_adder/CLK
    SLICE_X48Y29         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X48Y29         FDRE (Setup_fdre_C_D)        0.032    15.101    auto/test_adder/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.805ns  (logic 5.919ns (60.367%)  route 3.886ns (39.633%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.560     5.144    auto/test_multiply/CLK
    SLICE_X51Y18         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  auto/test_multiply/M_current_test_case_register_q_reg[2]_replica/Q
                         net (fo=1, routed)           0.797     6.398    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[4]_0[2]_repN_alias
    SLICE_X51Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.522 f  auto/test_multiply/alu_unit/multiplyUnit/M_state_q[1]_i_2__3/O
                         net (fo=5, routed)           0.177     6.699    auto/test_multiply/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[2]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.823 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_16/O
                         net (fo=59, routed)          0.645     7.468    auto/test_multiply/alu_unit/multiplyUnit/M_state_q_reg[0]
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.592 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_11__0/O
                         net (fo=4, routed)           0.568     8.160    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[4]_P[0])
                                                      3.841    12.001 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.614    12.615    auto/test_multiply/alu_unit/multiplyUnit/out0_n_105
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.124    12.739 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[0]_i_2__2/O
                         net (fo=2, routed)           0.764    13.503    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[0]_i_2__2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I3_O)        0.124    13.627 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_9__0/O
                         net (fo=1, routed)           0.000    13.627    auto/test_multiply/alu_unit_n_23
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.140 r  auto/test_multiply/M_track_failure_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.140    auto/test_multiply/M_track_failure_q_reg_i_3_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.297 f  auto/test_multiply/M_track_failure_q_reg_i_2/CO[1]
                         net (fo=3, routed)           0.321    14.617    auto/test_multiply/p_1_in
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.332    14.949 r  auto/test_multiply/M_reg_current_statusPF_q[0]_i_1__1_comp/O
                         net (fo=1, routed)           0.000    14.949    auto/test_multiply/M_reg_current_statusPF_q[0]_i_1__1_n_0
    SLICE_X53Y22         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.438    14.843    auto/test_multiply/CLK
    SLICE_X53Y22         FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y22         FDRE (Setup_fdre_C_D)        0.031    15.112    auto/test_multiply/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.732ns  (logic 5.750ns (59.086%)  route 3.982ns (40.914%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.553     5.137    auto/test_adder/CLK
    SLICE_X57Y26         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  auto/test_adder/M_current_test_case_register_q_reg[1]/Q
                         net (fo=48, routed)          0.764     6.358    auto/test_adder/alu_unit/multiplyUnit/Q[1]
    SLICE_X57Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.482 f  auto/test_adder/alu_unit/multiplyUnit/M_state_q[1]_i_2/O
                         net (fo=6, routed)           0.312     6.794    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[1]
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.124     6.918 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_12/O
                         net (fo=26, routed)          0.377     7.295    auto/test_adder/alu_unit/multiplyUnit/M_state_q_reg[0]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.419 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_3/O
                         net (fo=10, routed)          0.819     8.238    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_b[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    11.894 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[2]
                         net (fo=2, routed)           0.666    12.560    auto/test_adder/alu_unit/multiplyUnit/out0_n_103
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.684 r  auto/test_adder/alu_unit/multiplyUnit/M_track_failure_q_i_28/O
                         net (fo=1, routed)           0.577    13.261    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[2]
    SLICE_X53Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.385 r  auto/test_adder/alu_unit/multiplyUnit/M_track_failure_q_i_9/O
                         net (fo=1, routed)           0.000    13.385    auto/test_adder/alu_unit_n_4
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.917 r  auto/test_adder/M_track_failure_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.917    auto/test_adder/M_track_failure_q_reg_i_3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.074 f  auto/test_adder/M_track_failure_q_reg_i_2/CO[1]
                         net (fo=3, routed)           0.466    14.540    auto/test_adder/p_1_in
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.329    14.869 r  auto/test_adder/M_reg_current_statusPF_q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.869    auto/test_adder/M_reg_current_statusPF_q[0]_i_1_n_0
    SLICE_X48Y29         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.440    14.845    auto/test_adder/CLK
    SLICE_X48Y29         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X48Y29         FDRE (Setup_fdre_C_D)        0.029    15.098    auto/test_adder/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_state_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.741ns  (logic 5.677ns (58.280%)  route 4.064ns (41.720%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.559     5.143    auto/test_shifter/CLK
    SLICE_X57Y30         FDRE                                         r  auto/test_shifter/M_state_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  auto/test_shifter/M_state_q_reg[1]_replica/Q
                         net (fo=1, routed)           0.404     6.004    auto/test_shifter/alu_unit/compareUnit/M_state_q[1]_repN_alias
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  auto/test_shifter/alu_unit/compareUnit/out0_i_32/O
                         net (fo=61, routed)          0.934     7.061    auto/test_shifter/alu_unit/compareUnit/M_state_q_reg[1]_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.185 r  auto/test_shifter/alu_unit/compareUnit/out0_i_24/O
                         net (fo=4, routed)           0.542     7.728    auto/test_shifter/alu_unit/multiplyUnit/M_alu_unit_a[6]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841    11.569 r  auto/test_shifter/alu_unit/multiplyUnit/out0/P[7]
                         net (fo=1, routed)           0.844    12.413    auto/test_shifter/alu_unit/multiplyUnit/out0_n_98
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.537 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_out_q[7]_i_2/O
                         net (fo=2, routed)           0.819    13.356    auto/test_shifter/alu_unit/multiplyUnit/M_alu_unit_out[7]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.124    13.480 r  auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_i_7__1/O
                         net (fo=1, routed)           0.000    13.480    auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_i_7__1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.878 r  auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.878    auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_reg_i_3_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.035 r  auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_reg_i_2/CO[1]
                         net (fo=3, routed)           0.521    14.555    auto/test_shifter/p_1_in
    SLICE_X52Y30         LUT5 (Prop_lut5_I3_O)        0.329    14.884 r  auto/test_shifter/M_track_failure_q_i_1__3/O
                         net (fo=1, routed)           0.000    14.884    auto/test_shifter/M_track_failure_q_i_1__3_n_0
    SLICE_X52Y30         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.441    14.846    auto/test_shifter/CLK
    SLICE_X52Y30         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)        0.079    15.149    auto/test_shifter/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -14.884    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 5.750ns (59.860%)  route 3.856ns (40.140%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.553     5.137    auto/test_adder/CLK
    SLICE_X57Y26         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  auto/test_adder/M_current_test_case_register_q_reg[1]/Q
                         net (fo=48, routed)          0.764     6.358    auto/test_adder/alu_unit/multiplyUnit/Q[1]
    SLICE_X57Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.482 f  auto/test_adder/alu_unit/multiplyUnit/M_state_q[1]_i_2/O
                         net (fo=6, routed)           0.312     6.794    auto/test_adder/alu_unit/multiplyUnit/M_current_test_case_register_q_reg[1]
    SLICE_X57Y27         LUT3 (Prop_lut3_I0_O)        0.124     6.918 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_12/O
                         net (fo=26, routed)          0.377     7.295    auto/test_adder/alu_unit/multiplyUnit/M_state_q_reg[0]
    SLICE_X54Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.419 r  auto/test_adder/alu_unit/multiplyUnit/out0_i_3/O
                         net (fo=10, routed)          0.819     8.238    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_b[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[7]_P[2])
                                                      3.656    11.894 r  auto/test_adder/alu_unit/multiplyUnit/out0/P[2]
                         net (fo=2, routed)           0.666    12.560    auto/test_adder/alu_unit/multiplyUnit/out0_n_103
    SLICE_X51Y26         LUT5 (Prop_lut5_I2_O)        0.124    12.684 r  auto/test_adder/alu_unit/multiplyUnit/M_track_failure_q_i_28/O
                         net (fo=1, routed)           0.577    13.261    auto/test_adder/alu_unit/multiplyUnit/M_alu_unit_out[2]
    SLICE_X53Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.385 r  auto/test_adder/alu_unit/multiplyUnit/M_track_failure_q_i_9/O
                         net (fo=1, routed)           0.000    13.385    auto/test_adder/alu_unit_n_4
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.917 r  auto/test_adder/M_track_failure_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.917    auto/test_adder/M_track_failure_q_reg_i_3_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.074 r  auto/test_adder/M_track_failure_q_reg_i_2/CO[1]
                         net (fo=3, routed)           0.340    14.414    auto/test_adder/p_1_in
    SLICE_X51Y29         LUT5 (Prop_lut5_I3_O)        0.329    14.743 r  auto/test_adder/M_track_failure_q_i_1__1/O
                         net (fo=1, routed)           0.000    14.743    auto/test_adder/M_track_failure_q_i_1__1_n_0
    SLICE_X51Y29         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.441    14.846    auto/test_adder/CLK
    SLICE_X51Y29         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X51Y29         FDRE (Setup_fdre_C_D)        0.029    15.099    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -14.743    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_state_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 5.677ns (59.101%)  route 3.929ns (40.899%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.559     5.143    auto/test_shifter/CLK
    SLICE_X57Y30         FDRE                                         r  auto/test_shifter/M_state_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  auto/test_shifter/M_state_q_reg[1]_replica/Q
                         net (fo=1, routed)           0.404     6.004    auto/test_shifter/alu_unit/compareUnit/M_state_q[1]_repN_alias
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  auto/test_shifter/alu_unit/compareUnit/out0_i_32/O
                         net (fo=61, routed)          0.934     7.061    auto/test_shifter/alu_unit/compareUnit/M_state_q_reg[1]_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.185 r  auto/test_shifter/alu_unit/compareUnit/out0_i_24/O
                         net (fo=4, routed)           0.542     7.728    auto/test_shifter/alu_unit/multiplyUnit/M_alu_unit_a[6]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841    11.569 r  auto/test_shifter/alu_unit/multiplyUnit/out0/P[7]
                         net (fo=1, routed)           0.844    12.413    auto/test_shifter/alu_unit/multiplyUnit/out0_n_98
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.537 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_out_q[7]_i_2/O
                         net (fo=2, routed)           0.819    13.356    auto/test_shifter/alu_unit/multiplyUnit/M_alu_unit_out[7]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.124    13.480 r  auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_i_7__1/O
                         net (fo=1, routed)           0.000    13.480    auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_i_7__1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.878 r  auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.878    auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_reg_i_3_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.035 r  auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_reg_i_2/CO[1]
                         net (fo=3, routed)           0.385    14.420    auto/test_shifter/p_1_in
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.329    14.749 r  auto/test_shifter/M_reg_current_statusPF_q[1]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    14.749    auto/test_shifter/M_reg_current_statusPF_q[1]_i_1__0_n_0
    SLICE_X52Y30         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.441    14.846    auto/test_shifter/CLK
    SLICE_X52Y30         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)        0.077    15.147    auto/test_shifter/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -14.749    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_state_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 5.677ns (59.120%)  route 3.926ns (40.880%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.559     5.143    auto/test_shifter/CLK
    SLICE_X57Y30         FDRE                                         r  auto/test_shifter/M_state_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.456     5.599 f  auto/test_shifter/M_state_q_reg[1]_replica/Q
                         net (fo=1, routed)           0.404     6.004    auto/test_shifter/alu_unit/compareUnit/M_state_q[1]_repN_alias
    SLICE_X57Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  auto/test_shifter/alu_unit/compareUnit/out0_i_32/O
                         net (fo=61, routed)          0.934     7.061    auto/test_shifter/alu_unit/compareUnit/M_state_q_reg[1]_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.185 r  auto/test_shifter/alu_unit/compareUnit/out0_i_24/O
                         net (fo=4, routed)           0.542     7.728    auto/test_shifter/alu_unit/multiplyUnit/M_alu_unit_a[6]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841    11.569 r  auto/test_shifter/alu_unit/multiplyUnit/out0/P[7]
                         net (fo=1, routed)           0.844    12.413    auto/test_shifter/alu_unit/multiplyUnit/out0_n_98
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.537 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_out_q[7]_i_2/O
                         net (fo=2, routed)           0.819    13.356    auto/test_shifter/alu_unit/multiplyUnit/M_alu_unit_out[7]
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.124    13.480 r  auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_i_7__1/O
                         net (fo=1, routed)           0.000    13.480    auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_i_7__1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.878 r  auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.878    auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_reg_i_3_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.035 f  auto/test_shifter/alu_unit/multiplyUnit/M_track_failure_q_reg_i_2/CO[1]
                         net (fo=3, routed)           0.382    14.417    auto/test_shifter/alu_unit/multiplyUnit/CO[0]
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.329    14.746 r  auto/test_shifter/alu_unit/multiplyUnit/M_reg_current_statusPF_q[0]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    14.746    auto/test_shifter/alu_unit_n_40
    SLICE_X52Y30         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.441    14.846    auto/test_shifter/CLK
    SLICE_X52Y30         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)        0.081    15.151    auto/test_shifter/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 5.997ns (63.794%)  route 3.404ns (36.206%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.560     5.144    auto/test_compare/CLK
    SLICE_X8Y17          FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.662 f  auto/test_compare/M_current_test_case_register_q_reg[4]/Q
                         net (fo=41, routed)          0.340     6.002    auto/test_compare/alu_unit/compareUnit/Q[4]
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.124     6.126 r  auto/test_compare/alu_unit/compareUnit/M_current_test_case_register_q[1]_i_2/O
                         net (fo=3, routed)           0.455     6.581    auto/test_compare/alu_unit/compareUnit/M_current_test_case_register_q_reg[4]
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     6.705 r  auto/test_compare/alu_unit/compareUnit/out_reg[0]_i_9/O
                         net (fo=56, routed)          0.535     7.240    auto/test_compare/alu_unit/multiplyUnit/out0_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.364 r  auto/test_compare/alu_unit/multiplyUnit/out0_i_6__0/O
                         net (fo=13, routed)          0.730     8.094    auto/test_compare/alu_unit/multiplyUnit/M_alu_unit_a[14]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      3.841    11.935 r  auto/test_compare/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=1, routed)           0.652    12.587    auto/test_compare/alu_unit/compareUnit/P[0]
    SLICE_X12Y16         LUT6 (Prop_lut6_I1_O)        0.124    12.711 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2/O
                         net (fo=2, routed)           0.307    13.018    auto/test_compare/alu_unit/compareUnit/M_reg_current_out_q[0]_i_2_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.142 r  auto/test_compare/alu_unit/compareUnit/M_reg_current_statusPF_q[1]_i_11/O
                         net (fo=1, routed)           0.000    13.142    auto/test_compare/alu_unit_n_2
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.674 r  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.674    auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_5_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.831 f  auto/test_compare/M_reg_current_statusPF_q_reg[1]_i_3/CO[1]
                         net (fo=3, routed)           0.385    14.216    auto/test_compare/p_1_in
    SLICE_X12Y18         LUT4 (Prop_lut4_I2_O)        0.329    14.545 r  auto/test_compare/M_reg_current_statusPF_q[0]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    14.545    auto/test_compare/M_reg_current_statusPF_q[0]_i_1__0_n_0
    SLICE_X12Y18         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.440    14.845    auto/test_compare/CLK
    SLICE_X12Y18         FDRE                                         r  auto/test_compare/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X12Y18         FDRE (Setup_fdre_C_D)        0.077    15.146    auto/test_compare/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.545    
  -------------------------------------------------------------------
                         slack                                  0.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/ctr/M_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.420%)  route 0.257ns (64.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X36Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=339, routed)         0.257     1.895    auto/test_compare/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X32Y22         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.819     2.009    auto/test_compare/ctr/CLK
    SLICE_X32Y22         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[17]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X32Y22         FDRE (Hold_fdre_C_R)        -0.018     1.740    auto/test_compare/ctr/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/ctr/M_ctr_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.420%)  route 0.257ns (64.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X36Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=339, routed)         0.257     1.895    auto/test_compare/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X32Y22         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.819     2.009    auto/test_compare/ctr/CLK
    SLICE_X32Y22         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[18]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X32Y22         FDRE (Hold_fdre_C_R)        -0.018     1.740    auto/test_compare/ctr/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/ctr/M_ctr_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.420%)  route 0.257ns (64.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X36Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=339, routed)         0.257     1.895    auto/test_compare/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X32Y22         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.819     2.009    auto/test_compare/ctr/CLK
    SLICE_X32Y22         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[19]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X32Y22         FDRE (Hold_fdre_C_R)        -0.018     1.740    auto/test_compare/ctr/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/ctr/M_ctr_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.420%)  route 0.257ns (64.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X36Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=339, routed)         0.257     1.895    auto/test_compare/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X32Y22         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.819     2.009    auto/test_compare/ctr/CLK
    SLICE_X32Y22         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[20]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X32Y22         FDRE (Hold_fdre_C_R)        -0.018     1.740    auto/test_compare/ctr/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.027%)  route 0.345ns (70.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.556     1.500    reset_cond/CLK
    SLICE_X33Y18         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.345     1.985    reset_cond/M_stage_d[2]
    SLICE_X36Y22         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.819     2.009    reset_cond/CLK
    SLICE_X36Y22         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X36Y22         FDSE (Hold_fdse_C_D)         0.070     1.828    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 auto/test_boolean/M_speed_through_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.871%)  route 0.183ns (49.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.556     1.500    auto/test_boolean/CLK
    SLICE_X44Y30         FDRE                                         r  auto/test_boolean/M_speed_through_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  auto/test_boolean/M_speed_through_q_reg[0]/Q
                         net (fo=4, routed)           0.183     1.823    auto/test_boolean/M_speed_through_q
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.048     1.871 r  auto/test_boolean/M_state_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.871    auto/test_boolean/M_state_q[1]_i_1__2_n_0
    SLICE_X42Y30         FDRE                                         r  auto/test_boolean/M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.823     2.013    auto/test_boolean/CLK
    SLICE_X42Y30         FDRE                                         r  auto/test_boolean/M_state_q_reg[1]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.133     1.666    auto/test_boolean/M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/ctr/M_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.492%)  route 0.321ns (69.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X36Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=339, routed)         0.321     1.959    auto/test_compare/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X32Y21         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.820     2.010    auto/test_compare/ctr/CLK
    SLICE_X32Y21         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[13]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X32Y21         FDRE (Hold_fdre_C_R)        -0.018     1.741    auto/test_compare/ctr/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/ctr/M_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.492%)  route 0.321ns (69.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X36Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=339, routed)         0.321     1.959    auto/test_compare/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X32Y21         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.820     2.010    auto/test_compare/ctr/CLK
    SLICE_X32Y21         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[14]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X32Y21         FDRE (Hold_fdre_C_R)        -0.018     1.741    auto/test_compare/ctr/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/ctr/M_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.492%)  route 0.321ns (69.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.553     1.497    reset_cond/CLK
    SLICE_X36Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=339, routed)         0.321     1.959    auto/test_compare/ctr/M_ctr_q_reg[0]_0[0]
    SLICE_X32Y21         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.820     2.010    auto/test_compare/ctr/CLK
    SLICE_X32Y21         FDRE                                         r  auto/test_compare/ctr/M_ctr_q_reg[15]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X32Y21         FDRE (Hold_fdre_C_R)        -0.018     1.741    auto/test_compare/ctr/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 auto/test_multiply/M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.557     1.501    auto/test_multiply/CLK
    SLICE_X51Y20         FDRE                                         r  auto/test_multiply/M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  auto/test_multiply/M_state_q_reg[0]/Q
                         net (fo=10, routed)          0.085     1.713    auto/test_multiply/M_state_q[0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.099     1.812 r  auto/test_multiply/M_state_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.812    auto/test_multiply/M_state_q[1]_i_1__1_n_0
    SLICE_X51Y20         FDRE                                         r  auto/test_multiply/M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.826     2.016    auto/test_multiply/CLK
    SLICE_X51Y20         FDRE                                         r  auto/test_multiply/M_state_q_reg[1]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X51Y20         FDRE (Hold_fdre_C_D)         0.091     1.592    auto/test_multiply/M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y36   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y36   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y30   auto/test_shifter/M_state_q_reg[1]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   auto/test_adder/M_current_test_case_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   auto/test_adder/M_current_test_case_register_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   auto/test_adder/M_current_test_case_register_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   auto/test_adder/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   auto/test_adder/M_current_test_case_register_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   auto/test_adder/M_current_test_case_register_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y26   auto/test_adder/M_current_test_case_register_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   auto/test_shifter/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   auto/test_shifter/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   auto/test_shifter/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y18   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X33Y18   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   auto/test_shifter/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   auto/test_shifter/M_state_q_reg[1]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y29   auto/test_shifter/M_current_test_case_register_q_reg[2]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   auto/test_shifter/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   auto/test_shifter/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   auto/test_shifter/ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30   auto/test_adder/M_reg_current_out_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   auto/test_shifter/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   auto/test_shifter/ctr/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   auto/test_shifter/ctr/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   auto/test_shifter/ctr/M_ctr_q_reg[26]/C



