// Seed: 2591309538
module module_0 (
    output tri  id_0,
    input  wire id_1,
    input  tri  id_2,
    output tri0 id_3
);
  wire id_5;
  int id_6 (
      .id_0(1),
      .id_1(1),
      .id_2(id_2),
      .id_3(id_2)
  );
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  id_12(
      .id_0(""), .id_1(id_8), .id_2(id_0++), .id_3((id_6)), .id_4(1)
  );
endmodule
module module_1 (
    input  tri1  id_0
    , id_6,
    input  uwire id_1,
    input  wand  id_2,
    output tri0  id_3,
    output tri1  id_4
);
  if (id_0) begin : LABEL_0
    wire id_7;
  end else begin : LABEL_0
    wire id_8;
    supply1 id_9;
    assign id_9 = 1'b0;
    wire id_10;
    if (1) begin : LABEL_0
      assign id_9 = id_1;
    end else begin : LABEL_0
      assign id_9 = ~(id_1) == 1;
    end
    wire id_11;
  end
  id_12(
      .id_0(id_4), .id_1(1'b0)
  );
  wire id_13;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_1,
      id_4
  );
endmodule
