TimeQuest Timing Analyzer report for Data_Extraction_System
Wed May 01 20:13:43 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'
 13. Slow 1200mV 85C Model Setup: 'accessControl:inst5|idx[0]'
 14. Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'
 15. Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'
 16. Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'
 17. Slow 1200mV 85C Model Setup: 'UART_Receiver:inst15|state.IDLE'
 18. Slow 1200mV 85C Model Setup: 'CLK_50MHz'
 19. Slow 1200mV 85C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'
 20. Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'
 21. Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'
 22. Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'
 23. Slow 1200mV 85C Model Hold: 'CLK_50MHz'
 24. Slow 1200mV 85C Model Hold: 'UART_Receiver:inst15|state.IDLE'
 25. Slow 1200mV 85C Model Hold: 'accessControl:inst5|idx[0]'
 26. Slow 1200mV 85C Model Recovery: 'CLK_DIVIDER:inst20|CLK_OUT'
 27. Slow 1200mV 85C Model Removal: 'CLK_DIVIDER:inst20|CLK_OUT'
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'
 36. Slow 1200mV 0C Model Setup: 'accessControl:inst5|idx[0]'
 37. Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'
 38. Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'
 39. Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'
 40. Slow 1200mV 0C Model Setup: 'UART_Receiver:inst15|state.IDLE'
 41. Slow 1200mV 0C Model Setup: 'CLK_50MHz'
 42. Slow 1200mV 0C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'
 43. Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'
 44. Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'
 45. Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'
 46. Slow 1200mV 0C Model Hold: 'CLK_50MHz'
 47. Slow 1200mV 0C Model Hold: 'UART_Receiver:inst15|state.IDLE'
 48. Slow 1200mV 0C Model Hold: 'accessControl:inst5|idx[0]'
 49. Slow 1200mV 0C Model Recovery: 'CLK_DIVIDER:inst20|CLK_OUT'
 50. Slow 1200mV 0C Model Removal: 'CLK_DIVIDER:inst20|CLK_OUT'
 51. Slow 1200mV 0C Model Metastability Summary
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'
 58. Fast 1200mV 0C Model Setup: 'accessControl:inst5|idx[0]'
 59. Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'
 60. Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'
 61. Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'
 62. Fast 1200mV 0C Model Setup: 'UART_Receiver:inst15|state.IDLE'
 63. Fast 1200mV 0C Model Setup: 'CLK_50MHz'
 64. Fast 1200mV 0C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'
 65. Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'
 66. Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'
 67. Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'
 68. Fast 1200mV 0C Model Hold: 'CLK_50MHz'
 69. Fast 1200mV 0C Model Hold: 'UART_Receiver:inst15|state.IDLE'
 70. Fast 1200mV 0C Model Hold: 'accessControl:inst5|idx[0]'
 71. Fast 1200mV 0C Model Recovery: 'CLK_DIVIDER:inst20|CLK_OUT'
 72. Fast 1200mV 0C Model Removal: 'CLK_DIVIDER:inst20|CLK_OUT'
 73. Fast 1200mV 0C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv 0c Model)
 78. Signal Integrity Metrics (Slow 1200mv 85c Model)
 79. Signal Integrity Metrics (Fast 1200mv 0c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths Summary
 87. Clock Status Summary
 88. Unconstrained Input Ports
 89. Unconstrained Output Ports
 90. Unconstrained Input Ports
 91. Unconstrained Output Ports
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Data_Extraction_System                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.57        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.5%      ;
;     Processor 3            ;  14.8%      ;
;     Processor 4            ;  13.7%      ;
;     Processors 5-12        ;   1.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; Clock Name                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; accessControl:inst5|idx[0]                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { accessControl:inst5|idx[0] }                         ;
; CLK_50MHz                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHz }                                          ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_DIVIDER:inst20|CLK_OUT }                         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] } ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] } ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] }   ;
; UART_Receiver:inst15|state.IDLE                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { UART_Receiver:inst15|state.IDLE }                    ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note                                                          ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; 146.74 MHz ; 146.74 MHz      ; CLK_DIVIDER:inst20|CLK_OUT                         ;                                                               ;
; 305.25 MHz ; 305.25 MHz      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ;                                                               ;
; 464.25 MHz ; 464.25 MHz      ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ;                                                               ;
; 508.13 MHz ; 250.0 MHz       ; CLK_50MHz                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 532.48 MHz ; 532.48 MHz      ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ;                                                               ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; -5.815 ; -3197.196     ;
; accessControl:inst5|idx[0]                         ; -3.407 ; -9.444        ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -2.825 ; -2.825        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -2.372 ; -2.372        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; -2.341 ; -2.341        ;
; UART_Receiver:inst15|state.IDLE                    ; -1.332 ; -10.385       ;
; CLK_50MHz                                          ; -0.968 ; -3.367        ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; -0.340 ; -1.085        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0.110  ; 0.000         ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.238  ; 0.000         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.239  ; 0.000         ;
; CLK_50MHz                                          ; 0.335  ; 0.000         ;
; UART_Receiver:inst15|state.IDLE                    ; 1.072  ; 0.000         ;
; accessControl:inst5|idx[0]                         ; 2.839  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT ; -0.749 ; -8.700        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary              ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT ; 0.903 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_50MHz                                          ; -3.000 ; -10.000       ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; -2.174 ; -1359.392     ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0.358  ; 0.000         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.365  ; 0.000         ;
; UART_Receiver:inst15|state.IDLE                    ; 0.395  ; 0.000         ;
; accessControl:inst5|idx[0]                         ; 0.415  ; 0.000         ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.429  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                               ;
+--------+----------------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -5.815 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 6.746      ;
; -5.738 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.666      ;
; -5.664 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.592      ;
; -5.660 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.286      ; 6.941      ;
; -5.646 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.930      ;
; -5.623 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.551      ;
; -5.567 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.850      ;
; -5.564 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.848      ;
; -5.549 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 6.480      ;
; -5.549 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.477      ;
; -5.547 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.064     ; 6.478      ;
; -5.531 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.815      ;
; -5.512 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.286      ; 6.793      ;
; -5.512 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 6.441      ;
; -5.498 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.782      ;
; -5.487 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.310      ; 6.792      ;
; -5.472 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.400      ;
; -5.470 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.398      ;
; -5.447 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.731      ;
; -5.444 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 6.373      ;
; -5.438 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.310      ; 6.743      ;
; -5.434 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.362      ;
; -5.431 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 6.366      ;
; -5.430 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 6.365      ;
; -5.430 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.713      ;
; -5.427 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 6.362      ;
; -5.426 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 6.361      ;
; -5.419 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.702      ;
; -5.416 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.700      ;
; -5.411 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.310      ; 6.716      ;
; -5.410 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.307      ; 6.712      ;
; -5.398 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.326      ;
; -5.396 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.324      ;
; -5.395 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.323      ;
; -5.393 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.083     ; 6.305      ;
; -5.391 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.083     ; 6.303      ;
; -5.390 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.286      ; 6.671      ;
; -5.387 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.286      ; 6.668      ;
; -5.383 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.667      ;
; -5.380 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 6.315      ;
; -5.379 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 6.314      ;
; -5.375 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[8]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.286      ; 6.656      ;
; -5.361 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.307      ; 6.663      ;
; -5.361 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[8]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.645      ;
; -5.360 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 6.295      ;
; -5.359 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 6.294      ;
; -5.358 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.641      ;
; -5.357 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.285      ;
; -5.355 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.283      ;
; -5.353 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.637      ;
; -5.351 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 6.286      ;
; -5.350 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 6.285      ;
; -5.347 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.631      ;
; -5.340 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.268      ;
; -5.336 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.307      ; 6.638      ;
; -5.334 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.307      ; 6.636      ;
; -5.309 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.592      ;
; -5.306 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block1:inst3|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.101     ; 6.200      ;
; -5.304 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block1:inst3|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.101     ; 6.198      ;
; -5.299 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.583      ;
; -5.295 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.307      ; 6.597      ;
; -5.287 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.307      ; 6.589      ;
; -5.283 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.211      ;
; -5.282 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.565      ;
; -5.282 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[8]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.565      ;
; -5.281 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.209      ;
; -5.279 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[8]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.563      ;
; -5.274 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.557      ;
; -5.271 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.555      ;
; -5.268 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.551      ;
; -5.265 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.549      ;
; -5.262 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[1] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 6.195      ;
; -5.260 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.307      ; 6.562      ;
; -5.260 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[1] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 6.193      ;
; -5.246 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 6.175      ;
; -5.246 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.307      ; 6.548      ;
; -5.246 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[8]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.530      ;
; -5.245 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 6.180      ;
; -5.244 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 6.179      ;
; -5.244 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 6.173      ;
; -5.238 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.522      ;
; -5.232 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[18]       ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 6.161      ;
; -5.232 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.289      ; 6.516      ;
; -5.227 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[8]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.510      ;
; -5.221 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.307      ; 6.523      ;
; -5.220 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[10]       ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.067     ; 6.148      ;
; -5.219 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.307      ; 6.521      ;
; -5.210 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.288      ; 6.493      ;
; -5.210 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.083     ; 6.122      ;
; -5.208 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.083     ; 6.120      ;
; -5.193 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; spi_master1:inst11|wt                                      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.083     ; 6.105      ;
; -5.190 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; spi_master1:inst11|StartTx                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.083     ; 6.102      ;
; -5.186 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block2:inst2|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.276      ; 6.457      ;
; -5.185 ; accessControl:inst5|idx[13]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.078     ; 6.102      ;
; -5.184 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.308      ; 6.487      ;
; -5.183 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block2:inst2|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.276      ; 6.454      ;
; -5.180 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[2] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 6.113      ;
; -5.178 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 6.107      ;
; -5.178 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[2] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 6.111      ;
; -5.176 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.066     ; 6.105      ;
+--------+----------------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'accessControl:inst5|idx[0]'                                                                                                                  ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -3.407 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.500        ; -2.374     ; 0.633      ;
; -3.020 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -2.477     ; 0.637      ;
; -3.017 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -2.475     ; 0.636      ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                   ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.825 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.044      ; 1.989      ;
; -2.526 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.044      ; 1.690      ;
; -2.442 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.044      ; 1.606      ;
; -1.138 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 1.243      ; 1.710      ;
; -0.763 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 1.000        ; 1.243      ; 1.835      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                   ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.372 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.387     ; 1.857      ;
; -2.342 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.387     ; 1.827      ;
; -2.218 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.387     ; 1.703      ;
; -0.439 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; 1.138      ; 1.658      ;
; 0.001  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 1.000        ; 1.138      ; 1.718      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.341 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.053     ; 1.886      ;
; -2.192 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.053     ; 1.737      ;
; -2.088 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.053     ; 1.633      ;
; -0.577 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 1.378      ; 1.762      ;
; -0.182 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 1.000        ; 1.378      ; 1.867      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UART_Receiver:inst15|state.IDLE'                                                                                                             ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -1.332 ; UART_Receiver:inst15|Rxd[4] ; UART_Receiver:inst15|oRx[4] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.852     ; 0.615      ;
; -1.309 ; UART_Receiver:inst15|Rxd[5] ; UART_Receiver:inst15|oRx[5] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.821     ; 0.614      ;
; -1.307 ; UART_Receiver:inst15|Rxd[2] ; UART_Receiver:inst15|oRx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.820     ; 0.613      ;
; -1.297 ; UART_Receiver:inst15|Rxd[6] ; UART_Receiver:inst15|oRx[6] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.819     ; 0.615      ;
; -1.296 ; UART_Receiver:inst15|Rxd[1] ; UART_Receiver:inst15|oRx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.820     ; 0.614      ;
; -1.295 ; UART_Receiver:inst15|Rxd[3] ; UART_Receiver:inst15|oRx[3] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.818     ; 0.615      ;
; -1.275 ; UART_Receiver:inst15|Rxd[0] ; UART_Receiver:inst15|oRx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.818     ; 0.594      ;
; -1.274 ; UART_Receiver:inst15|Rxd[7] ; UART_Receiver:inst15|oRx[7] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.818     ; 0.595      ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50MHz'                                                                                                       ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.968 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.900      ;
; -0.953 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.885      ;
; -0.845 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.777      ;
; -0.695 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.627      ;
; -0.656 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.588      ;
; -0.650 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.582      ;
; -0.641 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.573      ;
; -0.606 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.538      ;
; -0.594 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.526      ;
; -0.527 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.459      ;
; -0.520 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.452      ;
; -0.512 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.444      ;
; -0.476 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.408      ;
; -0.413 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.438     ; 0.970      ;
; -0.396 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.328      ;
; -0.383 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.315      ;
; -0.359 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.291      ;
; -0.297 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.297      ; 1.589      ;
; -0.282 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.297      ; 1.574      ;
; -0.190 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.122      ;
; -0.174 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.297      ; 1.466      ;
; -0.157 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.089      ;
; -0.097 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 1.029      ;
; -0.024 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.297      ; 1.316      ;
; 0.049  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.883      ;
; 0.094  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.838      ;
; 0.144  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.297      ; 1.148      ;
; 0.258  ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.078     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.063     ; 0.659      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                               ; Launch Clock                                       ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+
; -0.340 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]                                                                                      ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.745      ; 3.771      ;
; -0.189 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DESrx:inst|state.IDLE                                                                                     ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.231      ; 1.709      ;
; -0.138 ; UART_Receiver:inst15|state.IDLE                         ; UART_Receiver:inst15|state.Rxstrb                                                                                                     ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.374      ; 3.612      ;
; -0.124 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.RDY2SND                                                                                ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.257      ; 1.800      ;
; -0.122 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.IDLE                                                                                   ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.257      ; 1.802      ;
; -0.096 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.NXTtx                                                                                  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.257      ; 1.828      ;
; -0.076 ; accessControl:inst5|idx[0]                              ; accessControl:inst5|TRANSMIT                                                                                                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.394      ; 3.684      ;
; 0.010  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DESrx:inst|state.NXTADDR                                                                                  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.231      ; 1.908      ;
; 0.028  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DESrx:inst|state.W4BFFRrx                                                                                 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.231      ; 1.926      ;
; 0.039  ; accessControl:inst5|strtTx[1]                           ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.W4BFFRtx                                                                               ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.343      ; 2.049      ;
; 0.051  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.W4BFFRtx                                                                               ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.257      ; 1.975      ;
; 0.058  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|state.SEARCH                                                                                                      ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.394      ; 3.818      ;
; 0.058  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|state.WAITING                                                                                                     ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.394      ; 3.818      ;
; 0.060  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|state.STRT                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.394      ; 3.820      ;
; 0.066  ; accessControl:inst5|strtTx[1]                           ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.STRTtx                                                                                 ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.343      ; 2.076      ;
; 0.078  ; accessControl:inst5|idx[2]                              ; accessControl:inst5|TRANSMIT                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.010      ; 2.245      ;
; 0.086  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]                                                                                    ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.381      ; 3.833      ;
; 0.094  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.IDLE                                                                                   ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.120      ; 1.881      ;
; 0.122  ; UART_Receiver:inst15|state.IDLE                         ; UART_Receiver:inst15|state.sndRequest                                                                                                 ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.374      ; 3.872      ;
; 0.124  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[8]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.378      ; 3.868      ;
; 0.132  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[4]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.009      ; 2.298      ;
; 0.134  ; UART_Receiver:inst15|state.IDLE                         ; UART_Receiver:inst15|state.Rxstpb                                                                                                     ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.374      ; 3.884      ;
; 0.144  ; accessControl:inst5|idx[2]                              ; accessControl:inst5|idx[4]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.009      ; 2.310      ;
; 0.144  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]      ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]                                                                                    ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.358      ; 3.868      ;
; 0.149  ; accessControl:inst5|strtTx[0]                           ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                                                                                 ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.445      ; 2.761      ;
; 0.151  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[6]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.378      ; 3.895      ;
; 0.154  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.RDY2SND                                                                                ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.120      ; 1.941      ;
; 0.161  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DESrx:inst|state.IDLE                                                                                     ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.122      ; 1.950      ;
; 0.162  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[1]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.381      ; 3.909      ;
; 0.166  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|dataOut[13]                                                                                                       ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.994      ; 2.317      ;
; 0.179  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.NXTtx                                                                                  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.120      ; 1.966      ;
; 0.186  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.W4BFFRtx                                                                               ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.120      ; 1.973      ;
; 0.191  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[0]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.378      ; 3.935      ;
; 0.208  ; accessControl:inst5|strtTx[2]                           ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.STRTtx                                                                                 ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.478      ; 2.853      ;
; 0.219  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[5]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.009      ; 2.385      ;
; 0.229  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DESrx:inst|state.W4BFFRrx                                                                                 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.122      ; 2.018      ;
; 0.231  ; accessControl:inst5|strtTx[0]                           ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE                                                                                     ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.445      ; 2.843      ;
; 0.236  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[4]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.393      ; 3.995      ;
; 0.237  ; accessControl:inst5|strtTx[2]                           ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.W4BFFRtx                                                                               ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.478      ; 2.882      ;
; 0.244  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[6]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.009      ; 2.410      ;
; 0.244  ; accessControl:inst5|strtTx[1]                           ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.RDY2SND                                                                                ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.343      ; 2.254      ;
; 0.244  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]                                                                                      ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 3.745      ; 3.855      ;
; 0.249  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty        ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE                                                                                     ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.986      ; 1.902      ;
; 0.249  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty        ; IMU_Extraction_Block:inst|DEStx:inst15|state.RDY2SND                                                                                  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.986      ; 1.902      ;
; 0.254  ; accessControl:inst5|idx[2]                              ; accessControl:inst5|idx[5]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.009      ; 2.420      ;
; 0.254  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[2]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.381      ; 4.001      ;
; 0.256  ; accessControl:inst5|idx[2]                              ; accessControl:inst5|idx[6]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.009      ; 2.422      ;
; 0.256  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[4]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.378      ; 4.000      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[17]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[16]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[18]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[19]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[20]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[21]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[22]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[24]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[23]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[25]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[26]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[30]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[27]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[28]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[29]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.285  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[31]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.380      ; 4.031      ;
; 0.291  ; accessControl:inst5|strtTx[1]                           ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.IDLE                                                                                   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.343      ; 2.301      ;
; 0.299  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty        ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                                                                                 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.986      ; 1.952      ;
; 0.302  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[9]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.381      ; 4.049      ;
; 0.302  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[12]                                                                                                       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.381      ; 4.049      ;
; 0.309  ; accessControl:inst5|strtTx[2]                           ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.IDLE                                                                                   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.478      ; 2.954      ;
; 0.310  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DESrx:inst|state.NXTADDR                                                                                  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.122      ; 2.099      ;
; 0.319  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[1]  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_datain_reg0    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.387      ; 0.893      ;
; 0.322  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[6]  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_datain_reg0    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.387      ; 0.896      ;
; 0.322  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[7]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.378      ; 4.066      ;
; 0.323  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|FS[0]      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.377      ; 0.887      ;
; 0.324  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[2]      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.822      ; 1.333      ;
; 0.328  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[3]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.378      ; 4.072      ;
; 0.329  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[11]                                                                                                       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.381      ; 4.076      ;
; 0.331  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[7]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.009      ; 2.497      ;
; 0.333  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[0]  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_datain_reg0    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.387      ; 0.907      ;
; 0.334  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[7]  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_datain_reg0    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.387      ; 0.908      ;
; 0.338  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[5]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.378      ; 4.082      ;
; 0.340  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|FS[1]      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.377      ; 0.904      ;
; 0.341  ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl   ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl                                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.079      ; 0.577      ;
; 0.341  ; IMU_Extraction_Block2:inst2|spi_master1:inst4|wt        ; IMU_Extraction_Block2:inst2|spi_master1:inst4|wt                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.079      ; 0.577      ;
; 0.341  ; IMU_Extraction_Block2:inst2|spi_master1:inst4|state_csl ; IMU_Extraction_Block2:inst2|spi_master1:inst4|state_csl                                                                               ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.079      ; 0.577      ;
; 0.341  ; IMU_Extraction_Block2:inst2|spi_master1:inst4|StartTx   ; IMU_Extraction_Block2:inst2|spi_master1:inst4|StartTx                                                                                 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.079      ; 0.577      ;
; 0.342  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty        ; IMU_Extraction_Block:inst|DESrx:inst|state.IDLE                                                                                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.985      ; 1.994      ;
; 0.343  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[1]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[1]                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.077      ; 0.577      ;
; 0.344  ; spi_master1:inst11|state_csh                            ; spi_master1:inst11|state_csh                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.076      ; 0.577      ;
; 0.344  ; IMU_Extraction_Block2:inst2|DESrx:inst|state.WAITINGrx  ; IMU_Extraction_Block2:inst2|DESrx:inst|state.WAITINGrx                                                                                ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.076      ; 0.577      ;
; 0.346  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[0]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[0]                                                                                      ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.077      ; 0.580      ;
; 0.346  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[5]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.393      ; 4.105      ;
; 0.347  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[0]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.394      ; 4.107      ;
; 0.348  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[6]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.393      ; 4.107      ;
; 0.350  ; UART_Receiver:inst15|state.IDLE                         ; UART_Receiver:inst15|state.Rxstrb                                                                                                     ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 3.374      ; 3.600      ;
; 0.352  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[2]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_address_reg0   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.378      ; 0.917      ;
; 0.353  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[3]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_address_reg0   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.378      ; 0.918      ;
; 0.355  ; accessControl:inst5|strtTx[0]                           ; IMU_Extraction_Block:inst|DEStx:inst15|state.RDY2SND                                                                                  ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.445      ; 2.967      ;
; 0.356  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[8]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.009      ; 2.522      ;
; 0.357  ; accessControl:inst5|dataOut[13]                         ; accessControl:inst5|dataOut[13]                                                                                                       ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.063      ; 0.577      ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'                                                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.110 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.000        ; 1.439      ; 1.748      ;
; 0.497 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 1.439      ; 1.635      ;
; 1.867 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.083      ; 1.460      ;
; 1.970 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.083      ; 1.563      ;
; 2.055 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.083      ; 1.648      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                   ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.238 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.000        ; 1.186      ; 1.623      ;
; 0.692 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 1.186      ; 1.577      ;
; 2.309 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.261     ; 1.558      ;
; 2.369 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.261     ; 1.618      ;
; 2.396 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.261     ; 1.645      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                   ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.239 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.000        ; 1.297      ; 1.735      ;
; 0.631 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 1.297      ; 1.627      ;
; 1.781 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.164      ; 1.455      ;
; 1.880 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.164      ; 1.554      ;
; 2.105 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.164      ; 1.779      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50MHz'                                                                                                       ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.335 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.438      ; 0.930      ;
; 0.342 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.078      ; 0.577      ;
; 0.357 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.580      ;
; 0.414 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.438      ; 1.009      ;
; 0.488 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.438      ; 1.083      ;
; 0.497 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.438      ; 1.092      ;
; 0.519 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.438      ; 1.114      ;
; 0.529 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.749      ;
; 0.555 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.775      ;
; 0.639 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.859      ;
; 0.708 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.928      ;
; 0.738 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.958      ;
; 0.763 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 0.983      ;
; 0.788 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.008      ;
; 0.791 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.011      ;
; 0.862 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.082      ;
; 0.871 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.091      ;
; 0.893 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.113      ;
; 0.913 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.133      ;
; 0.951 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.171      ;
; 0.980 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.200      ;
; 1.003 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.223      ;
; 1.010 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; -0.297     ; 0.870      ;
; 1.085 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.305      ;
; 1.159 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.379      ;
; 1.168 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.388      ;
; 1.190 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.410      ;
; 1.215 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.063      ; 1.435      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UART_Receiver:inst15|state.IDLE'                                                                                                             ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; 1.072 ; UART_Receiver:inst15|Rxd[7] ; UART_Receiver:inst15|oRx[7] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.560     ; 0.532      ;
; 1.072 ; UART_Receiver:inst15|Rxd[0] ; UART_Receiver:inst15|oRx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.560     ; 0.532      ;
; 1.093 ; UART_Receiver:inst15|Rxd[3] ; UART_Receiver:inst15|oRx[3] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.561     ; 0.552      ;
; 1.094 ; UART_Receiver:inst15|Rxd[6] ; UART_Receiver:inst15|oRx[6] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.561     ; 0.553      ;
; 1.094 ; UART_Receiver:inst15|Rxd[2] ; UART_Receiver:inst15|oRx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.563     ; 0.551      ;
; 1.094 ; UART_Receiver:inst15|Rxd[1] ; UART_Receiver:inst15|oRx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.562     ; 0.552      ;
; 1.095 ; UART_Receiver:inst15|Rxd[5] ; UART_Receiver:inst15|oRx[5] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.563     ; 0.552      ;
; 1.128 ; UART_Receiver:inst15|Rxd[4] ; UART_Receiver:inst15|oRx[4] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.596     ; 0.552      ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'accessControl:inst5|idx[0]'                                                                                                                  ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 2.839 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -2.283     ; 0.566      ;
; 2.842 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -2.285     ; 0.567      ;
; 3.231 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; -0.500       ; -2.177     ; 0.564      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.749 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[7]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 1.681      ;
; -0.749 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[0]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 1.681      ;
; -0.456 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.IDLE       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.389      ;
; -0.456 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxdb       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.389      ;
; -0.456 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.389      ;
; -0.456 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[3]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.389      ;
; -0.456 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.389      ;
; -0.456 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.389      ;
; -0.448 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[6]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.381      ;
; -0.448 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[5]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.381      ;
; -0.448 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[3]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.381      ;
; -0.448 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[2]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.381      ;
; -0.448 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[1]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.381      ;
; -0.318 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[4]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.251      ;
; -0.318 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.sndRequest ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.251      ;
; -0.318 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstrb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.251      ;
; -0.318 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstpb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.251      ;
; -0.318 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.251      ;
; -0.318 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.251      ;
; -0.318 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.062     ; 1.251      ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.903 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[4]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.122      ;
; 0.903 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.sndRequest ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.122      ;
; 0.903 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstrb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.122      ;
; 0.903 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstpb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.122      ;
; 0.903 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.122      ;
; 0.903 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.122      ;
; 0.903 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.122      ;
; 1.034 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[6]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.253      ;
; 1.034 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[5]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.253      ;
; 1.034 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[3]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.253      ;
; 1.034 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[2]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.253      ;
; 1.034 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[1]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.253      ;
; 1.046 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.IDLE       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.265      ;
; 1.046 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxdb       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.265      ;
; 1.046 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.265      ;
; 1.046 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[3]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.265      ;
; 1.046 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.265      ;
; 1.046 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.062      ; 1.265      ;
; 1.327 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[7]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 1.545      ;
; 1.327 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[0]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.061      ; 1.545      ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note                                                          ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; 164.58 MHz ; 164.58 MHz      ; CLK_DIVIDER:inst20|CLK_OUT                         ;                                                               ;
; 337.84 MHz ; 337.84 MHz      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ;                                                               ;
; 505.05 MHz ; 505.05 MHz      ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ;                                                               ;
; 563.06 MHz ; 563.06 MHz      ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ;                                                               ;
; 568.83 MHz ; 250.0 MHz       ; CLK_50MHz                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; -5.076 ; -2721.746     ;
; accessControl:inst5|idx[0]                         ; -3.032 ; -8.290        ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -2.486 ; -2.486        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -2.104 ; -2.104        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; -2.062 ; -2.062        ;
; UART_Receiver:inst15|state.IDLE                    ; -1.124 ; -8.748        ;
; CLK_50MHz                                          ; -0.758 ; -2.371        ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; -0.275 ; -0.905        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0.089  ; 0.000         ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.206  ; 0.000         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.212  ; 0.000         ;
; CLK_50MHz                                          ; 0.298  ; 0.000         ;
; UART_Receiver:inst15|state.IDLE                    ; 0.990  ; 0.000         ;
; accessControl:inst5|idx[0]                         ; 2.581  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT ; -0.564 ; -5.768        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary               ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT ; 0.805 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_50MHz                                          ; -3.000 ; -10.000       ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; -2.174 ; -1359.392     ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0.391  ; 0.000         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.398  ; 0.000         ;
; accessControl:inst5|idx[0]                         ; 0.427  ; 0.000         ;
; UART_Receiver:inst15|state.IDLE                    ; 0.437  ; 0.000         ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.461  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                                ;
+--------+----------------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -5.076 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 6.014      ;
; -5.003 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.938      ;
; -4.964 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.257      ; 6.216      ;
; -4.940 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.875      ;
; -4.923 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 6.178      ;
; -4.904 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.839      ;
; -4.855 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 6.110      ;
; -4.851 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 6.105      ;
; -4.844 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.257      ; 6.096      ;
; -4.842 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.777      ;
; -4.835 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.773      ;
; -4.833 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 5.771      ;
; -4.825 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 6.080      ;
; -4.806 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.741      ;
; -4.803 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 6.058      ;
; -4.776 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.280      ; 6.051      ;
; -4.765 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.700      ;
; -4.762 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.697      ;
; -4.760 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.695      ;
; -4.754 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 6.009      ;
; -4.743 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.678      ;
; -4.741 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.053     ; 5.683      ;
; -4.741 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 5.682      ;
; -4.739 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.053     ; 5.681      ;
; -4.739 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 5.680      ;
; -4.736 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.280      ; 6.011      ;
; -4.736 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.990      ;
; -4.735 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.990      ;
; -4.731 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.985      ;
; -4.719 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.257      ; 5.971      ;
; -4.718 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.280      ; 5.993      ;
; -4.716 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.257      ; 5.968      ;
; -4.712 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.061     ; 5.646      ;
; -4.709 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.644      ;
; -4.708 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.643      ;
; -4.705 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.960      ;
; -4.704 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[8]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.257      ; 5.956      ;
; -4.703 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.053     ; 5.645      ;
; -4.703 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.277      ; 5.975      ;
; -4.701 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.053     ; 5.643      ;
; -4.681 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.061     ; 5.615      ;
; -4.678 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 5.619      ;
; -4.678 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.932      ;
; -4.677 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 5.618      ;
; -4.676 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 5.617      ;
; -4.675 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 5.616      ;
; -4.670 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.073     ; 5.592      ;
; -4.668 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.923      ;
; -4.668 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.073     ; 5.590      ;
; -4.665 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.920      ;
; -4.663 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.598      ;
; -4.663 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.277      ; 5.935      ;
; -4.663 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[8]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.918      ;
; -4.661 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.596      ;
; -4.652 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.277      ; 5.924      ;
; -4.645 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.277      ; 5.917      ;
; -4.634 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.889      ;
; -4.631 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.885      ;
; -4.616 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.870      ;
; -4.615 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block1:inst3|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.092     ; 5.518      ;
; -4.613 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block1:inst3|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.092     ; 5.516      ;
; -4.611 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.546      ;
; -4.610 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.545      ;
; -4.604 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.277      ; 5.876      ;
; -4.602 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.277      ; 5.874      ;
; -4.600 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.855      ;
; -4.597 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.852      ;
; -4.596 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.850      ;
; -4.595 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[8]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.850      ;
; -4.593 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.847      ;
; -4.591 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[8]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.845      ;
; -4.582 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.277      ; 5.854      ;
; -4.581 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 5.522      ;
; -4.580 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[18]       ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.515      ;
; -4.579 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.054     ; 5.520      ;
; -4.571 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[10]       ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.061     ; 5.505      ;
; -4.570 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.825      ;
; -4.567 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.822      ;
; -4.565 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.500      ;
; -4.565 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[8]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.260      ; 5.820      ;
; -4.564 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[8]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.818      ;
; -4.564 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.277      ; 5.836      ;
; -4.563 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.498      ;
; -4.559 ; accessControl:inst5|idx[13]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.068     ; 5.486      ;
; -4.559 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[1] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.051     ; 5.503      ;
; -4.558 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.812      ;
; -4.557 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[1] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.051     ; 5.501      ;
; -4.554 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.277      ; 5.826      ;
; -4.546 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.277      ; 5.818      ;
; -4.541 ; accessControl:inst5|idx[12]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.068     ; 5.468      ;
; -4.534 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.469      ;
; -4.533 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.468      ;
; -4.523 ; accessControl:inst5|idx[28]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.059     ; 5.459      ;
; -4.522 ; accessControl:inst5|idx[14]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.068     ; 5.449      ;
; -4.515 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.073     ; 5.437      ;
; -4.513 ; accessControl:inst5|idx[6]                                     ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.068     ; 5.440      ;
; -4.513 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.073     ; 5.435      ;
; -4.512 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.447      ;
; -4.511 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.259      ; 5.765      ;
; -4.511 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.060     ; 5.446      ;
+--------+----------------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'accessControl:inst5|idx[0]'                                                                                                                   ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -3.032 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.500        ; -2.164     ; 0.564      ;
; -2.632 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -2.254     ; 0.568      ;
; -2.626 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -2.249     ; 0.567      ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.486 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.011      ; 1.767      ;
; -2.246 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.011      ; 1.527      ;
; -2.146 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.011      ; 1.427      ;
; -0.980 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 1.106      ; 1.546      ;
; -0.562 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 1.000        ; 1.106      ; 1.628      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.104 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.393     ; 1.639      ;
; -2.080 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.393     ; 1.615      ;
; -2.012 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.393     ; 1.547      ;
; -0.388 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; 1.015      ; 1.521      ;
; 0.112  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 1.000        ; 1.015      ; 1.521      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.062 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.080     ; 1.674      ;
; -1.967 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.080     ; 1.579      ;
; -1.839 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.080     ; 1.451      ;
; -0.490 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 1.230      ; 1.602      ;
; -0.045 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 1.000        ; 1.230      ; 1.657      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UART_Receiver:inst15|state.IDLE'                                                                                                              ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -1.124 ; UART_Receiver:inst15|Rxd[4] ; UART_Receiver:inst15|oRx[4] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.793     ; 0.548      ;
; -1.101 ; UART_Receiver:inst15|Rxd[5] ; UART_Receiver:inst15|oRx[5] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.768     ; 0.548      ;
; -1.099 ; UART_Receiver:inst15|Rxd[2] ; UART_Receiver:inst15|oRx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.768     ; 0.547      ;
; -1.095 ; UART_Receiver:inst15|Rxd[6] ; UART_Receiver:inst15|oRx[6] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.766     ; 0.548      ;
; -1.094 ; UART_Receiver:inst15|Rxd[3] ; UART_Receiver:inst15|oRx[3] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.766     ; 0.548      ;
; -1.094 ; UART_Receiver:inst15|Rxd[1] ; UART_Receiver:inst15|oRx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.767     ; 0.547      ;
; -1.071 ; UART_Receiver:inst15|Rxd[0] ; UART_Receiver:inst15|oRx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.761     ; 0.529      ;
; -1.070 ; UART_Receiver:inst15|Rxd[7] ; UART_Receiver:inst15|oRx[7] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.760     ; 0.530      ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50MHz'                                                                                                        ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.758 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.697      ;
; -0.743 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.682      ;
; -0.644 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.583      ;
; -0.515 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.454      ;
; -0.486 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.425      ;
; -0.480 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.419      ;
; -0.465 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.404      ;
; -0.424 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.363      ;
; -0.412 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.351      ;
; -0.355 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.294      ;
; -0.353 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.292      ;
; -0.343 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.282      ;
; -0.313 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.252      ;
; -0.261 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.200      ;
; -0.252 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.387     ; 0.860      ;
; -0.237 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.176      ;
; -0.222 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 1.161      ;
; -0.163 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.420      ;
; -0.148 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.405      ;
; -0.060 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 0.999      ;
; -0.049 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.306      ;
; -0.022 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 0.961      ;
; 0.026  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 0.913      ;
; 0.080  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.177      ;
; 0.153  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 0.786      ;
; 0.192  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 0.747      ;
; 0.242  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.262      ; 1.015      ;
; 0.343  ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.069     ; 0.583      ;
; 0.356  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.056     ; 0.583      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                       ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+
; -0.275 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.390      ; 3.449      ;
; -0.159 ; UART_Receiver:inst15|state.IDLE                         ; UART_Receiver:inst15|state.Rxstrb                       ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.056      ; 3.241      ;
; -0.141 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DESrx:inst|state.IDLE       ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.035      ; 1.548      ;
; -0.100 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.IDLE     ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.058      ; 1.612      ;
; -0.094 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.RDY2SND  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.058      ; 1.618      ;
; -0.075 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.NXTtx    ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.058      ; 1.637      ;
; -0.061 ; accessControl:inst5|idx[0]                              ; accessControl:inst5|TRANSMIT                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.072      ; 3.345      ;
; 0.045  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DESrx:inst|state.W4BFFRrx   ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.035      ; 1.734      ;
; 0.049  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DESrx:inst|state.NXTADDR    ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.035      ; 1.738      ;
; 0.051  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty      ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.W4BFFRtx ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.058      ; 1.763      ;
; 0.064  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|state.SEARCH                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.072      ; 3.470      ;
; 0.065  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|state.WAITING                       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.072      ; 3.471      ;
; 0.067  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|state.STRT                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.072      ; 3.473      ;
; 0.071  ; accessControl:inst5|strtTx[1]                           ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.W4BFFRtx ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.137      ; 1.862      ;
; 0.087  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]      ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.063      ; 3.484      ;
; 0.096  ; accessControl:inst5|strtTx[1]                           ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.STRTtx   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.137      ; 1.887      ;
; 0.108  ; accessControl:inst5|idx[2]                              ; accessControl:inst5|TRANSMIT                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.804      ; 2.056      ;
; 0.121  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.IDLE     ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.939      ; 1.714      ;
; 0.121  ; accessControl:inst5|strtTx[0]                           ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.222      ; 2.497      ;
; 0.139  ; UART_Receiver:inst15|state.IDLE                         ; UART_Receiver:inst15|state.sndRequest                   ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.056      ; 3.539      ;
; 0.145  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]      ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]      ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.040      ; 3.519      ;
; 0.147  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[4]                              ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.803      ; 2.094      ;
; 0.154  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[8]                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.059      ; 3.547      ;
; 0.154  ; UART_Receiver:inst15|state.IDLE                         ; UART_Receiver:inst15|state.Rxstpb                       ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.056      ; 3.554      ;
; 0.156  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|dataOut[13]                         ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.791      ; 2.091      ;
; 0.158  ; accessControl:inst5|idx[2]                              ; accessControl:inst5|idx[4]                              ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.803      ; 2.105      ;
; 0.164  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[1]                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.560      ;
; 0.166  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DESrx:inst|state.IDLE       ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.941      ; 1.761      ;
; 0.167  ; accessControl:inst5|strtTx[2]                           ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.STRTtx   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.255      ; 2.576      ;
; 0.177  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.RDY2SND  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.939      ; 1.770      ;
; 0.179  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[6]                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.059      ; 3.572      ;
; 0.180  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[5]                              ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.803      ; 2.127      ;
; 0.190  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.W4BFFRtx ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.939      ; 1.783      ;
; 0.191  ; accessControl:inst5|strtTx[0]                           ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.222      ; 2.567      ;
; 0.198  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.NXTtx    ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.939      ; 1.791      ;
; 0.210  ; accessControl:inst5|strtTx[2]                           ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.W4BFFRtx ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.255      ; 2.619      ;
; 0.213  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[0]                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.059      ; 3.606      ;
; 0.231  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty      ; IMU_Extraction_Block1:inst3|DESrx:inst|state.W4BFFRrx   ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.941      ; 1.826      ;
; 0.243  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[6]                              ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.803      ; 2.190      ;
; 0.247  ; accessControl:inst5|idx[2]                              ; accessControl:inst5|idx[5]                              ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.803      ; 2.194      ;
; 0.247  ; accessControl:inst5|strtTx[1]                           ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.RDY2SND  ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.137      ; 2.038      ;
; 0.248  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 3.390      ; 3.472      ;
; 0.252  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[4]                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.060      ; 3.646      ;
; 0.252  ; accessControl:inst5|strtTx[2]                           ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.IDLE     ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.255      ; 2.661      ;
; 0.254  ; accessControl:inst5|idx[2]                              ; accessControl:inst5|idx[6]                              ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.803      ; 2.201      ;
; 0.254  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[4]                              ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.071      ; 3.659      ;
; 0.259  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[2]                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.655      ;
; 0.276  ; accessControl:inst5|idx[1]                              ; accessControl:inst5|idx[7]                              ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.803      ; 2.223      ;
; 0.279  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty        ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.815      ; 1.748      ;
; 0.279  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty        ; IMU_Extraction_Block:inst|DEStx:inst15|state.RDY2SND    ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.815      ; 1.748      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[17]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[16]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[18]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[19]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[20]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[21]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[22]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[24]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[23]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[25]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[26]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[30]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[27]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[28]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[29]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.282  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|idx[31]                             ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.678      ;
; 0.286  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty        ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.815      ; 1.755      ;
; 0.291  ; accessControl:inst5|strtTx[1]                           ; IMU_Extraction_Block1:inst3|DEStx:inst15|state.IDLE     ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 2.137      ; 2.082      ;
; 0.297  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[1]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[1]        ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.070      ; 0.511      ;
; 0.298  ; IMU_Extraction_Block2:inst2|DESrx:inst|state.WAITINGrx  ; IMU_Extraction_Block2:inst2|DESrx:inst|state.WAITINGrx  ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.511      ;
; 0.298  ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl   ; IMU_Extraction_Block:inst|spi_master1:inst4|state_csl   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.511      ;
; 0.298  ; IMU_Extraction_Block2:inst2|spi_master1:inst4|wt        ; IMU_Extraction_Block2:inst2|spi_master1:inst4|wt        ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.511      ;
; 0.298  ; IMU_Extraction_Block2:inst2|spi_master1:inst4|state_csl ; IMU_Extraction_Block2:inst2|spi_master1:inst4|state_csl ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.511      ;
; 0.298  ; IMU_Extraction_Block2:inst2|spi_master1:inst4|StartTx   ; IMU_Extraction_Block2:inst2|spi_master1:inst4|StartTx   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.069      ; 0.511      ;
; 0.299  ; spi_master1:inst11|state_csh                            ; spi_master1:inst11|state_csh                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[9]                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.695      ;
; 0.299  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[12]                         ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.062      ; 3.695      ;
; 0.305  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[0]        ; IMU_Extraction_Block:inst|FIFObuffer:inst3|FS[0]        ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.070      ; 0.519      ;
; 0.309  ; accessControl:inst5|idx[0]                              ; accessControl:inst5|dataOut[7]                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 3.060      ; 3.703      ;
; 0.310  ; UART_Receiver:inst15|Rxd[7]                             ; UART_Receiver:inst15|Rxd[7]                             ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; UART_Receiver:inst15|Rxd[0]                             ; UART_Receiver:inst15|Rxd[0]                             ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[30]  ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[31]  ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[29]  ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]   ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[8]   ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[8]   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]   ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]   ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]   ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[0]    ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[0]    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[1]    ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[1]    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[2]    ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[2]    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[3]    ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[3]    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[4]    ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[4]    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[5]    ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[5]    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[6]    ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[6]    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[7]    ; IMU_Extraction_Block:inst|spi_master1:inst4|dwReg[7]    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; UART_Receiver:inst15|state.Rxstrb                       ; UART_Receiver:inst15|state.Rxstrb                       ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; UART_Receiver:inst15|state.Rxstpb                       ; UART_Receiver:inst15|state.Rxstpb                       ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
; 0.310  ; UART_Receiver:inst15|bPointer[0]                        ; UART_Receiver:inst15|bPointer[0]                        ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 0.511      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.089 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.000        ; 1.281      ; 1.550      ;
; 0.529 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 1.281      ; 1.490      ;
; 1.786 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.039      ; 1.335      ;
; 1.842 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.039      ; 1.391      ;
; 1.952 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.039      ; 1.501      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.206 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.000        ; 1.054      ; 1.440      ;
; 0.715 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 1.054      ; 1.449      ;
; 2.156 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.283     ; 1.383      ;
; 2.245 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.283     ; 1.472      ;
; 2.266 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.283     ; 1.493      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.212 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.000        ; 1.150      ; 1.542      ;
; 0.643 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 1.150      ; 1.473      ;
; 1.698 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.114      ; 1.322      ;
; 1.762 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.114      ; 1.386      ;
; 2.000 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.114      ; 1.624      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50MHz'                                                                                                        ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.069      ; 0.511      ;
; 0.311 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.511      ;
; 0.315 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.387      ; 0.846      ;
; 0.319 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.519      ;
; 0.376 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.387      ; 0.907      ;
; 0.448 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.387      ; 0.979      ;
; 0.450 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.387      ; 0.981      ;
; 0.469 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.387      ; 1.000      ;
; 0.483 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.683      ;
; 0.501 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.701      ;
; 0.570 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.770      ;
; 0.646 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.846      ;
; 0.670 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.870      ;
; 0.693 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.893      ;
; 0.706 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.906      ;
; 0.708 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.908      ;
; 0.778 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.978      ;
; 0.780 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.980      ;
; 0.799 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 0.999      ;
; 0.812 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 1.012      ;
; 0.856 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 1.056      ;
; 0.879 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 1.079      ;
; 0.896 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; -0.262     ; 0.778      ;
; 0.914 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 1.114      ;
; 0.974 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 1.174      ;
; 1.046 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 1.246      ;
; 1.048 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 1.248      ;
; 1.067 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 1.267      ;
; 1.093 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.056      ; 1.293      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UART_Receiver:inst15|state.IDLE'                                                                                                              ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; 0.990 ; UART_Receiver:inst15|Rxd[7] ; UART_Receiver:inst15|oRx[7] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.526     ; 0.484      ;
; 0.990 ; UART_Receiver:inst15|Rxd[0] ; UART_Receiver:inst15|oRx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.526     ; 0.484      ;
; 1.014 ; UART_Receiver:inst15|Rxd[3] ; UART_Receiver:inst15|oRx[3] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.533     ; 0.501      ;
; 1.015 ; UART_Receiver:inst15|Rxd[6] ; UART_Receiver:inst15|oRx[6] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.533     ; 0.502      ;
; 1.015 ; UART_Receiver:inst15|Rxd[1] ; UART_Receiver:inst15|oRx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.534     ; 0.501      ;
; 1.016 ; UART_Receiver:inst15|Rxd[2] ; UART_Receiver:inst15|oRx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.535     ; 0.501      ;
; 1.017 ; UART_Receiver:inst15|Rxd[5] ; UART_Receiver:inst15|oRx[5] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.535     ; 0.502      ;
; 1.041 ; UART_Receiver:inst15|Rxd[4] ; UART_Receiver:inst15|oRx[4] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.560     ; 0.501      ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'accessControl:inst5|idx[0]'                                                                                                                   ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 2.581 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -2.076     ; 0.515      ;
; 2.584 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -2.079     ; 0.515      ;
; 2.991 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; -0.500       ; -1.988     ; 0.513      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                 ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.564 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[7]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.058     ; 1.501      ;
; -0.564 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[0]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.058     ; 1.501      ;
; -0.304 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[6]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.242      ;
; -0.304 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[5]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.242      ;
; -0.304 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[3]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.242      ;
; -0.304 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[2]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.242      ;
; -0.304 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[1]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.242      ;
; -0.303 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.IDLE       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.242      ;
; -0.303 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxdb       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.242      ;
; -0.303 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.242      ;
; -0.303 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[3]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.242      ;
; -0.303 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.242      ;
; -0.303 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.056     ; 1.242      ;
; -0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[4]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.124      ;
; -0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.sndRequest ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.124      ;
; -0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstrb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.124      ;
; -0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstpb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.124      ;
; -0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.124      ;
; -0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.124      ;
; -0.186 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.057     ; 1.124      ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                 ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.805 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[4]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.006      ;
; 0.805 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.sndRequest ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.006      ;
; 0.805 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstrb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.006      ;
; 0.805 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstpb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.006      ;
; 0.805 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.006      ;
; 0.805 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.006      ;
; 0.805 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.006      ;
; 0.932 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[6]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.132      ;
; 0.932 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[5]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.132      ;
; 0.932 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[3]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.132      ;
; 0.932 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[2]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.132      ;
; 0.932 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[1]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.132      ;
; 0.944 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.IDLE       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.145      ;
; 0.944 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxdb       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.145      ;
; 0.944 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.145      ;
; 0.944 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[3]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.145      ;
; 0.944 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.145      ;
; 0.944 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.057      ; 1.145      ;
; 1.204 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[7]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.404      ;
; 1.204 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[0]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.056      ; 1.404      ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; -2.841 ; -1351.264     ;
; accessControl:inst5|idx[0]                         ; -1.738 ; -4.347        ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -1.392 ; -1.392        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -1.098 ; -1.098        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; -1.091 ; -1.091        ;
; UART_Receiver:inst15|state.IDLE                    ; -0.309 ; -2.328        ;
; CLK_50MHz                                          ; -0.093 ; -0.093        ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; -0.165 ; -0.471        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0.078  ; 0.000         ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.143  ; 0.000         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.147  ; 0.000         ;
; CLK_50MHz                                          ; 0.153  ; 0.000         ;
; UART_Receiver:inst15|state.IDLE                    ; 0.582  ; 0.000         ;
; accessControl:inst5|idx[0]                         ; 1.634  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT ; -0.019 ; -0.038        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary               ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; CLK_DIVIDER:inst20|CLK_OUT ; 0.504 ; 0.000         ;
+----------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLK_50MHz                                          ; -3.000 ; -10.702       ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; -1.000 ; -1350.000     ;
; UART_Receiver:inst15|state.IDLE                    ; 0.392  ; 0.000         ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0.397  ; 0.000         ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.406  ; 0.000         ;
; accessControl:inst5|idx[0]                         ; 0.422  ; 0.000         ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.427  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                                ;
+--------+----------------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.841 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.789      ;
; -2.794 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.740      ;
; -2.761 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.900      ;
; -2.749 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.695      ;
; -2.735 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.154      ; 3.876      ;
; -2.728 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.674      ;
; -2.716 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.053     ; 3.650      ;
; -2.716 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.053     ; 3.650      ;
; -2.690 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.638      ;
; -2.690 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.829      ;
; -2.690 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.153      ; 3.830      ;
; -2.688 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.039     ; 3.636      ;
; -2.688 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.154      ; 3.829      ;
; -2.679 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.625      ;
; -2.669 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.154      ; 3.810      ;
; -2.665 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.161      ; 3.813      ;
; -2.664 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.154      ; 3.805      ;
; -2.663 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[7]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.609      ;
; -2.662 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block1:inst3|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 3.586      ;
; -2.661 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block1:inst3|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 3.585      ;
; -2.643 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.589      ;
; -2.641 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.161      ; 3.789      ;
; -2.641 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.587      ;
; -2.620 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.154      ; 3.761      ;
; -2.619 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[6]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.565      ;
; -2.619 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[5]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.153      ; 3.759      ;
; -2.618 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.159      ; 3.764      ;
; -2.617 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[0]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.154      ; 3.758      ;
; -2.615 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 3.567      ;
; -2.614 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 3.566      ;
; -2.614 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[1] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.563      ;
; -2.614 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[1] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.563      ;
; -2.612 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 3.564      ;
; -2.611 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 3.563      ;
; -2.611 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[4]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.557      ;
; -2.608 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.153      ; 3.748      ;
; -2.607 ; accessControl:inst5|idx[13]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.548      ;
; -2.606 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.161      ; 3.754      ;
; -2.605 ; accessControl:inst5|idx[28]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.040     ; 3.552      ;
; -2.604 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[8]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.743      ;
; -2.601 ; accessControl:inst5|idx[12]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.542      ;
; -2.600 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.053     ; 3.534      ;
; -2.600 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.053     ; 3.534      ;
; -2.598 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[3]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.154      ; 3.739      ;
; -2.598 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.544      ;
; -2.596 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.735      ;
; -2.596 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.542      ;
; -2.595 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[4]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.152      ; 3.734      ;
; -2.594 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.159      ; 3.740      ;
; -2.592 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[9]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.538      ;
; -2.592 ; accessControl:inst5|idx[14]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.533      ;
; -2.586 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 3.538      ;
; -2.585 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[2]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 3.537      ;
; -2.578 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[8]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.154      ; 3.719      ;
; -2.577 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[11] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.523      ;
; -2.575 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[13] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.521      ;
; -2.573 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.159      ; 3.719      ;
; -2.571 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 3.523      ;
; -2.570 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[5]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 3.522      ;
; -2.570 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[14]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.154      ; 3.711      ;
; -2.569 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[1]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[10]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.154      ; 3.710      ;
; -2.568 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; spi_master1:inst11|wt                                      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.051     ; 3.504      ;
; -2.568 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; spi_master1:inst11|StartTx                                 ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.051     ; 3.504      ;
; -2.566 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[6]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.153      ; 3.706      ;
; -2.566 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block2:inst2|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.161      ; 3.714      ;
; -2.566 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[2] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.515      ;
; -2.566 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[2] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.515      ;
; -2.564 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 3.516      ;
; -2.564 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[5] ; IMU_Extraction_Block2:inst2|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.161      ; 3.712      ;
; -2.563 ; IMU_Extraction_Block1:inst3|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block1:inst3|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.035     ; 3.515      ;
; -2.559 ; accessControl:inst5|idx[11]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.500      ;
; -2.559 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[1]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[9]  ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.159      ; 3.705      ;
; -2.558 ; accessControl:inst5|idx[13]                                    ; accessControl:inst5|dataOut[6]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.499      ;
; -2.557 ; accessControl:inst5|idx[13]                                    ; accessControl:inst5|dataOut[0]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.498      ;
; -2.556 ; accessControl:inst5|idx[13]                                    ; accessControl:inst5|dataOut[8]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.497      ;
; -2.556 ; accessControl:inst5|idx[28]                                    ; accessControl:inst5|dataOut[6]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.040     ; 3.503      ;
; -2.555 ; accessControl:inst5|idx[28]                                    ; accessControl:inst5|dataOut[0]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.040     ; 3.502      ;
; -2.554 ; accessControl:inst5|idx[28]                                    ; accessControl:inst5|dataOut[8]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.040     ; 3.501      ;
; -2.552 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[3]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[10] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.159      ; 3.698      ;
; -2.552 ; accessControl:inst5|idx[12]                                    ; accessControl:inst5|dataOut[6]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.493      ;
; -2.551 ; accessControl:inst5|idx[12]                                    ; accessControl:inst5|dataOut[0]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.492      ;
; -2.550 ; accessControl:inst5|idx[12]                                    ; accessControl:inst5|dataOut[8]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.491      ;
; -2.549 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[2]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.154      ; 3.690      ;
; -2.549 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[0]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[15] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.159      ; 3.695      ;
; -2.547 ; IMU_Extraction_Block2:inst2|addressBlock:inst2|addNo[8]        ; IMU_Extraction_Block2:inst2|addressBlock:inst2|ADDRESS[14] ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.041     ; 3.493      ;
; -2.546 ; accessControl:inst5|idx[6]                                     ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.487      ;
; -2.543 ; accessControl:inst5|idx[14]                                    ; accessControl:inst5|dataOut[6]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.484      ;
; -2.542 ; accessControl:inst5|idx[14]                                    ; accessControl:inst5|dataOut[0]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.483      ;
; -2.542 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block1:inst3|spi_master1:inst4|wt           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 3.466      ;
; -2.541 ; accessControl:inst5|idx[13]                                    ; accessControl:inst5|dataOut[2]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.485      ;
; -2.541 ; accessControl:inst5|idx[14]                                    ; accessControl:inst5|dataOut[8]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.482      ;
; -2.541 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[3] ; IMU_Extraction_Block1:inst3|spi_master1:inst4|StartTx      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.063     ; 3.465      ;
; -2.540 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[9]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[9]    ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.153      ; 3.680      ;
; -2.539 ; accessControl:inst5|idx[15]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.046     ; 3.480      ;
; -2.539 ; accessControl:inst5|idx[28]                                    ; accessControl:inst5|dataOut[2]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 3.489      ;
; -2.537 ; IMU_Extraction_Block:inst|addressBlock:inst2|addNo[7]          ; IMU_Extraction_Block:inst|addressBlock:inst2|ADDRESS[15]   ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; 0.153      ; 3.677      ;
; -2.537 ; accessControl:inst5|idx[27]                                    ; accessControl:inst5|dataOut[13]                            ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.040     ; 3.484      ;
; -2.536 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[0] ; IMU_Extraction_Block:inst|spi_master1:inst4|wt             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.485      ;
; -2.536 ; IMU_Extraction_Block1:inst3|spi_master1:inst4|delay_counter[0] ; IMU_Extraction_Block:inst|spi_master1:inst4|StartTx        ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 3.485      ;
; -2.535 ; accessControl:inst5|idx[12]                                    ; accessControl:inst5|dataOut[2]                             ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.043     ; 3.479      ;
+--------+----------------------------------------------------------------+------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'accessControl:inst5|idx[0]'                                                                                                                   ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.738 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.500        ; -1.389     ; 0.344      ;
; -1.305 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -1.454     ; 0.346      ;
; -1.304 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 1.000        ; -1.453     ; 0.346      ;
+--------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.392 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.027      ; 1.125      ;
; -1.187 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.027      ; 0.920      ;
; -1.168 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.027      ; 0.901      ;
; -0.394 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.691      ; 0.906      ;
; -0.020 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 1.000        ; 0.691      ; 1.032      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.098 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.203     ; 1.046      ;
; -1.077 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.203     ; 1.025      ;
; -0.972 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.203     ; 0.920      ;
; 0.034  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.637      ; 0.869      ;
; 0.434  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 1.000        ; 0.637      ; 0.969      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.091 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.027     ; 1.058      ;
; -0.968 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.027     ; 0.935      ;
; -0.949 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; -0.027     ; 0.916      ;
; -0.060 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.500        ; 0.769      ; 0.938      ;
; 0.327  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 1.000        ; 0.769      ; 1.051      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UART_Receiver:inst15|state.IDLE'                                                                                                              ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; -0.309 ; UART_Receiver:inst15|Rxd[4] ; UART_Receiver:inst15|oRx[4] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.486     ; 0.334      ;
; -0.294 ; UART_Receiver:inst15|Rxd[5] ; UART_Receiver:inst15|oRx[5] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.469     ; 0.334      ;
; -0.293 ; UART_Receiver:inst15|Rxd[2] ; UART_Receiver:inst15|oRx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.468     ; 0.333      ;
; -0.291 ; UART_Receiver:inst15|Rxd[6] ; UART_Receiver:inst15|oRx[6] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.467     ; 0.335      ;
; -0.290 ; UART_Receiver:inst15|Rxd[1] ; UART_Receiver:inst15|oRx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.468     ; 0.334      ;
; -0.289 ; UART_Receiver:inst15|Rxd[3] ; UART_Receiver:inst15|oRx[3] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.466     ; 0.335      ;
; -0.281 ; UART_Receiver:inst15|Rxd[7] ; UART_Receiver:inst15|oRx[7] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.470     ; 0.323      ;
; -0.281 ; UART_Receiver:inst15|Rxd[0] ; UART_Receiver:inst15|oRx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 1.000        ; -0.470     ; 0.323      ;
+--------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50MHz'                                                                                                        ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -0.093 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 1.042      ;
; -0.087 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 1.036      ;
; -0.028 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.977      ;
; 0.064  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.885      ;
; 0.078  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.871      ;
; 0.080  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.869      ;
; 0.086  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.863      ;
; 0.094  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.855      ;
; 0.101  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.848      ;
; 0.139  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.810      ;
; 0.142  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.807      ;
; 0.154  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.795      ;
; 0.176  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.773      ;
; 0.196  ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.259     ; 0.532      ;
; 0.213  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.736      ;
; 0.237  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.712      ;
; 0.237  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.712      ;
; 0.293  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.869      ;
; 0.299  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.863      ;
; 0.327  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.622      ;
; 0.344  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.605      ;
; 0.358  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.804      ;
; 0.381  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.568      ;
; 0.450  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.712      ;
; 0.461  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.488      ;
; 0.489  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.460      ;
; 0.525  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.175      ; 0.637      ;
; 0.582  ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.046     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
; 0.590  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; -0.038     ; 0.359      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                               ; Launch Clock                                       ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+
; -0.165 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]                                                                                      ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 2.152      ; 2.186      ;
; -0.070 ; accessControl:inst5|idx[0]                             ; accessControl:inst5|dataOut[8]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.080      ;
; -0.059 ; accessControl:inst5|idx[0]                             ; accessControl:inst5|dataOut[6]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.091      ;
; -0.050 ; accessControl:inst5|idx[1]                             ; accessControl:inst5|idx[4]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.205      ; 1.239      ;
; -0.045 ; accessControl:inst5|idx[2]                             ; accessControl:inst5|TRANSMIT                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.206      ; 1.245      ;
; -0.041 ; accessControl:inst5|idx[0]                             ; accessControl:inst5|dataOut[0]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.109      ;
; -0.041 ; accessControl:inst5|idx[0]                             ; accessControl:inst5|dataOut[1]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.113      ;
; -0.030 ; accessControl:inst5|idx[0]                             ; accessControl:inst5|TRANSMIT                                                                                                          ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.962      ; 2.131      ;
; 0.007  ; accessControl:inst5|idx[2]                             ; accessControl:inst5|idx[4]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.205      ; 1.296      ;
; 0.009  ; accessControl:inst5|strtTx[0]                          ; IMU_Extraction_Block:inst|DEStx:inst15|state.W4BFFRtx                                                                                 ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.434      ; 1.537      ;
; 0.013  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|idx[5]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.205      ; 1.302      ;
; 0.013  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|dataOut[2]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.167      ;
; 0.016  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|idx[6]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.205      ; 1.305      ;
; 0.021  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]     ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]                                                                                    ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.175      ;
; 0.023  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]     ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]                                                                                    ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.938      ; 2.160      ;
; 0.026  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|dataOut[4]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.176      ;
; 0.028  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|dataOut[13]                                                                                                       ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.195      ; 1.307      ;
; 0.034  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|dataOut[3]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.184      ;
; 0.040  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|dataOut[9]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.194      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[17]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[16]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[18]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[19]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[20]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[21]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[22]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[24]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[23]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[25]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[26]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[30]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[27]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[28]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[29]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.045  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[31]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.199      ;
; 0.046  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty     ; IMU_Extraction_Block2:inst2|DESrx:inst|state.IDLE                                                                                     ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.309      ; 0.949      ;
; 0.046  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|dataOut[12]                                                                                                       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.200      ;
; 0.047  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|dataOut[11]                                                                                                       ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.201      ;
; 0.048  ; accessControl:inst5|strtTx[0]                          ; IMU_Extraction_Block:inst|DEStx:inst15|state.IDLE                                                                                     ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.434      ; 1.576      ;
; 0.055  ; UART_Receiver:inst15|state.IDLE                        ; UART_Receiver:inst15|state.Rxstrb                                                                                                     ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.215      ;
; 0.057  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|dataOut[7]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.207      ;
; 0.062  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|dataOut[5]                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.212      ;
; 0.066  ; accessControl:inst5|strtTx[2]                          ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.W4BFFRtx                                                                               ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.454      ; 1.614      ;
; 0.066  ; UART_Receiver:inst15|state.IDLE                        ; UART_Receiver:inst15|state.IDLE                                                                                                       ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.226      ;
; 0.068  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty     ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.RDY2SND                                                                                ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.325      ; 0.987      ;
; 0.068  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty     ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.IDLE                                                                                   ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.325      ; 0.987      ;
; 0.070  ; accessControl:inst5|idx[2]                             ; accessControl:inst5|idx[5]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.205      ; 1.359      ;
; 0.071  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[0]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.962      ; 2.232      ;
; 0.073  ; accessControl:inst5|idx[2]                             ; accessControl:inst5|idx[6]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.205      ; 1.362      ;
; 0.076  ; accessControl:inst5|strtTx[2]                          ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.STRTtx                                                                                 ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.454      ; 1.624      ;
; 0.079  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|idx[7]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.205      ; 1.368      ;
; 0.079  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[3]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.955      ; 2.233      ;
; 0.082  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|idx[8]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.205      ; 1.371      ;
; 0.087  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty     ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.NXTtx                                                                                  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.325      ; 1.006      ;
; 0.087  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[4]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.961      ; 2.247      ;
; 0.092  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|state.SEARCH                                                                                                      ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.962      ; 2.253      ;
; 0.093  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|state.STRT                                                                                                        ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.962      ; 2.254      ;
; 0.094  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|state.WAITING                                                                                                     ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.962      ; 2.255      ;
; 0.099  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|OS[2]     ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.524      ; 0.727      ;
; 0.111  ; accessControl:inst5|strtTx[2]                          ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.IDLE                                                                                   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.454      ; 1.659      ;
; 0.118  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|TRANSMIT                                                                                                          ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.206      ; 1.408      ;
; 0.126  ; accessControl:inst5|strtTx[0]                          ; IMU_Extraction_Block:inst|DEStx:inst15|state.RDY2SND                                                                                  ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.434      ; 1.654      ;
; 0.130  ; IMU_Extraction_Block:inst|FIFObuffer:inst3|OS[1]       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~portb_address_reg0   ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.438      ; 0.672      ;
; 0.130  ; UART_Receiver:inst15|state.IDLE                        ; UART_Receiver:inst15|clkcount[0]                                                                                                      ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.290      ;
; 0.130  ; UART_Receiver:inst15|state.IDLE                        ; UART_Receiver:inst15|clkcount[3]                                                                                                      ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.290      ;
; 0.130  ; UART_Receiver:inst15|state.IDLE                        ; UART_Receiver:inst15|clkcount[1]                                                                                                      ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.290      ;
; 0.130  ; UART_Receiver:inst15|state.IDLE                        ; UART_Receiver:inst15|clkcount[2]                                                                                                      ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.290      ;
; 0.133  ; accessControl:inst5|strtTx[0]                          ; IMU_Extraction_Block:inst|DEStx:inst15|state.STRTtx                                                                                   ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.434      ; 1.661      ;
; 0.136  ; accessControl:inst5|idx[2]                             ; accessControl:inst5|idx[7]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.205      ; 1.425      ;
; 0.139  ; accessControl:inst5|idx[2]                             ; accessControl:inst5|idx[8]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.205      ; 1.428      ;
; 0.140  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty     ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.W4BFFRtx                                                                               ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.325      ; 1.059      ;
; 0.144  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[5]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.961      ; 2.304      ;
; 0.144  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[6]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.961      ; 2.304      ;
; 0.144  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[8]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.961      ; 2.304      ;
; 0.144  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[7]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.961      ; 2.304      ;
; 0.144  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[9]                                                                                                            ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.961      ; 2.304      ;
; 0.144  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[10]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.961      ; 2.304      ;
; 0.144  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[11]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.961      ; 2.304      ;
; 0.144  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[12]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.961      ; 2.304      ;
; 0.144  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[14]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.961      ; 2.304      ;
; 0.144  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[13]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.961      ; 2.304      ;
; 0.144  ; accessControl:inst5|idx[0]                             ; accessControl:inst5|idx[15]                                                                                                           ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.961      ; 2.304      ;
; 0.144  ; UART_Receiver:inst15|state.IDLE                        ; UART_Receiver:inst15|state.sndRequest                                                                                                 ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.304      ;
; 0.145  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|idx[9]                                                                                                            ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.205      ; 1.434      ;
; 0.147  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty     ; IMU_Extraction_Block2:inst2|DESrx:inst|state.NXTADDR                                                                                  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.309      ; 1.050      ;
; 0.148  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|idx[10]                                                                                                           ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.205      ; 1.437      ;
; 0.148  ; UART_Receiver:inst15|state.IDLE                        ; UART_Receiver:inst15|state.Rxstpb                                                                                                     ; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.951      ; 2.308      ;
; 0.151  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|dataOut[9]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.199      ; 1.434      ;
; 0.151  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|dataOut[12]                                                                                                       ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.199      ; 1.434      ;
; 0.151  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|dataOut[1]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.199      ; 1.434      ;
; 0.151  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|dataOut[2]                                                                                                        ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.199      ; 1.434      ;
; 0.151  ; accessControl:inst5|idx[1]                             ; accessControl:inst5|dataOut[11]                                                                                                       ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.199      ; 1.434      ;
; 0.153  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_datain_reg0    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.227      ; 0.484      ;
; 0.153  ; accessControl:inst5|strtTx[2]                          ; IMU_Extraction_Block2:inst2|DEStx:inst15|state.RDY2SND                                                                                ; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 1.454      ; 1.701      ;
; 0.154  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[6] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_datain_reg0    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.227      ; 0.485      ;
; 0.158  ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty     ; IMU_Extraction_Block2:inst2|DESrx:inst|state.W4BFFRrx                                                                                 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT ; -0.500       ; 1.309      ; 1.061      ;
; 0.159  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_datain_reg0    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.227      ; 0.490      ;
; 0.159  ; IMU_Extraction_Block:inst|spi_master1:inst4|rx_data[7] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ccc1:auto_generated|ram_block1a0~porta_datain_reg0    ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.227      ; 0.490      ;
; 0.160  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|FS[0]     ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.219      ; 0.483      ;
; 0.172  ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|FS[1]     ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|altsyncram:datArray_rtl_0|altsyncram_ecc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.219      ; 0.495      ;
+--------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.078 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; 0.000        ; 0.799      ; 0.982      ;
; 0.464 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.799      ; 0.868      ;
; 1.212 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.045      ; 0.767      ;
; 1.295 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.045      ; 0.850      ;
; 1.319 ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block:inst|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                       ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.045      ; 0.874      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.143 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0.000        ; 0.663      ; 0.911      ;
; 0.558 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.663      ; 0.826      ;
; 1.481 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.133     ; 0.858      ;
; 1.481 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.133     ; 0.858      ;
; 1.497 ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -0.500       ; -0.133     ; 0.874      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]'                                                                                                                                                                                    ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.147 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0.000        ; 0.719      ; 0.971      ;
; 0.538 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.719      ; 0.862      ;
; 1.162 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[3] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.092      ; 0.764      ;
; 1.245 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[2] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.092      ; 0.847      ;
; 1.338 ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[1] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|empty ; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -0.500       ; 0.092      ; 0.940      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50MHz'                                                                                                        ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.153 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.259      ; 0.496      ;
; 0.177 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.046      ; 0.307      ;
; 0.185 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.314      ;
; 0.195 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.259      ; 0.538      ;
; 0.228 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.259      ; 0.571      ;
; 0.243 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.259      ; 0.586      ;
; 0.254 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|OutputState ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.259      ; 0.597      ;
; 0.272 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.394      ;
; 0.290 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.412      ;
; 0.342 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.464      ;
; 0.372 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.494      ;
; 0.389 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.511      ;
; 0.404 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.526      ;
; 0.417 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.539      ;
; 0.421 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.543      ;
; 0.450 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.572      ;
; 0.465 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.587      ;
; 0.476 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.598      ;
; 0.478 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.600      ;
; 0.514 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.636      ;
; 0.528 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.650      ;
; 0.552 ; CLK_DIVIDER:inst20|OutputState ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; -0.175     ; 0.461      ;
; 0.570 ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.692      ;
; 0.603 ; CLK_DIVIDER:inst20|Counter[0]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.725      ;
; 0.618 ; CLK_DIVIDER:inst20|Counter[2]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.740      ;
; 0.629 ; CLK_DIVIDER:inst20|Counter[1]  ; CLK_DIVIDER:inst20|CLK_OUT     ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.751      ;
; 0.656 ; CLK_DIVIDER:inst20|Counter[4]  ; CLK_DIVIDER:inst20|Counter[3]  ; CLK_50MHz    ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.778      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UART_Receiver:inst15|state.IDLE'                                                                                                              ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock               ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+
; 0.582 ; UART_Receiver:inst15|Rxd[7] ; UART_Receiver:inst15|oRx[7] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.319     ; 0.283      ;
; 0.583 ; UART_Receiver:inst15|Rxd[0] ; UART_Receiver:inst15|oRx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.320     ; 0.283      ;
; 0.591 ; UART_Receiver:inst15|Rxd[6] ; UART_Receiver:inst15|oRx[6] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.316     ; 0.295      ;
; 0.591 ; UART_Receiver:inst15|Rxd[3] ; UART_Receiver:inst15|oRx[3] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.316     ; 0.295      ;
; 0.591 ; UART_Receiver:inst15|Rxd[1] ; UART_Receiver:inst15|oRx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.317     ; 0.294      ;
; 0.592 ; UART_Receiver:inst15|Rxd[5] ; UART_Receiver:inst15|oRx[5] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.318     ; 0.294      ;
; 0.592 ; UART_Receiver:inst15|Rxd[2] ; UART_Receiver:inst15|oRx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.318     ; 0.294      ;
; 0.610 ; UART_Receiver:inst15|Rxd[4] ; UART_Receiver:inst15|oRx[4] ; CLK_DIVIDER:inst20|CLK_OUT ; UART_Receiver:inst15|state.IDLE ; 0.000        ; -0.337     ; 0.293      ;
+-------+-----------------------------+-----------------------------+----------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'accessControl:inst5|idx[0]'                                                                                                                   ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                       ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 1.634 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[0] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -1.343     ; 0.301      ;
; 1.636 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[2] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; 0.000        ; -1.345     ; 0.301      ;
; 2.068 ; accessControl:inst5|state.STRT ; accessControl:inst5|strtTx[1] ; CLK_DIVIDER:inst20|CLK_OUT ; accessControl:inst5|idx[0] ; -0.500       ; -1.277     ; 0.301      ;
+-------+--------------------------------+-------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                 ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.019 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[7]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 0.968      ;
; -0.019 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[0]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.038     ; 0.968      ;
; 0.171  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.IDLE       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.779      ;
; 0.171  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxdb       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.779      ;
; 0.171  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.779      ;
; 0.171  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[3]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.779      ;
; 0.171  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.779      ;
; 0.171  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.779      ;
; 0.173  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[6]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.777      ;
; 0.173  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[5]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.777      ;
; 0.173  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[3]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.777      ;
; 0.173  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[2]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.777      ;
; 0.173  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[1]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.777      ;
; 0.252  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[4]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.698      ;
; 0.252  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.sndRequest ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.698      ;
; 0.252  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstrb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.698      ;
; 0.252  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstpb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.698      ;
; 0.252  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.698      ;
; 0.252  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.698      ;
; 0.252  ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 1.000        ; -0.037     ; 0.698      ;
+--------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_DIVIDER:inst20|CLK_OUT'                                                                                                                 ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.504 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[4]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.sndRequest ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstrb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxstpb     ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|bPointer[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.625      ;
; 0.571 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[6]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[5]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[3]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[2]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[1]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.692      ;
; 0.574 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.IDLE       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|state.Rxdb       ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[0]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[3]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[1]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|clkcount[2]      ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.037      ; 0.695      ;
; 0.731 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[7]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; Reset_Timer:inst1|Reset ; UART_Receiver:inst15|Rxd[0]           ; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 0.000        ; 0.036      ; 0.851      ;
+-------+-------------------------+---------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                               ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                    ; -5.815    ; -0.340 ; -0.749   ; 0.504   ; -3.000              ;
;  CLK_50MHz                                          ; -0.968    ; 0.153  ; N/A      ; N/A     ; -3.000              ;
;  CLK_DIVIDER:inst20|CLK_OUT                         ; -5.815    ; -0.340 ; -0.749   ; 0.504   ; -2.174              ;
;  IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -2.825    ; 0.147  ; N/A      ; N/A     ; 0.365               ;
;  IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -2.372    ; 0.143  ; N/A      ; N/A     ; 0.427               ;
;  IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; -2.341    ; 0.078  ; N/A      ; N/A     ; 0.358               ;
;  UART_Receiver:inst15|state.IDLE                    ; -1.332    ; 0.582  ; N/A      ; N/A     ; 0.392               ;
;  accessControl:inst5|idx[0]                         ; -3.407    ; 1.634  ; N/A      ; N/A     ; 0.415               ;
; Design-wide TNS                                     ; -3227.93  ; -1.085 ; -8.7     ; 0.0     ; -1369.392           ;
;  CLK_50MHz                                          ; -3.367    ; 0.000  ; N/A      ; N/A     ; -10.702             ;
;  CLK_DIVIDER:inst20|CLK_OUT                         ; -3197.196 ; -1.085 ; -8.700   ; 0.000   ; -1359.392           ;
;  IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; -2.825    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; -2.372    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; -2.341    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  UART_Receiver:inst15|state.IDLE                    ; -10.385   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  accessControl:inst5|idx[0]                         ; -9.444    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MSTR_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOSI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED5          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED6          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED7          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU_CS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU_MSTR_CLK  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU_MOSI      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TxO           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU1_CS       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU1_MSTR_CLK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU1_MOSI     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_Request  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU2_CS       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU2_MSTR_CLK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MPU2_MOSI     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; MISO2_MPU               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RxI                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MISO_MPU                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MISO1_MPU               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MISO                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MSTR_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; LED5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LED6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; LED7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; MPU_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; MPU_MSTR_CLK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; MPU_MOSI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; TxO           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; MPU1_CS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; MPU1_MSTR_CLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MPU1_MOSI     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Data_Request  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MPU2_CS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MPU2_MSTR_CLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MPU2_MOSI     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MSTR_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; LED5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LED6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LED7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; MPU_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; MPU_MSTR_CLK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; MPU_MOSI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; TxO           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; MPU1_CS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; MPU1_MSTR_CLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPU1_MOSI     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Data_Request  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPU2_CS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPU2_MSTR_CLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MPU2_MOSI     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MSTR_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED5          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED6          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; MPU_CS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; MPU_MSTR_CLK  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MPU_MOSI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; TxO           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MPU1_CS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MPU1_MSTR_CLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPU1_MOSI     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Data_Request  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPU2_CS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPU2_MSTR_CLK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MPU2_MOSI     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; accessControl:inst5|idx[0]                         ; 2        ; 0        ; 1        ; 0        ;
; CLK_50MHz                                          ; CLK_50MHz                                          ; 0        ; 0        ; 0        ; 50       ;
; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT                         ; 153      ; 149      ; 0        ; 0        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT                         ; 105346   ; 814      ; 62       ; 16847    ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT                         ; 8        ; 16       ; 0        ; 0        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT                         ; 16       ; 24       ; 0        ; 0        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT                         ; 8        ; 16       ; 0        ; 0        ;
; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT                         ; 10       ; 10       ; 0        ; 0        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 1        ; 1        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 1        ; 1        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0        ; 0        ; 1        ; 1        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; UART_Receiver:inst15|state.IDLE                    ; 8        ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; CLK_DIVIDER:inst20|CLK_OUT                         ; accessControl:inst5|idx[0]                         ; 2        ; 0        ; 1        ; 0        ;
; CLK_50MHz                                          ; CLK_50MHz                                          ; 0        ; 0        ; 0        ; 50       ;
; accessControl:inst5|idx[0]                         ; CLK_DIVIDER:inst20|CLK_OUT                         ; 153      ; 149      ; 0        ; 0        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT                         ; 105346   ; 814      ; 62       ; 16847    ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT                         ; 8        ; 16       ; 0        ; 0        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; CLK_DIVIDER:inst20|CLK_OUT                         ; 16       ; 24       ; 0        ; 0        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; CLK_DIVIDER:inst20|CLK_OUT                         ; 8        ; 16       ; 0        ; 0        ;
; UART_Receiver:inst15|state.IDLE                    ; CLK_DIVIDER:inst20|CLK_OUT                         ; 10       ; 10       ; 0        ; 0        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 1        ; 1        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; 0        ; 0        ; 1        ; 1        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0        ; 0        ; 3        ; 0        ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; 0        ; 0        ; 1        ; 1        ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; UART_Receiver:inst15|state.IDLE                    ; 8        ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 20       ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; CLK_DIVIDER:inst20|CLK_OUT ; CLK_DIVIDER:inst20|CLK_OUT ; 20       ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 48    ; 48   ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                         ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+
; Target                                             ; Clock                                              ; Type ; Status      ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+
; CLK_50MHz                                          ; CLK_50MHz                                          ; Base ; Constrained ;
; CLK_DIVIDER:inst20|CLK_OUT                         ; CLK_DIVIDER:inst20|CLK_OUT                         ; Base ; Constrained ;
; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] ; Base ; Constrained ;
; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] ; Base ; Constrained ;
; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]   ; Base ; Constrained ;
; UART_Receiver:inst15|state.IDLE                    ; UART_Receiver:inst15|state.IDLE                    ; Base ; Constrained ;
; accessControl:inst5|idx[0]                         ; accessControl:inst5|idx[0]                         ; Base ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; MISO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MISO1_MPU  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MISO_MPU   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RxI        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; CS            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_Request  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU1_CS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU1_MOSI     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU1_MSTR_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU2_CS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU2_MOSI     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU2_MSTR_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_CS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_MOSI      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_MSTR_CLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSTR_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; MISO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MISO1_MPU  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MISO_MPU   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RxI        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; CS            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_Request  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU1_CS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU1_MOSI     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU1_MSTR_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU2_CS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU2_MOSI     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU2_MSTR_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_CS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_MOSI      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MPU_MSTR_CLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MSTR_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TxO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed May 01 20:13:39 2019
Info: Command: quartus_sta Data_Extraction_System -c Data_Extraction_System
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Data_Extraction_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_DIVIDER:inst20|CLK_OUT CLK_DIVIDER:inst20|CLK_OUT
    Info (332105): create_clock -period 1.000 -name CLK_50MHz CLK_50MHz
    Info (332105): create_clock -period 1.000 -name IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0]
    Info (332105): create_clock -period 1.000 -name IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0]
    Info (332105): create_clock -period 1.000 -name accessControl:inst5|idx[0] accessControl:inst5|idx[0]
    Info (332105): create_clock -period 1.000 -name UART_Receiver:inst15|state.IDLE UART_Receiver:inst15|state.IDLE
    Info (332105): create_clock -period 1.000 -name IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.815
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.815           -3197.196 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):    -3.407              -9.444 accessControl:inst5|idx[0] 
    Info (332119):    -2.825              -2.825 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):    -2.372              -2.372 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):    -2.341              -2.341 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):    -1.332             -10.385 UART_Receiver:inst15|state.IDLE 
    Info (332119):    -0.968              -3.367 CLK_50MHz 
Info (332146): Worst-case hold slack is -0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.340              -1.085 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.110               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.238               0.000 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.239               0.000 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.335               0.000 CLK_50MHz 
    Info (332119):     1.072               0.000 UART_Receiver:inst15|state.IDLE 
    Info (332119):     2.839               0.000 accessControl:inst5|idx[0] 
Info (332146): Worst-case recovery slack is -0.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.749              -8.700 CLK_DIVIDER:inst20|CLK_OUT 
Info (332146): Worst-case removal slack is 0.903
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.903               0.000 CLK_DIVIDER:inst20|CLK_OUT 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.000 CLK_50MHz 
    Info (332119):    -2.174           -1359.392 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.358               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.365               0.000 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.395               0.000 UART_Receiver:inst15|state.IDLE 
    Info (332119):     0.415               0.000 accessControl:inst5|idx[0] 
    Info (332119):     0.429               0.000 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.076           -2721.746 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):    -3.032              -8.290 accessControl:inst5|idx[0] 
    Info (332119):    -2.486              -2.486 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):    -2.104              -2.104 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):    -2.062              -2.062 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):    -1.124              -8.748 UART_Receiver:inst15|state.IDLE 
    Info (332119):    -0.758              -2.371 CLK_50MHz 
Info (332146): Worst-case hold slack is -0.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.275              -0.905 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.089               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.206               0.000 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.212               0.000 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.298               0.000 CLK_50MHz 
    Info (332119):     0.990               0.000 UART_Receiver:inst15|state.IDLE 
    Info (332119):     2.581               0.000 accessControl:inst5|idx[0] 
Info (332146): Worst-case recovery slack is -0.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.564              -5.768 CLK_DIVIDER:inst20|CLK_OUT 
Info (332146): Worst-case removal slack is 0.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.805               0.000 CLK_DIVIDER:inst20|CLK_OUT 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.000 CLK_50MHz 
    Info (332119):    -2.174           -1359.392 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.391               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.398               0.000 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.427               0.000 accessControl:inst5|idx[0] 
    Info (332119):     0.437               0.000 UART_Receiver:inst15|state.IDLE 
    Info (332119):     0.461               0.000 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.841
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.841           -1351.264 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):    -1.738              -4.347 accessControl:inst5|idx[0] 
    Info (332119):    -1.392              -1.392 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):    -1.098              -1.098 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):    -1.091              -1.091 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):    -0.309              -2.328 UART_Receiver:inst15|state.IDLE 
    Info (332119):    -0.093              -0.093 CLK_50MHz 
Info (332146): Worst-case hold slack is -0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.165              -0.471 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.078               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.143               0.000 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.147               0.000 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.153               0.000 CLK_50MHz 
    Info (332119):     0.582               0.000 UART_Receiver:inst15|state.IDLE 
    Info (332119):     1.634               0.000 accessControl:inst5|idx[0] 
Info (332146): Worst-case recovery slack is -0.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.019              -0.038 CLK_DIVIDER:inst20|CLK_OUT 
Info (332146): Worst-case removal slack is 0.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.504               0.000 CLK_DIVIDER:inst20|CLK_OUT 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.702 CLK_50MHz 
    Info (332119):    -1.000           -1350.000 CLK_DIVIDER:inst20|CLK_OUT 
    Info (332119):     0.392               0.000 UART_Receiver:inst15|state.IDLE 
    Info (332119):     0.397               0.000 IMU_Extraction_Block:inst|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.406               0.000 IMU_Extraction_Block1:inst3|FIFObuffer:inst3|NS[0] 
    Info (332119):     0.422               0.000 accessControl:inst5|idx[0] 
    Info (332119):     0.427               0.000 IMU_Extraction_Block2:inst2|FIFObuffer:inst3|NS[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4920 megabytes
    Info: Processing ended: Wed May 01 20:13:43 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


