{
  "module_name": "x86-opcode-map.txt",
  "hash_id": "36984006c093b88ffd5bd4f02a05bb639facff2b17149185b75fafcbf6aaccbd",
  "original_prompt": "Ingested from linux-6.6.14/tools/arch/x86/lib/x86-opcode-map.txt",
  "human_readable_source": "# x86 Opcode Maps\n#\n# This is (mostly) based on following documentations.\n# - Intel(R) 64 and IA-32 Architectures Software Developer's Manual Vol.2C\n#   (#326018-047US, June 2013)\n#\n#<Opcode maps>\n# Table: table-name\n# Referrer: escaped-name\n# AVXcode: avx-code\n# opcode: mnemonic|GrpXXX [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]\n# (or)\n# opcode: escape # escaped-name\n# EndTable\n#\n# mnemonics that begin with lowercase 'v' accept a VEX or EVEX prefix\n# mnemonics that begin with lowercase 'k' accept a VEX prefix\n#\n#<group maps>\n# GrpTable: GrpXXX\n# reg:  mnemonic [operand1[,operand2...]] [(extra1)[,(extra2)...] [| 2nd-mnemonic ...]\n# EndTable\n#\n# AVX Superscripts\n#  (ev): this opcode requires EVEX prefix.\n#  (evo): this opcode is changed by EVEX prefix (EVEX opcode)\n#  (v): this opcode requires VEX prefix.\n#  (v1): this opcode only supports 128bit VEX.\n#\n# Last Prefix Superscripts\n#  - (66): the last prefix is 0x66\n#  - (F3): the last prefix is 0xF3\n#  - (F2): the last prefix is 0xF2\n#  - (!F3) : the last prefix is not 0xF3 (including non-last prefix case)\n#  - (66&F2): Both 0x66 and 0xF2 prefixes are specified.\n\nTable: one byte opcode\nReferrer:\nAVXcode:\n# 0x00 - 0x0f\n00: ADD Eb,Gb\n01: ADD Ev,Gv\n02: ADD Gb,Eb\n03: ADD Gv,Ev\n04: ADD AL,Ib\n05: ADD rAX,Iz\n06: PUSH ES (i64)\n07: POP ES (i64)\n08: OR Eb,Gb\n09: OR Ev,Gv\n0a: OR Gb,Eb\n0b: OR Gv,Ev\n0c: OR AL,Ib\n0d: OR rAX,Iz\n0e: PUSH CS (i64)\n0f: escape # 2-byte escape\n# 0x10 - 0x1f\n10: ADC Eb,Gb\n11: ADC Ev,Gv\n12: ADC Gb,Eb\n13: ADC Gv,Ev\n14: ADC AL,Ib\n15: ADC rAX,Iz\n16: PUSH SS (i64)\n17: POP SS (i64)\n18: SBB Eb,Gb\n19: SBB Ev,Gv\n1a: SBB Gb,Eb\n1b: SBB Gv,Ev\n1c: SBB AL,Ib\n1d: SBB rAX,Iz\n1e: PUSH DS (i64)\n1f: POP DS (i64)\n# 0x20 - 0x2f\n20: AND Eb,Gb\n21: AND Ev,Gv\n22: AND Gb,Eb\n23: AND Gv,Ev\n24: AND AL,Ib\n25: AND rAx,Iz\n26: SEG=ES (Prefix)\n27: DAA (i64)\n28: SUB Eb,Gb\n29: SUB Ev,Gv\n2a: SUB Gb,Eb\n2b: SUB Gv,Ev\n2c: SUB AL,Ib\n2d: SUB rAX,Iz\n2e: SEG=CS (Prefix)\n2f: DAS (i64)\n# 0x30 - 0x3f\n30: XOR Eb,Gb\n31: XOR Ev,Gv\n32: XOR Gb,Eb\n33: XOR Gv,Ev\n34: XOR AL,Ib\n35: XOR rAX,Iz\n36: SEG=SS (Prefix)\n37: AAA (i64)\n38: CMP Eb,Gb\n39: CMP Ev,Gv\n3a: CMP Gb,Eb\n3b: CMP Gv,Ev\n3c: CMP AL,Ib\n3d: CMP rAX,Iz\n3e: SEG=DS (Prefix)\n3f: AAS (i64)\n# 0x40 - 0x4f\n40: INC eAX (i64) | REX (o64)\n41: INC eCX (i64) | REX.B (o64)\n42: INC eDX (i64) | REX.X (o64)\n43: INC eBX (i64) | REX.XB (o64)\n44: INC eSP (i64) | REX.R (o64)\n45: INC eBP (i64) | REX.RB (o64)\n46: INC eSI (i64) | REX.RX (o64)\n47: INC eDI (i64) | REX.RXB (o64)\n48: DEC eAX (i64) | REX.W (o64)\n49: DEC eCX (i64) | REX.WB (o64)\n4a: DEC eDX (i64) | REX.WX (o64)\n4b: DEC eBX (i64) | REX.WXB (o64)\n4c: DEC eSP (i64) | REX.WR (o64)\n4d: DEC eBP (i64) | REX.WRB (o64)\n4e: DEC eSI (i64) | REX.WRX (o64)\n4f: DEC eDI (i64) | REX.WRXB (o64)\n# 0x50 - 0x5f\n50: PUSH rAX/r8 (d64)\n51: PUSH rCX/r9 (d64)\n52: PUSH rDX/r10 (d64)\n53: PUSH rBX/r11 (d64)\n54: PUSH rSP/r12 (d64)\n55: PUSH rBP/r13 (d64)\n56: PUSH rSI/r14 (d64)\n57: PUSH rDI/r15 (d64)\n58: POP rAX/r8 (d64)\n59: POP rCX/r9 (d64)\n5a: POP rDX/r10 (d64)\n5b: POP rBX/r11 (d64)\n5c: POP rSP/r12 (d64)\n5d: POP rBP/r13 (d64)\n5e: POP rSI/r14 (d64)\n5f: POP rDI/r15 (d64)\n# 0x60 - 0x6f\n60: PUSHA/PUSHAD (i64)\n61: POPA/POPAD (i64)\n62: BOUND Gv,Ma (i64) | EVEX (Prefix)\n63: ARPL Ew,Gw (i64) | MOVSXD Gv,Ev (o64)\n64: SEG=FS (Prefix)\n65: SEG=GS (Prefix)\n66: Operand-Size (Prefix)\n67: Address-Size (Prefix)\n68: PUSH Iz (d64)\n69: IMUL Gv,Ev,Iz\n6a: PUSH Ib (d64)\n6b: IMUL Gv,Ev,Ib\n6c: INS/INSB Yb,DX\n6d: INS/INSW/INSD Yz,DX\n6e: OUTS/OUTSB DX,Xb\n6f: OUTS/OUTSW/OUTSD DX,Xz\n# 0x70 - 0x7f\n70: JO Jb\n71: JNO Jb\n72: JB/JNAE/JC Jb\n73: JNB/JAE/JNC Jb\n74: JZ/JE Jb\n75: JNZ/JNE Jb\n76: JBE/JNA Jb\n77: JNBE/JA Jb\n78: JS Jb\n79: JNS Jb\n7a: JP/JPE Jb\n7b: JNP/JPO Jb\n7c: JL/JNGE Jb\n7d: JNL/JGE Jb\n7e: JLE/JNG Jb\n7f: JNLE/JG Jb\n# 0x80 - 0x8f\n80: Grp1 Eb,Ib (1A)\n81: Grp1 Ev,Iz (1A)\n82: Grp1 Eb,Ib (1A),(i64)\n83: Grp1 Ev,Ib (1A)\n84: TEST Eb,Gb\n85: TEST Ev,Gv\n86: XCHG Eb,Gb\n87: XCHG Ev,Gv\n88: MOV Eb,Gb\n89: MOV Ev,Gv\n8a: MOV Gb,Eb\n8b: MOV Gv,Ev\n8c: MOV Ev,Sw\n8d: LEA Gv,M\n8e: MOV Sw,Ew\n8f: Grp1A (1A) | POP Ev (d64)\n# 0x90 - 0x9f\n90: NOP | PAUSE (F3) | XCHG r8,rAX\n91: XCHG rCX/r9,rAX\n92: XCHG rDX/r10,rAX\n93: XCHG rBX/r11,rAX\n94: XCHG rSP/r12,rAX\n95: XCHG rBP/r13,rAX\n96: XCHG rSI/r14,rAX\n97: XCHG rDI/r15,rAX\n98: CBW/CWDE/CDQE\n99: CWD/CDQ/CQO\n9a: CALLF Ap (i64)\n9b: FWAIT/WAIT\n9c: PUSHF/D/Q Fv (d64)\n9d: POPF/D/Q Fv (d64)\n9e: SAHF\n9f: LAHF\n# 0xa0 - 0xaf\na0: MOV AL,Ob\na1: MOV rAX,Ov\na2: MOV Ob,AL\na3: MOV Ov,rAX\na4: MOVS/B Yb,Xb\na5: MOVS/W/D/Q Yv,Xv\na6: CMPS/B Xb,Yb\na7: CMPS/W/D Xv,Yv\na8: TEST AL,Ib\na9: TEST rAX,Iz\naa: STOS/B Yb,AL\nab: STOS/W/D/Q Yv,rAX\nac: LODS/B AL,Xb\nad: LODS/W/D/Q rAX,Xv\nae: SCAS/B AL,Yb\n# Note: The May 2011 Intel manual shows Xv for the second parameter of the\n# next instruction but Yv is correct\naf: SCAS/W/D/Q rAX,Yv\n# 0xb0 - 0xbf\nb0: MOV AL/R8L,Ib\nb1: MOV CL/R9L,Ib\nb2: MOV DL/R10L,Ib\nb3: MOV BL/R11L,Ib\nb4: MOV AH/R12L,Ib\nb5: MOV CH/R13L,Ib\nb6: MOV DH/R14L,Ib\nb7: MOV BH/R15L,Ib\nb8: MOV rAX/r8,Iv\nb9: MOV rCX/r9,Iv\nba: MOV rDX/r10,Iv\nbb: MOV rBX/r11,Iv\nbc: MOV rSP/r12,Iv\nbd: MOV rBP/r13,Iv\nbe: MOV rSI/r14,Iv\nbf: MOV rDI/r15,Iv\n# 0xc0 - 0xcf\nc0: Grp2 Eb,Ib (1A)\nc1: Grp2 Ev,Ib (1A)\nc2: RETN Iw (f64)\nc3: RETN\nc4: LES Gz,Mp (i64) | VEX+2byte (Prefix)\nc5: LDS Gz,Mp (i64) | VEX+1byte (Prefix)\nc6: Grp11A Eb,Ib (1A)\nc7: Grp11B Ev,Iz (1A)\nc8: ENTER Iw,Ib\nc9: LEAVE (d64)\nca: RETF Iw\ncb: RETF\ncc: INT3\ncd: INT Ib\nce: INTO (i64)\ncf: IRET/D/Q\n# 0xd0 - 0xdf\nd0: Grp2 Eb,1 (1A)\nd1: Grp2 Ev,1 (1A)\nd2: Grp2 Eb,CL (1A)\nd3: Grp2 Ev,CL (1A)\nd4: AAM Ib (i64)\nd5: AAD Ib (i64)\nd6:\nd7: XLAT/XLATB\nd8: ESC\nd9: ESC\nda: ESC\ndb: ESC\ndc: ESC\ndd: ESC\nde: ESC\ndf: ESC\n# 0xe0 - 0xef\n# Note: \"forced64\" is Intel CPU behavior: they ignore 0x66 prefix\n# in 64-bit mode. AMD CPUs accept 0x66 prefix, it causes RIP truncation\n# to 16 bits. In 32-bit mode, 0x66 is accepted by both Intel and AMD.\ne0: LOOPNE/LOOPNZ Jb (f64)\ne1: LOOPE/LOOPZ Jb (f64)\ne2: LOOP Jb (f64)\ne3: JrCXZ Jb (f64)\ne4: IN AL,Ib\ne5: IN eAX,Ib\ne6: OUT Ib,AL\ne7: OUT Ib,eAX\n# With 0x66 prefix in 64-bit mode, for AMD CPUs immediate offset\n# in \"near\" jumps and calls is 16-bit. For CALL,\n# push of return address is 16-bit wide, RSP is decremented by 2\n# but is not truncated to 16 bits, unlike RIP.\ne8: CALL Jz (f64)\ne9: JMP-near Jz (f64)\nea: JMP-far Ap (i64)\neb: JMP-short Jb (f64)\nec: IN AL,DX\ned: IN eAX,DX\nee: OUT DX,AL\nef: OUT DX,eAX\n# 0xf0 - 0xff\nf0: LOCK (Prefix)\nf1:\nf2: REPNE (Prefix) | XACQUIRE (Prefix)\nf3: REP/REPE (Prefix) | XRELEASE (Prefix)\nf4: HLT\nf5: CMC\nf6: Grp3_1 Eb (1A)\nf7: Grp3_2 Ev (1A)\nf8: CLC\nf9: STC\nfa: CLI\nfb: STI\nfc: CLD\nfd: STD\nfe: Grp4 (1A)\nff: Grp5 (1A)\nEndTable\n\nTable: 2-byte opcode (0x0f)\nReferrer: 2-byte escape\nAVXcode: 1\n# 0x0f 0x00-0x0f\n00: Grp6 (1A)\n01: Grp7 (1A)\n02: LAR Gv,Ew\n03: LSL Gv,Ew\n04:\n05: SYSCALL (o64)\n06: CLTS\n07: SYSRET (o64)\n08: INVD\n09: WBINVD | WBNOINVD (F3)\n0a:\n0b: UD2 (1B)\n0c:\n# AMD's prefetch group. Intel supports prefetchw(/1) only.\n0d: GrpP\n0e: FEMMS\n# 3DNow! uses the last imm byte as opcode extension.\n0f: 3DNow! Pq,Qq,Ib\n# 0x0f 0x10-0x1f\n# NOTE: According to Intel SDM opcode map, vmovups and vmovupd has no operands\n# but it actually has operands. And also, vmovss and vmovsd only accept 128bit.\n# MOVSS/MOVSD has too many forms(3) on SDM. This map just shows a typical form.\n# Many AVX instructions lack v1 superscript, according to Intel AVX-Prgramming\n# Reference A.1\n10: vmovups Vps,Wps | vmovupd Vpd,Wpd (66) | vmovss Vx,Hx,Wss (F3),(v1) | vmovsd Vx,Hx,Wsd (F2),(v1)\n11: vmovups Wps,Vps | vmovupd Wpd,Vpd (66) | vmovss Wss,Hx,Vss (F3),(v1) | vmovsd Wsd,Hx,Vsd (F2),(v1)\n12: vmovlps Vq,Hq,Mq (v1) | vmovhlps Vq,Hq,Uq (v1) | vmovlpd Vq,Hq,Mq (66),(v1) | vmovsldup Vx,Wx (F3) | vmovddup Vx,Wx (F2)\n13: vmovlps Mq,Vq (v1) | vmovlpd Mq,Vq (66),(v1)\n14: vunpcklps Vx,Hx,Wx | vunpcklpd Vx,Hx,Wx (66)\n15: vunpckhps Vx,Hx,Wx | vunpckhpd Vx,Hx,Wx (66)\n16: vmovhps Vdq,Hq,Mq (v1) | vmovlhps Vdq,Hq,Uq (v1) | vmovhpd Vdq,Hq,Mq (66),(v1) | vmovshdup Vx,Wx (F3)\n17: vmovhps Mq,Vq (v1) | vmovhpd Mq,Vq (66),(v1)\n18: Grp16 (1A)\n19:\n# Intel SDM opcode map does not list MPX instructions. For now using Gv for\n# bnd registers and Ev for everything else is OK because the instruction\n# decoder does not use the information except as an indication that there is\n# a ModR/M byte.\n1a: BNDCL Gv,Ev (F3) | BNDCU Gv,Ev (F2) | BNDMOV Gv,Ev (66) | BNDLDX Gv,Ev\n1b: BNDCN Gv,Ev (F2) | BNDMOV Ev,Gv (66) | BNDMK Gv,Ev (F3) | BNDSTX Ev,Gv\n1c: Grp20 (1A),(1C)\n1d:\n1e: Grp21 (1A)\n1f: NOP Ev\n# 0x0f 0x20-0x2f\n20: MOV Rd,Cd\n21: MOV Rd,Dd\n22: MOV Cd,Rd\n23: MOV Dd,Rd\n24:\n25:\n26:\n27:\n28: vmovaps Vps,Wps | vmovapd Vpd,Wpd (66)\n29: vmovaps Wps,Vps | vmovapd Wpd,Vpd (66)\n2a: cvtpi2ps Vps,Qpi | cvtpi2pd Vpd,Qpi (66) | vcvtsi2ss Vss,Hss,Ey (F3),(v1) | vcvtsi2sd Vsd,Hsd,Ey (F2),(v1)\n2b: vmovntps Mps,Vps | vmovntpd Mpd,Vpd (66)\n2c: cvttps2pi Ppi,Wps | cvttpd2pi Ppi,Wpd (66) | vcvttss2si Gy,Wss (F3),(v1) | vcvttsd2si Gy,Wsd (F2),(v1)\n2d: cvtps2pi Ppi,Wps | cvtpd2pi Qpi,Wpd (66) | vcvtss2si Gy,Wss (F3),(v1) | vcvtsd2si Gy,Wsd (F2),(v1)\n2e: vucomiss Vss,Wss (v1) | vucomisd  Vsd,Wsd (66),(v1)\n2f: vcomiss Vss,Wss (v1) | vcomisd  Vsd,Wsd (66),(v1)\n# 0x0f 0x30-0x3f\n30: WRMSR\n31: RDTSC\n32: RDMSR\n33: RDPMC\n34: SYSENTER\n35: SYSEXIT\n36:\n37: GETSEC\n38: escape # 3-byte escape 1\n39:\n3a: escape # 3-byte escape 2\n3b:\n3c:\n3d:\n3e:\n3f:\n# 0x0f 0x40-0x4f\n40: CMOVO Gv,Ev\n41: CMOVNO Gv,Ev | kandw/q Vk,Hk,Uk | kandb/d Vk,Hk,Uk (66)\n42: CMOVB/C/NAE Gv,Ev | kandnw/q Vk,Hk,Uk | kandnb/d Vk,Hk,Uk (66)\n43: CMOVAE/NB/NC Gv,Ev\n44: CMOVE/Z Gv,Ev | knotw/q Vk,Uk | knotb/d Vk,Uk (66)\n45: CMOVNE/NZ Gv,Ev | korw/q Vk,Hk,Uk | korb/d Vk,Hk,Uk (66)\n46: CMOVBE/NA Gv,Ev | kxnorw/q Vk,Hk,Uk | kxnorb/d Vk,Hk,Uk (66)\n47: CMOVA/NBE Gv,Ev | kxorw/q Vk,Hk,Uk | kxorb/d Vk,Hk,Uk (66)\n48: CMOVS Gv,Ev\n49: CMOVNS Gv,Ev\n4a: CMOVP/PE Gv,Ev | kaddw/q Vk,Hk,Uk | kaddb/d Vk,Hk,Uk (66)\n4b: CMOVNP/PO Gv,Ev | kunpckbw Vk,Hk,Uk (66) | kunpckwd/dq Vk,Hk,Uk\n4c: CMOVL/NGE Gv,Ev\n4d: CMOVNL/GE Gv,Ev\n4e: CMOVLE/NG Gv,Ev\n4f: CMOVNLE/G Gv,Ev\n# 0x0f 0x50-0x5f\n50: vmovmskps Gy,Ups | vmovmskpd Gy,Upd (66)\n51: vsqrtps Vps,Wps | vsqrtpd Vpd,Wpd (66) | vsqrtss Vss,Hss,Wss (F3),(v1) | vsqrtsd Vsd,Hsd,Wsd (F2),(v1)\n52: vrsqrtps Vps,Wps | vrsqrtss Vss,Hss,Wss (F3),(v1)\n53: vrcpps Vps,Wps | vrcpss Vss,Hss,Wss (F3),(v1)\n54: vandps Vps,Hps,Wps | vandpd Vpd,Hpd,Wpd (66)\n55: vandnps Vps,Hps,Wps | vandnpd Vpd,Hpd,Wpd (66)\n56: vorps Vps,Hps,Wps | vorpd Vpd,Hpd,Wpd (66)\n57: vxorps Vps,Hps,Wps | vxorpd Vpd,Hpd,Wpd (66)\n58: vaddps Vps,Hps,Wps | vaddpd Vpd,Hpd,Wpd (66) | vaddss Vss,Hss,Wss (F3),(v1) | vaddsd Vsd,Hsd,Wsd (F2),(v1)\n59: vmulps Vps,Hps,Wps | vmulpd Vpd,Hpd,Wpd (66) | vmulss Vss,Hss,Wss (F3),(v1) | vmulsd Vsd,Hsd,Wsd (F2),(v1)\n5a: vcvtps2pd Vpd,Wps | vcvtpd2ps Vps,Wpd (66) | vcvtss2sd Vsd,Hx,Wss (F3),(v1) | vcvtsd2ss Vss,Hx,Wsd (F2),(v1)\n5b: vcvtdq2ps Vps,Wdq | vcvtqq2ps Vps,Wqq (evo) | vcvtps2dq Vdq,Wps (66) | vcvttps2dq Vdq,Wps (F3)\n5c: vsubps Vps,Hps,Wps | vsubpd Vpd,Hpd,Wpd (66) | vsubss Vss,Hss,Wss (F3),(v1) | vsubsd Vsd,Hsd,Wsd (F2),(v1)\n5d: vminps Vps,Hps,Wps | vminpd Vpd,Hpd,Wpd (66) | vminss Vss,Hss,Wss (F3),(v1) | vminsd Vsd,Hsd,Wsd (F2),(v1)\n5e: vdivps Vps,Hps,Wps | vdivpd Vpd,Hpd,Wpd (66) | vdivss Vss,Hss,Wss (F3),(v1) | vdivsd Vsd,Hsd,Wsd (F2),(v1)\n5f: vmaxps Vps,Hps,Wps | vmaxpd Vpd,Hpd,Wpd (66) | vmaxss Vss,Hss,Wss (F3),(v1) | vmaxsd Vsd,Hsd,Wsd (F2),(v1)\n# 0x0f 0x60-0x6f\n60: punpcklbw Pq,Qd | vpunpcklbw Vx,Hx,Wx (66),(v1)\n61: punpcklwd Pq,Qd | vpunpcklwd Vx,Hx,Wx (66),(v1)\n62: punpckldq Pq,Qd | vpunpckldq Vx,Hx,Wx (66),(v1)\n63: packsswb Pq,Qq | vpacksswb Vx,Hx,Wx (66),(v1)\n64: pcmpgtb Pq,Qq | vpcmpgtb Vx,Hx,Wx (66),(v1)\n65: pcmpgtw Pq,Qq | vpcmpgtw Vx,Hx,Wx (66),(v1)\n66: pcmpgtd Pq,Qq | vpcmpgtd Vx,Hx,Wx (66),(v1)\n67: packuswb Pq,Qq | vpackuswb Vx,Hx,Wx (66),(v1)\n68: punpckhbw Pq,Qd | vpunpckhbw Vx,Hx,Wx (66),(v1)\n69: punpckhwd Pq,Qd | vpunpckhwd Vx,Hx,Wx (66),(v1)\n6a: punpckhdq Pq,Qd | vpunpckhdq Vx,Hx,Wx (66),(v1)\n6b: packssdw Pq,Qd | vpackssdw Vx,Hx,Wx (66),(v1)\n6c: vpunpcklqdq Vx,Hx,Wx (66),(v1)\n6d: vpunpckhqdq Vx,Hx,Wx (66),(v1)\n6e: movd/q Pd,Ey | vmovd/q Vy,Ey (66),(v1)\n6f: movq Pq,Qq | vmovdqa Vx,Wx (66) | vmovdqa32/64 Vx,Wx (66),(evo) | vmovdqu Vx,Wx (F3) | vmovdqu32/64 Vx,Wx (F3),(evo) | vmovdqu8/16 Vx,Wx (F2),(ev)\n# 0x0f 0x70-0x7f\n70: pshufw Pq,Qq,Ib | vpshufd Vx,Wx,Ib (66),(v1) | vpshufhw Vx,Wx,Ib (F3),(v1) | vpshuflw Vx,Wx,Ib (F2),(v1)\n71: Grp12 (1A)\n72: Grp13 (1A)\n73: Grp14 (1A)\n74: pcmpeqb Pq,Qq | vpcmpeqb Vx,Hx,Wx (66),(v1)\n75: pcmpeqw Pq,Qq | vpcmpeqw Vx,Hx,Wx (66),(v1)\n76: pcmpeqd Pq,Qq | vpcmpeqd Vx,Hx,Wx (66),(v1)\n# Note: Remove (v), because vzeroall and vzeroupper becomes emms without VEX.\n77: emms | vzeroupper | vzeroall\n78: VMREAD Ey,Gy | vcvttps2udq/pd2udq Vx,Wpd (evo) | vcvttsd2usi Gv,Wx (F2),(ev) | vcvttss2usi Gv,Wx (F3),(ev) | vcvttps2uqq/pd2uqq Vx,Wx (66),(ev)\n79: VMWRITE Gy,Ey | vcvtps2udq/pd2udq Vx,Wpd (evo) | vcvtsd2usi Gv,Wx (F2),(ev) | vcvtss2usi Gv,Wx (F3),(ev) | vcvtps2uqq/pd2uqq Vx,Wx (66),(ev)\n7a: vcvtudq2pd/uqq2pd Vpd,Wx (F3),(ev) | vcvtudq2ps/uqq2ps Vpd,Wx (F2),(ev) | vcvttps2qq/pd2qq Vx,Wx (66),(ev)\n7b: vcvtusi2sd Vpd,Hpd,Ev (F2),(ev) | vcvtusi2ss Vps,Hps,Ev (F3),(ev) | vcvtps2qq/pd2qq Vx,Wx (66),(ev)\n7c: vhaddpd Vpd,Hpd,Wpd (66) | vhaddps Vps,Hps,Wps (F2)\n7d: vhsubpd Vpd,Hpd,Wpd (66) | vhsubps Vps,Hps,Wps (F2)\n7e: movd/q Ey,Pd | vmovd/q Ey,Vy (66),(v1) | vmovq Vq,Wq (F3),(v1)\n7f: movq Qq,Pq | vmovdqa Wx,Vx (66) | vmovdqa32/64 Wx,Vx (66),(evo) | vmovdqu Wx,Vx (F3) | vmovdqu32/64 Wx,Vx (F3),(evo) | vmovdqu8/16 Wx,Vx (F2),(ev)\n# 0x0f 0x80-0x8f\n# Note: \"forced64\" is Intel CPU behavior (see comment about CALL insn).\n80: JO Jz (f64)\n81: JNO Jz (f64)\n82: JB/JC/JNAE Jz (f64)\n83: JAE/JNB/JNC Jz (f64)\n84: JE/JZ Jz (f64)\n85: JNE/JNZ Jz (f64)\n86: JBE/JNA Jz (f64)\n87: JA/JNBE Jz (f64)\n88: JS Jz (f64)\n89: JNS Jz (f64)\n8a: JP/JPE Jz (f64)\n8b: JNP/JPO Jz (f64)\n8c: JL/JNGE Jz (f64)\n8d: JNL/JGE Jz (f64)\n8e: JLE/JNG Jz (f64)\n8f: JNLE/JG Jz (f64)\n# 0x0f 0x90-0x9f\n90: SETO Eb | kmovw/q Vk,Wk | kmovb/d Vk,Wk (66)\n91: SETNO Eb | kmovw/q Mv,Vk | kmovb/d Mv,Vk (66)\n92: SETB/C/NAE Eb | kmovw Vk,Rv | kmovb Vk,Rv (66) | kmovq/d Vk,Rv (F2)\n93: SETAE/NB/NC Eb | kmovw Gv,Uk | kmovb Gv,Uk (66) | kmovq/d Gv,Uk (F2)\n94: SETE/Z Eb\n95: SETNE/NZ Eb\n96: SETBE/NA Eb\n97: SETA/NBE Eb\n98: SETS Eb | kortestw/q Vk,Uk | kortestb/d Vk,Uk (66)\n99: SETNS Eb | ktestw/q Vk,Uk | ktestb/d Vk,Uk (66)\n9a: SETP/PE Eb\n9b: SETNP/PO Eb\n9c: SETL/NGE Eb\n9d: SETNL/GE Eb\n9e: SETLE/NG Eb\n9f: SETNLE/G Eb\n# 0x0f 0xa0-0xaf\na0: PUSH FS (d64)\na1: POP FS (d64)\na2: CPUID\na3: BT Ev,Gv\na4: SHLD Ev,Gv,Ib\na5: SHLD Ev,Gv,CL\na6: GrpPDLK\na7: GrpRNG\na8: PUSH GS (d64)\na9: POP GS (d64)\naa: RSM\nab: BTS Ev,Gv\nac: SHRD Ev,Gv,Ib\nad: SHRD Ev,Gv,CL\nae: Grp15 (1A),(1C)\naf: IMUL Gv,Ev\n# 0x0f 0xb0-0xbf\nb0: CMPXCHG Eb,Gb\nb1: CMPXCHG Ev,Gv\nb2: LSS Gv,Mp\nb3: BTR Ev,Gv\nb4: LFS Gv,Mp\nb5: LGS Gv,Mp\nb6: MOVZX Gv,Eb\nb7: MOVZX Gv,Ew\nb8: JMPE (!F3) | POPCNT Gv,Ev (F3)\nb9: Grp10 (1A)\nba: Grp8 Ev,Ib (1A)\nbb: BTC Ev,Gv\nbc: BSF Gv,Ev (!F3) | TZCNT Gv,Ev (F3)\nbd: BSR Gv,Ev (!F3) | LZCNT Gv,Ev (F3)\nbe: MOVSX Gv,Eb\nbf: MOVSX Gv,Ew\n# 0x0f 0xc0-0xcf\nc0: XADD Eb,Gb\nc1: XADD Ev,Gv\nc2: vcmpps Vps,Hps,Wps,Ib | vcmppd Vpd,Hpd,Wpd,Ib (66) | vcmpss Vss,Hss,Wss,Ib (F3),(v1) | vcmpsd Vsd,Hsd,Wsd,Ib (F2),(v1)\nc3: movnti My,Gy\nc4: pinsrw Pq,Ry/Mw,Ib | vpinsrw Vdq,Hdq,Ry/Mw,Ib (66),(v1)\nc5: pextrw Gd,Nq,Ib | vpextrw Gd,Udq,Ib (66),(v1)\nc6: vshufps Vps,Hps,Wps,Ib | vshufpd Vpd,Hpd,Wpd,Ib (66)\nc7: Grp9 (1A)\nc8: BSWAP RAX/EAX/R8/R8D\nc9: BSWAP RCX/ECX/R9/R9D\nca: BSWAP RDX/EDX/R10/R10D\ncb: BSWAP RBX/EBX/R11/R11D\ncc: BSWAP RSP/ESP/R12/R12D\ncd: BSWAP RBP/EBP/R13/R13D\nce: BSWAP RSI/ESI/R14/R14D\ncf: BSWAP RDI/EDI/R15/R15D\n# 0x0f 0xd0-0xdf\nd0: vaddsubpd Vpd,Hpd,Wpd (66) | vaddsubps Vps,Hps,Wps (F2)\nd1: psrlw Pq,Qq | vpsrlw Vx,Hx,Wx (66),(v1)\nd2: psrld Pq,Qq | vpsrld Vx,Hx,Wx (66),(v1)\nd3: psrlq Pq,Qq | vpsrlq Vx,Hx,Wx (66),(v1)\nd4: paddq Pq,Qq | vpaddq Vx,Hx,Wx (66),(v1)\nd5: pmullw Pq,Qq | vpmullw Vx,Hx,Wx (66),(v1)\nd6: vmovq Wq,Vq (66),(v1) | movq2dq Vdq,Nq (F3) | movdq2q Pq,Uq (F2)\nd7: pmovmskb Gd,Nq | vpmovmskb Gd,Ux (66),(v1)\nd8: psubusb Pq,Qq | vpsubusb Vx,Hx,Wx (66),(v1)\nd9: psubusw Pq,Qq | vpsubusw Vx,Hx,Wx (66),(v1)\nda: pminub Pq,Qq | vpminub Vx,Hx,Wx (66),(v1)\ndb: pand Pq,Qq | vpand Vx,Hx,Wx (66),(v1) | vpandd/q Vx,Hx,Wx (66),(evo)\ndc: paddusb Pq,Qq | vpaddusb Vx,Hx,Wx (66),(v1)\ndd: paddusw Pq,Qq | vpaddusw Vx,Hx,Wx (66),(v1)\nde: pmaxub Pq,Qq | vpmaxub Vx,Hx,Wx (66),(v1)\ndf: pandn Pq,Qq | vpandn Vx,Hx,Wx (66),(v1) | vpandnd/q Vx,Hx,Wx (66),(evo)\n# 0x0f 0xe0-0xef\ne0: pavgb Pq,Qq | vpavgb Vx,Hx,Wx (66),(v1)\ne1: psraw Pq,Qq | vpsraw Vx,Hx,Wx (66),(v1)\ne2: psrad Pq,Qq | vpsrad Vx,Hx,Wx (66),(v1)\ne3: pavgw Pq,Qq | vpavgw Vx,Hx,Wx (66),(v1)\ne4: pmulhuw Pq,Qq | vpmulhuw Vx,Hx,Wx (66),(v1)\ne5: pmulhw Pq,Qq | vpmulhw Vx,Hx,Wx (66),(v1)\ne6: vcvttpd2dq Vx,Wpd (66) | vcvtdq2pd Vx,Wdq (F3) | vcvtdq2pd/qq2pd Vx,Wdq (F3),(evo) | vcvtpd2dq Vx,Wpd (F2)\ne7: movntq Mq,Pq | vmovntdq Mx,Vx (66)\ne8: psubsb Pq,Qq | vpsubsb Vx,Hx,Wx (66),(v1)\ne9: psubsw Pq,Qq | vpsubsw Vx,Hx,Wx (66),(v1)\nea: pminsw Pq,Qq | vpminsw Vx,Hx,Wx (66),(v1)\neb: por Pq,Qq | vpor Vx,Hx,Wx (66),(v1) | vpord/q Vx,Hx,Wx (66),(evo)\nec: paddsb Pq,Qq | vpaddsb Vx,Hx,Wx (66),(v1)\ned: paddsw Pq,Qq | vpaddsw Vx,Hx,Wx (66),(v1)\nee: pmaxsw Pq,Qq | vpmaxsw Vx,Hx,Wx (66),(v1)\nef: pxor Pq,Qq | vpxor Vx,Hx,Wx (66),(v1) | vpxord/q Vx,Hx,Wx (66),(evo)\n# 0x0f 0xf0-0xff\nf0: vlddqu Vx,Mx (F2)\nf1: psllw Pq,Qq | vpsllw Vx,Hx,Wx (66),(v1)\nf2: pslld Pq,Qq | vpslld Vx,Hx,Wx (66),(v1)\nf3: psllq Pq,Qq | vpsllq Vx,Hx,Wx (66),(v1)\nf4: pmuludq Pq,Qq | vpmuludq Vx,Hx,Wx (66),(v1)\nf5: pmaddwd Pq,Qq | vpmaddwd Vx,Hx,Wx (66),(v1)\nf6: psadbw Pq,Qq | vpsadbw Vx,Hx,Wx (66),(v1)\nf7: maskmovq Pq,Nq | vmaskmovdqu Vx,Ux (66),(v1)\nf8: psubb Pq,Qq | vpsubb Vx,Hx,Wx (66),(v1)\nf9: psubw Pq,Qq | vpsubw Vx,Hx,Wx (66),(v1)\nfa: psubd Pq,Qq | vpsubd Vx,Hx,Wx (66),(v1)\nfb: psubq Pq,Qq | vpsubq Vx,Hx,Wx (66),(v1)\nfc: paddb Pq,Qq | vpaddb Vx,Hx,Wx (66),(v1)\nfd: paddw Pq,Qq | vpaddw Vx,Hx,Wx (66),(v1)\nfe: paddd Pq,Qq | vpaddd Vx,Hx,Wx (66),(v1)\nff: UD0\nEndTable\n\nTable: 3-byte opcode 1 (0x0f 0x38)\nReferrer: 3-byte escape 1\nAVXcode: 2\n# 0x0f 0x38 0x00-0x0f\n00: pshufb Pq,Qq | vpshufb Vx,Hx,Wx (66),(v1)\n01: phaddw Pq,Qq | vphaddw Vx,Hx,Wx (66),(v1)\n02: phaddd Pq,Qq | vphaddd Vx,Hx,Wx (66),(v1)\n03: phaddsw Pq,Qq | vphaddsw Vx,Hx,Wx (66),(v1)\n04: pmaddubsw Pq,Qq | vpmaddubsw Vx,Hx,Wx (66),(v1)\n05: phsubw Pq,Qq | vphsubw Vx,Hx,Wx (66),(v1)\n06: phsubd Pq,Qq | vphsubd Vx,Hx,Wx (66),(v1)\n07: phsubsw Pq,Qq | vphsubsw Vx,Hx,Wx (66),(v1)\n08: psignb Pq,Qq | vpsignb Vx,Hx,Wx (66),(v1)\n09: psignw Pq,Qq | vpsignw Vx,Hx,Wx (66),(v1)\n0a: psignd Pq,Qq | vpsignd Vx,Hx,Wx (66),(v1)\n0b: pmulhrsw Pq,Qq | vpmulhrsw Vx,Hx,Wx (66),(v1)\n0c: vpermilps Vx,Hx,Wx (66),(v)\n0d: vpermilpd Vx,Hx,Wx (66),(v)\n0e: vtestps Vx,Wx (66),(v)\n0f: vtestpd Vx,Wx (66),(v)\n# 0x0f 0x38 0x10-0x1f\n10: pblendvb Vdq,Wdq (66) | vpsrlvw Vx,Hx,Wx (66),(evo) | vpmovuswb Wx,Vx (F3),(ev)\n11: vpmovusdb Wx,Vd (F3),(ev) | vpsravw Vx,Hx,Wx (66),(ev)\n12: vpmovusqb Wx,Vq (F3),(ev) | vpsllvw Vx,Hx,Wx (66),(ev)\n13: vcvtph2ps Vx,Wx (66),(v) | vpmovusdw Wx,Vd (F3),(ev)\n14: blendvps Vdq,Wdq (66) | vpmovusqw Wx,Vq (F3),(ev) | vprorvd/q Vx,Hx,Wx (66),(evo)\n15: blendvpd Vdq,Wdq (66) | vpmovusqd Wx,Vq (F3),(ev) | vprolvd/q Vx,Hx,Wx (66),(evo)\n16: vpermps Vqq,Hqq,Wqq (66),(v) | vpermps/d Vqq,Hqq,Wqq (66),(evo)\n17: vptest Vx,Wx (66)\n18: vbroadcastss Vx,Wd (66),(v)\n19: vbroadcastsd Vqq,Wq (66),(v) | vbroadcastf32x2 Vqq,Wq (66),(evo)\n1a: vbroadcastf128 Vqq,Mdq (66),(v) | vbroadcastf32x4/64x2 Vqq,Wq (66),(evo)\n1b: vbroadcastf32x8/64x4 Vqq,Mdq (66),(ev)\n1c: pabsb Pq,Qq | vpabsb Vx,Wx (66),(v1)\n1d: pabsw Pq,Qq | vpabsw Vx,Wx (66),(v1)\n1e: pabsd Pq,Qq | vpabsd Vx,Wx (66),(v1)\n1f: vpabsq Vx,Wx (66),(ev)\n# 0x0f 0x38 0x20-0x2f\n20: vpmovsxbw Vx,Ux/Mq (66),(v1) | vpmovswb Wx,Vx (F3),(ev)\n21: vpmovsxbd Vx,Ux/Md (66),(v1) | vpmovsdb Wx,Vd (F3),(ev)\n22: vpmovsxbq Vx,Ux/Mw (66),(v1) | vpmovsqb Wx,Vq (F3),(ev)\n23: vpmovsxwd Vx,Ux/Mq (66),(v1) | vpmovsdw Wx,Vd (F3),(ev)\n24: vpmovsxwq Vx,Ux/Md (66),(v1) | vpmovsqw Wx,Vq (F3),(ev)\n25: vpmovsxdq Vx,Ux/Mq (66),(v1) | vpmovsqd Wx,Vq (F3),(ev)\n26: vptestmb/w Vk,Hx,Wx (66),(ev) | vptestnmb/w Vk,Hx,Wx (F3),(ev)\n27: vptestmd/q Vk,Hx,Wx (66),(ev) | vptestnmd/q Vk,Hx,Wx (F3),(ev)\n28: vpmuldq Vx,Hx,Wx (66),(v1) | vpmovm2b/w Vx,Uk (F3),(ev)\n29: vpcmpeqq Vx,Hx,Wx (66),(v1) | vpmovb2m/w2m Vk,Ux (F3),(ev)\n2a: vmovntdqa Vx,Mx (66),(v1) | vpbroadcastmb2q Vx,Uk (F3),(ev)\n2b: vpackusdw Vx,Hx,Wx (66),(v1)\n2c: vmaskmovps Vx,Hx,Mx (66),(v) | vscalefps/d Vx,Hx,Wx (66),(evo)\n2d: vmaskmovpd Vx,Hx,Mx (66),(v) | vscalefss/d Vx,Hx,Wx (66),(evo)\n2e: vmaskmovps Mx,Hx,Vx (66),(v)\n2f: vmaskmovpd Mx,Hx,Vx (66),(v)\n# 0x0f 0x38 0x30-0x3f\n30: vpmovzxbw Vx,Ux/Mq (66),(v1) | vpmovwb Wx,Vx (F3),(ev)\n31: vpmovzxbd Vx,Ux/Md (66),(v1) | vpmovdb Wx,Vd (F3),(ev)\n32: vpmovzxbq Vx,Ux/Mw (66),(v1) | vpmovqb Wx,Vq (F3),(ev)\n33: vpmovzxwd Vx,Ux/Mq (66),(v1) | vpmovdw Wx,Vd (F3),(ev)\n34: vpmovzxwq Vx,Ux/Md (66),(v1) | vpmovqw Wx,Vq (F3),(ev)\n35: vpmovzxdq Vx,Ux/Mq (66),(v1) | vpmovqd Wx,Vq (F3),(ev)\n36: vpermd Vqq,Hqq,Wqq (66),(v) | vpermd/q Vqq,Hqq,Wqq (66),(evo)\n37: vpcmpgtq Vx,Hx,Wx (66),(v1)\n38: vpminsb Vx,Hx,Wx (66),(v1) | vpmovm2d/q Vx,Uk (F3),(ev)\n39: vpminsd Vx,Hx,Wx (66),(v1) | vpminsd/q Vx,Hx,Wx (66),(evo) | vpmovd2m/q2m Vk,Ux (F3),(ev)\n3a: vpminuw Vx,Hx,Wx (66),(v1) | vpbroadcastmw2d Vx,Uk (F3),(ev)\n3b: vpminud Vx,Hx,Wx (66),(v1) | vpminud/q Vx,Hx,Wx (66),(evo)\n3c: vpmaxsb Vx,Hx,Wx (66),(v1)\n3d: vpmaxsd Vx,Hx,Wx (66),(v1) | vpmaxsd/q Vx,Hx,Wx (66),(evo)\n3e: vpmaxuw Vx,Hx,Wx (66),(v1)\n3f: vpmaxud Vx,Hx,Wx (66),(v1) | vpmaxud/q Vx,Hx,Wx (66),(evo)\n# 0x0f 0x38 0x40-0x8f\n40: vpmulld Vx,Hx,Wx (66),(v1) | vpmulld/q Vx,Hx,Wx (66),(evo)\n41: vphminposuw Vdq,Wdq (66),(v1)\n42: vgetexpps/d Vx,Wx (66),(ev)\n43: vgetexpss/d Vx,Hx,Wx (66),(ev)\n44: vplzcntd/q Vx,Wx (66),(ev)\n45: vpsrlvd/q Vx,Hx,Wx (66),(v)\n46: vpsravd Vx,Hx,Wx (66),(v) | vpsravd/q Vx,Hx,Wx (66),(evo)\n47: vpsllvd/q Vx,Hx,Wx (66),(v)\n# Skip 0x48\n49: TILERELEASE (v1),(000),(11B) | LDTILECFG Mtc (v1)(000) | STTILECFG Mtc (66),(v1),(000) | TILEZERO Vt (F2),(v1),(11B)\n# Skip 0x4a\n4b: TILELOADD Vt,Wsm (F2),(v1) | TILELOADDT1 Vt,Wsm (66),(v1) | TILESTORED Wsm,Vt (F3),(v)\n4c: vrcp14ps/d Vpd,Wpd (66),(ev)\n4d: vrcp14ss/d Vsd,Hpd,Wsd (66),(ev)\n4e: vrsqrt14ps/d Vpd,Wpd (66),(ev)\n4f: vrsqrt14ss/d Vsd,Hsd,Wsd (66),(ev)\n50: vpdpbusd Vx,Hx,Wx (66),(ev)\n51: vpdpbusds Vx,Hx,Wx (66),(ev)\n52: vdpbf16ps Vx,Hx,Wx (F3),(ev) | vpdpwssd Vx,Hx,Wx (66),(ev) | vp4dpwssd Vdqq,Hdqq,Wdq (F2),(ev)\n53: vpdpwssds Vx,Hx,Wx (66),(ev) | vp4dpwssds Vdqq,Hdqq,Wdq (F2),(ev)\n54: vpopcntb/w Vx,Wx (66),(ev)\n55: vpopcntd/q Vx,Wx (66),(ev)\n58: vpbroadcastd Vx,Wx (66),(v)\n59: vpbroadcastq Vx,Wx (66),(v) | vbroadcasti32x2 Vx,Wx (66),(evo)\n5a: vbroadcasti128 Vqq,Mdq (66),(v) | vbroadcasti32x4/64x2 Vx,Wx (66),(evo)\n5b: vbroadcasti32x8/64x4 Vqq,Mdq (66),(ev)\n5c: TDPBF16PS Vt,Wt,Ht (F3),(v1)\n# Skip 0x5d\n5e: TDPBSSD Vt,Wt,Ht (F2),(v1) | TDPBSUD Vt,Wt,Ht (F3),(v1) | TDPBUSD Vt,Wt,Ht (66),(v1) | TDPBUUD Vt,Wt,Ht (v1)\n# Skip 0x5f-0x61\n62: vpexpandb/w Vx,Wx (66),(ev)\n63: vpcompressb/w Wx,Vx (66),(ev)\n64: vpblendmd/q Vx,Hx,Wx (66),(ev)\n65: vblendmps/d Vx,Hx,Wx (66),(ev)\n66: vpblendmb/w Vx,Hx,Wx (66),(ev)\n68: vp2intersectd/q Kx,Hx,Wx (F2),(ev)\n# Skip 0x69-0x6f\n70: vpshldvw Vx,Hx,Wx (66),(ev)\n71: vpshldvd/q Vx,Hx,Wx (66),(ev)\n72: vcvtne2ps2bf16 Vx,Hx,Wx (F2),(ev) | vcvtneps2bf16 Vx,Wx (F3),(ev) | vpshrdvw Vx,Hx,Wx (66),(ev)\n73: vpshrdvd/q Vx,Hx,Wx (66),(ev)\n75: vpermi2b/w Vx,Hx,Wx (66),(ev)\n76: vpermi2d/q Vx,Hx,Wx (66),(ev)\n77: vpermi2ps/d Vx,Hx,Wx (66),(ev)\n78: vpbroadcastb Vx,Wx (66),(v)\n79: vpbroadcastw Vx,Wx (66),(v)\n7a: vpbroadcastb Vx,Rv (66),(ev)\n7b: vpbroadcastw Vx,Rv (66),(ev)\n7c: vpbroadcastd/q Vx,Rv (66),(ev)\n7d: vpermt2b/w Vx,Hx,Wx (66),(ev)\n7e: vpermt2d/q Vx,Hx,Wx (66),(ev)\n7f: vpermt2ps/d Vx,Hx,Wx (66),(ev)\n80: INVEPT Gy,Mdq (66)\n81: INVVPID Gy,Mdq (66)\n82: INVPCID Gy,Mdq (66)\n83: vpmultishiftqb Vx,Hx,Wx (66),(ev)\n88: vexpandps/d Vpd,Wpd (66),(ev)\n89: vpexpandd/q Vx,Wx (66),(ev)\n8a: vcompressps/d Wx,Vx (66),(ev)\n8b: vpcompressd/q Wx,Vx (66),(ev)\n8c: vpmaskmovd/q Vx,Hx,Mx (66),(v)\n8d: vpermb/w Vx,Hx,Wx (66),(ev)\n8e: vpmaskmovd/q Mx,Vx,Hx (66),(v)\n8f: vpshufbitqmb Kx,Hx,Wx (66),(ev)\n# 0x0f 0x38 0x90-0xbf (FMA)\n90: vgatherdd/q Vx,Hx,Wx (66),(v) | vpgatherdd/q Vx,Wx (66),(evo)\n91: vgatherqd/q Vx,Hx,Wx (66),(v) | vpgatherqd/q Vx,Wx (66),(evo)\n92: vgatherdps/d Vx,Hx,Wx (66),(v)\n93: vgatherqps/d Vx,Hx,Wx (66),(v)\n94:\n95:\n96: vfmaddsub132ps/d Vx,Hx,Wx (66),(v)\n97: vfmsubadd132ps/d Vx,Hx,Wx (66),(v)\n98: vfmadd132ps/d Vx,Hx,Wx (66),(v)\n99: vfmadd132ss/d Vx,Hx,Wx (66),(v),(v1)\n9a: vfmsub132ps/d Vx,Hx,Wx (66),(v) | v4fmaddps Vdqq,Hdqq,Wdq (F2),(ev)\n9b: vfmsub132ss/d Vx,Hx,Wx (66),(v),(v1) | v4fmaddss Vdq,Hdq,Wdq (F2),(ev)\n9c: vfnmadd132ps/d Vx,Hx,Wx (66),(v)\n9d: vfnmadd132ss/d Vx,Hx,Wx (66),(v),(v1)\n9e: vfnmsub132ps/d Vx,Hx,Wx (66),(v)\n9f: vfnmsub132ss/d Vx,Hx,Wx (66),(v),(v1)\na0: vpscatterdd/q Wx,Vx (66),(ev)\na1: vpscatterqd/q Wx,Vx (66),(ev)\na2: vscatterdps/d Wx,Vx (66),(ev)\na3: vscatterqps/d Wx,Vx (66),(ev)\na6: vfmaddsub213ps/d Vx,Hx,Wx (66),(v)\na7: vfmsubadd213ps/d Vx,Hx,Wx (66),(v)\na8: vfmadd213ps/d Vx,Hx,Wx (66),(v)\na9: vfmadd213ss/d Vx,Hx,Wx (66),(v),(v1)\naa: vfmsub213ps/d Vx,Hx,Wx (66),(v) | v4fnmaddps Vdqq,Hdqq,Wdq (F2),(ev)\nab: vfmsub213ss/d Vx,Hx,Wx (66),(v),(v1) | v4fnmaddss Vdq,Hdq,Wdq (F2),(ev)\nac: vfnmadd213ps/d Vx,Hx,Wx (66),(v)\nad: vfnmadd213ss/d Vx,Hx,Wx (66),(v),(v1)\nae: vfnmsub213ps/d Vx,Hx,Wx (66),(v)\naf: vfnmsub213ss/d Vx,Hx,Wx (66),(v),(v1)\nb4: vpmadd52luq Vx,Hx,Wx (66),(ev)\nb5: vpmadd52huq Vx,Hx,Wx (66),(ev)\nb6: vfmaddsub231ps/d Vx,Hx,Wx (66),(v)\nb7: vfmsubadd231ps/d Vx,Hx,Wx (66),(v)\nb8: vfmadd231ps/d Vx,Hx,Wx (66),(v)\nb9: vfmadd231ss/d Vx,Hx,Wx (66),(v),(v1)\nba: vfmsub231ps/d Vx,Hx,Wx (66),(v)\nbb: vfmsub231ss/d Vx,Hx,Wx (66),(v),(v1)\nbc: vfnmadd231ps/d Vx,Hx,Wx (66),(v)\nbd: vfnmadd231ss/d Vx,Hx,Wx (66),(v),(v1)\nbe: vfnmsub231ps/d Vx,Hx,Wx (66),(v)\nbf: vfnmsub231ss/d Vx,Hx,Wx (66),(v),(v1)\n# 0x0f 0x38 0xc0-0xff\nc4: vpconflictd/q Vx,Wx (66),(ev)\nc6: Grp18 (1A)\nc7: Grp19 (1A)\nc8: sha1nexte Vdq,Wdq | vexp2ps/d Vx,Wx (66),(ev)\nc9: sha1msg1 Vdq,Wdq\nca: sha1msg2 Vdq,Wdq | vrcp28ps/d Vx,Wx (66),(ev)\ncb: sha256rnds2 Vdq,Wdq | vrcp28ss/d Vx,Hx,Wx (66),(ev)\ncc: sha256msg1 Vdq,Wdq | vrsqrt28ps/d Vx,Wx (66),(ev)\ncd: sha256msg2 Vdq,Wdq | vrsqrt28ss/d Vx,Hx,Wx (66),(ev)\ncf: vgf2p8mulb Vx,Wx (66)\ndb: VAESIMC Vdq,Wdq (66),(v1)\ndc: vaesenc Vx,Hx,Wx (66)\ndd: vaesenclast Vx,Hx,Wx (66)\nde: vaesdec Vx,Hx,Wx (66)\ndf: vaesdeclast Vx,Hx,Wx (66)\nf0: MOVBE Gy,My | MOVBE Gw,Mw (66) | CRC32 Gd,Eb (F2) | CRC32 Gd,Eb (66&F2)\nf1: MOVBE My,Gy | MOVBE Mw,Gw (66) | CRC32 Gd,Ey (F2) | CRC32 Gd,Ew (66&F2)\nf2: ANDN Gy,By,Ey (v)\nf3: Grp17 (1A)\nf5: BZHI Gy,Ey,By (v) | PEXT Gy,By,Ey (F3),(v) | PDEP Gy,By,Ey (F2),(v) | WRUSSD/Q My,Gy (66)\nf6: ADCX Gy,Ey (66) | ADOX Gy,Ey (F3) | MULX By,Gy,rDX,Ey (F2),(v) | WRSSD/Q My,Gy\nf7: BEXTR Gy,Ey,By (v) | SHLX Gy,Ey,By (66),(v) | SARX Gy,Ey,By (F3),(v) | SHRX Gy,Ey,By (F2),(v)\nf8: MOVDIR64B Gv,Mdqq (66) | ENQCMD Gv,Mdqq (F2) | ENQCMDS Gv,Mdqq (F3)\nf9: MOVDIRI My,Gy\nEndTable\n\nTable: 3-byte opcode 2 (0x0f 0x3a)\nReferrer: 3-byte escape 2\nAVXcode: 3\n# 0x0f 0x3a 0x00-0xff\n00: vpermq Vqq,Wqq,Ib (66),(v)\n01: vpermpd Vqq,Wqq,Ib (66),(v)\n02: vpblendd Vx,Hx,Wx,Ib (66),(v)\n03: valignd/q Vx,Hx,Wx,Ib (66),(ev)\n04: vpermilps Vx,Wx,Ib (66),(v)\n05: vpermilpd Vx,Wx,Ib (66),(v)\n06: vperm2f128 Vqq,Hqq,Wqq,Ib (66),(v)\n07:\n08: vroundps Vx,Wx,Ib (66) | vrndscaleps Vx,Wx,Ib (66),(evo) | vrndscaleph Vx,Wx,Ib (evo)\n09: vroundpd Vx,Wx,Ib (66) | vrndscalepd Vx,Wx,Ib (66),(evo)\n0a: vroundss Vss,Wss,Ib (66),(v1) | vrndscaless Vx,Hx,Wx,Ib (66),(evo) | vrndscalesh Vx,Hx,Wx,Ib (evo)\n0b: vroundsd Vsd,Wsd,Ib (66),(v1) | vrndscalesd Vx,Hx,Wx,Ib (66),(evo)\n0c: vblendps Vx,Hx,Wx,Ib (66)\n0d: vblendpd Vx,Hx,Wx,Ib (66)\n0e: vpblendw Vx,Hx,Wx,Ib (66),(v1)\n0f: palignr Pq,Qq,Ib | vpalignr Vx,Hx,Wx,Ib (66),(v1)\n14: vpextrb Rd/Mb,Vdq,Ib (66),(v1)\n15: vpextrw Rd/Mw,Vdq,Ib (66),(v1)\n16: vpextrd/q Ey,Vdq,Ib (66),(v1)\n17: vextractps Ed,Vdq,Ib (66),(v1)\n18: vinsertf128 Vqq,Hqq,Wqq,Ib (66),(v) | vinsertf32x4/64x2 Vqq,Hqq,Wqq,Ib (66),(evo)\n19: vextractf128 Wdq,Vqq,Ib (66),(v) | vextractf32x4/64x2 Wdq,Vqq,Ib (66),(evo)\n1a: vinsertf32x8/64x4 Vqq,Hqq,Wqq,Ib (66),(ev)\n1b: vextractf32x8/64x4 Wdq,Vqq,Ib (66),(ev)\n1d: vcvtps2ph Wx,Vx,Ib (66),(v)\n1e: vpcmpud/q Vk,Hd,Wd,Ib (66),(ev)\n1f: vpcmpd/q Vk,Hd,Wd,Ib (66),(ev)\n20: vpinsrb Vdq,Hdq,Ry/Mb,Ib (66),(v1)\n21: vinsertps Vdq,Hdq,Udq/Md,Ib (66),(v1)\n22: vpinsrd/q Vdq,Hdq,Ey,Ib (66),(v1)\n23: vshuff32x4/64x2 Vx,Hx,Wx,Ib (66),(ev)\n25: vpternlogd/q Vx,Hx,Wx,Ib (66),(ev)\n26: vgetmantps/d Vx,Wx,Ib (66),(ev) | vgetmantph Vx,Wx,Ib (ev)\n27: vgetmantss/d Vx,Hx,Wx,Ib (66),(ev) | vgetmantsh Vx,Hx,Wx,Ib (ev)\n30: kshiftrb/w Vk,Uk,Ib (66),(v)\n31: kshiftrd/q Vk,Uk,Ib (66),(v)\n32: kshiftlb/w Vk,Uk,Ib (66),(v)\n33: kshiftld/q Vk,Uk,Ib (66),(v)\n38: vinserti128 Vqq,Hqq,Wqq,Ib (66),(v) | vinserti32x4/64x2 Vqq,Hqq,Wqq,Ib (66),(evo)\n39: vextracti128 Wdq,Vqq,Ib (66),(v) | vextracti32x4/64x2 Wdq,Vqq,Ib (66),(evo)\n3a: vinserti32x8/64x4 Vqq,Hqq,Wqq,Ib (66),(ev)\n3b: vextracti32x8/64x4 Wdq,Vqq,Ib (66),(ev)\n3e: vpcmpub/w Vk,Hk,Wx,Ib (66),(ev)\n3f: vpcmpb/w Vk,Hk,Wx,Ib (66),(ev)\n40: vdpps Vx,Hx,Wx,Ib (66)\n41: vdppd Vdq,Hdq,Wdq,Ib (66),(v1)\n42: vmpsadbw Vx,Hx,Wx,Ib (66),(v1) | vdbpsadbw Vx,Hx,Wx,Ib (66),(evo)\n43: vshufi32x4/64x2 Vx,Hx,Wx,Ib (66),(ev)\n44: vpclmulqdq Vx,Hx,Wx,Ib (66)\n46: vperm2i128 Vqq,Hqq,Wqq,Ib (66),(v)\n4a: vblendvps Vx,Hx,Wx,Lx (66),(v)\n4b: vblendvpd Vx,Hx,Wx,Lx (66),(v)\n4c: vpblendvb Vx,Hx,Wx,Lx (66),(v1)\n50: vrangeps/d Vx,Hx,Wx,Ib (66),(ev)\n51: vrangess/d Vx,Hx,Wx,Ib (66),(ev)\n54: vfixupimmps/d Vx,Hx,Wx,Ib (66),(ev)\n55: vfixupimmss/d Vx,Hx,Wx,Ib (66),(ev)\n56: vreduceps/d Vx,Wx,Ib (66),(ev) | vreduceph Vx,Wx,Ib (ev)\n57: vreducess/d Vx,Hx,Wx,Ib (66),(ev) | vreducesh Vx,Hx,Wx,Ib (ev)\n60: vpcmpestrm Vdq,Wdq,Ib (66),(v1)\n61: vpcmpestri Vdq,Wdq,Ib (66),(v1)\n62: vpcmpistrm Vdq,Wdq,Ib (66),(v1)\n63: vpcmpistri Vdq,Wdq,Ib (66),(v1)\n66: vfpclassps/d Vk,Wx,Ib (66),(ev) | vfpclassph Vx,Wx,Ib (ev)\n67: vfpclassss/d Vk,Wx,Ib (66),(ev) | vfpclasssh Vx,Wx,Ib (ev)\n70: vpshldw Vx,Hx,Wx,Ib (66),(ev)\n71: vpshldd/q Vx,Hx,Wx,Ib (66),(ev)\n72: vpshrdw Vx,Hx,Wx,Ib (66),(ev)\n73: vpshrdd/q Vx,Hx,Wx,Ib (66),(ev)\nc2: vcmpph Vx,Hx,Wx,Ib (ev) | vcmpsh Vx,Hx,Wx,Ib (F3),(ev)\ncc: sha1rnds4 Vdq,Wdq,Ib\nce: vgf2p8affineqb Vx,Wx,Ib (66)\ncf: vgf2p8affineinvqb Vx,Wx,Ib (66)\ndf: VAESKEYGEN Vdq,Wdq,Ib (66),(v1)\nf0: RORX Gy,Ey,Ib (F2),(v) | HRESET Gv,Ib (F3),(000),(11B)\nEndTable\n\nTable: EVEX map 5\nReferrer:\nAVXcode: 5\n10: vmovsh Vx,Hx,Wx (F3),(ev) | vmovsh Vx,Wx (F3),(ev)\n11: vmovsh Wx,Hx,Vx (F3),(ev) | vmovsh Wx,Vx (F3),(ev)\n1d: vcvtps2phx Vx,Wx (66),(ev) | vcvtss2sh Vx,Hx,Wx (ev)\n2a: vcvtsi2sh Vx,Hx,Wx (F3),(ev)\n2c: vcvttsh2si Vx,Wx (F3),(ev)\n2d: vcvtsh2si Vx,Wx (F3),(ev)\n2e: vucomish Vx,Wx (ev)\n2f: vcomish Vx,Wx (ev)\n51: vsqrtph Vx,Wx (ev) | vsqrtsh Vx,Hx,Wx (F3),(ev)\n58: vaddph Vx,Hx,Wx (ev) | vaddsh Vx,Hx,Wx (F3),(ev)\n59: vmulph Vx,Hx,Wx (ev) | vmulsh Vx,Hx,Wx (F3),(ev)\n5a: vcvtpd2ph Vx,Wx (66),(ev) | vcvtph2pd Vx,Wx (ev) | vcvtsd2sh Vx,Hx,Wx (F2),(ev) | vcvtsh2sd Vx,Hx,Wx (F3),(ev)\n5b: vcvtdq2ph Vx,Wx (ev) | vcvtph2dq Vx,Wx (66),(ev) | vcvtqq2ph Vx,Wx (ev) | vcvttph2dq Vx,Wx (F3),(ev)\n5c: vsubph Vx,Hx,Wx (ev) | vsubsh Vx,Hx,Wx (F3),(ev)\n5d: vminph Vx,Hx,Wx (ev) | vminsh Vx,Hx,Wx (F3),(ev)\n5e: vdivph Vx,Hx,Wx (ev) | vdivsh Vx,Hx,Wx (F3),(ev)\n5f: vmaxph Vx,Hx,Wx (ev) | vmaxsh Vx,Hx,Wx (F3),(ev)\n6e: vmovw Vx,Wx (66),(ev)\n78: vcvttph2udq Vx,Wx (ev) | vcvttph2uqq Vx,Wx (66),(ev) | vcvttsh2usi Vx,Wx (F3),(ev)\n79: vcvtph2udq Vx,Wx (ev) | vcvtph2uqq Vx,Wx (66),(ev) | vcvtsh2usi Vx,Wx (F3),(ev)\n7a: vcvttph2qq Vx,Wx (66),(ev) | vcvtudq2ph Vx,Wx (F2),(ev) | vcvtuqq2ph Vx,Wx (F2),(ev)\n7b: vcvtph2qq Vx,Wx (66),(ev) | vcvtusi2sh Vx,Hx,Wx (F3),(ev)\n7c: vcvttph2uw Vx,Wx (ev) | vcvttph2w Vx,Wx (66),(ev)\n7d: vcvtph2uw Vx,Wx (ev) | vcvtph2w Vx,Wx (66),(ev) | vcvtuw2ph Vx,Wx (F2),(ev) | vcvtw2ph Vx,Wx (F3),(ev)\n7e: vmovw Wx,Vx (66),(ev)\nEndTable\n\nTable: EVEX map 6\nReferrer:\nAVXcode: 6\n13: vcvtph2psx Vx,Wx (66),(ev) | vcvtsh2ss Vx,Hx,Wx (ev)\n2c: vscalefph Vx,Hx,Wx (66),(ev)\n2d: vscalefsh Vx,Hx,Wx (66),(ev)\n42: vgetexpph Vx,Wx (66),(ev)\n43: vgetexpsh Vx,Hx,Wx (66),(ev)\n4c: vrcpph Vx,Wx (66),(ev)\n4d: vrcpsh Vx,Hx,Wx (66),(ev)\n4e: vrsqrtph Vx,Wx (66),(ev)\n4f: vrsqrtsh Vx,Hx,Wx (66),(ev)\n56: vfcmaddcph Vx,Hx,Wx (F2),(ev) | vfmaddcph Vx,Hx,Wx (F3),(ev)\n57: vfcmaddcsh Vx,Hx,Wx (F2),(ev) | vfmaddcsh Vx,Hx,Wx (F3),(ev)\n96: vfmaddsub132ph Vx,Hx,Wx (66),(ev)\n97: vfmsubadd132ph Vx,Hx,Wx (66),(ev)\n98: vfmadd132ph Vx,Hx,Wx (66),(ev)\n99: vfmadd132sh Vx,Hx,Wx (66),(ev)\n9a: vfmsub132ph Vx,Hx,Wx (66),(ev)\n9b: vfmsub132sh Vx,Hx,Wx (66),(ev)\n9c: vfnmadd132ph Vx,Hx,Wx (66),(ev)\n9d: vfnmadd132sh Vx,Hx,Wx (66),(ev)\n9e: vfnmsub132ph Vx,Hx,Wx (66),(ev)\n9f: vfnmsub132sh Vx,Hx,Wx (66),(ev)\na6: vfmaddsub213ph Vx,Hx,Wx (66),(ev)\na7: vfmsubadd213ph Vx,Hx,Wx (66),(ev)\na8: vfmadd213ph Vx,Hx,Wx (66),(ev)\na9: vfmadd213sh Vx,Hx,Wx (66),(ev)\naa: vfmsub213ph Vx,Hx,Wx (66),(ev)\nab: vfmsub213sh Vx,Hx,Wx (66),(ev)\nac: vfnmadd213ph Vx,Hx,Wx (66),(ev)\nad: vfnmadd213sh Vx,Hx,Wx (66),(ev)\nae: vfnmsub213ph Vx,Hx,Wx (66),(ev)\naf: vfnmsub213sh Vx,Hx,Wx (66),(ev)\nb6: vfmaddsub231ph Vx,Hx,Wx (66),(ev)\nb7: vfmsubadd231ph Vx,Hx,Wx (66),(ev)\nb8: vfmadd231ph Vx,Hx,Wx (66),(ev)\nb9: vfmadd231sh Vx,Hx,Wx (66),(ev)\nba: vfmsub231ph Vx,Hx,Wx (66),(ev)\nbb: vfmsub231sh Vx,Hx,Wx (66),(ev)\nbc: vfnmadd231ph Vx,Hx,Wx (66),(ev)\nbd: vfnmadd231sh Vx,Hx,Wx (66),(ev)\nbe: vfnmsub231ph Vx,Hx,Wx (66),(ev)\nbf: vfnmsub231sh Vx,Hx,Wx (66),(ev)\nd6: vfcmulcph Vx,Hx,Wx (F2),(ev) | vfmulcph Vx,Hx,Wx (F3),(ev)\nd7: vfcmulcsh Vx,Hx,Wx (F2),(ev) | vfmulcsh Vx,Hx,Wx (F3),(ev)\nEndTable\n\nGrpTable: Grp1\n0: ADD\n1: OR\n2: ADC\n3: SBB\n4: AND\n5: SUB\n6: XOR\n7: CMP\nEndTable\n\nGrpTable: Grp1A\n0: POP\nEndTable\n\nGrpTable: Grp2\n0: ROL\n1: ROR\n2: RCL\n3: RCR\n4: SHL/SAL\n5: SHR\n6:\n7: SAR\nEndTable\n\nGrpTable: Grp3_1\n0: TEST Eb,Ib\n1: TEST Eb,Ib\n2: NOT Eb\n3: NEG Eb\n4: MUL AL,Eb\n5: IMUL AL,Eb\n6: DIV AL,Eb\n7: IDIV AL,Eb\nEndTable\n\nGrpTable: Grp3_2\n0: TEST Ev,Iz\n1: TEST Ev,Iz\n2: NOT Ev\n3: NEG Ev\n4: MUL rAX,Ev\n5: IMUL rAX,Ev\n6: DIV rAX,Ev\n7: IDIV rAX,Ev\nEndTable\n\nGrpTable: Grp4\n0: INC Eb\n1: DEC Eb\nEndTable\n\nGrpTable: Grp5\n0: INC Ev\n1: DEC Ev\n# Note: \"forced64\" is Intel CPU behavior (see comment about CALL insn).\n2: CALLN Ev (f64)\n3: CALLF Ep\n4: JMPN Ev (f64)\n5: JMPF Mp\n6: PUSH Ev (d64)\n7:\nEndTable\n\nGrpTable: Grp6\n0: SLDT Rv/Mw\n1: STR Rv/Mw\n2: LLDT Ew\n3: LTR Ew\n4: VERR Ew\n5: VERW Ew\n6: LKGS Ew (F2)\nEndTable\n\nGrpTable: Grp7\n0: SGDT Ms | VMCALL (001),(11B) | VMLAUNCH (010),(11B) | VMRESUME (011),(11B) | VMXOFF (100),(11B) | PCONFIG (101),(11B) | ENCLV (000),(11B)\n1: SIDT Ms | MONITOR (000),(11B) | MWAIT (001),(11B) | CLAC (010),(11B) | STAC (011),(11B) | ENCLS (111),(11B)\n2: LGDT Ms | XGETBV (000),(11B) | XSETBV (001),(11B) | VMFUNC (100),(11B) | XEND (101)(11B) | XTEST (110)(11B) | ENCLU (111),(11B)\n3: LIDT Ms\n4: SMSW Mw/Rv\n5: rdpkru (110),(11B) | wrpkru (111),(11B) | SAVEPREVSSP (F3),(010),(11B) | RSTORSSP Mq (F3) | SETSSBSY (F3),(000),(11B) | CLUI (F3),(110),(11B) | SERIALIZE (000),(11B) | STUI (F3),(111),(11B) | TESTUI (F3)(101)(11B) | UIRET (F3),(100),(11B) | XRESLDTRK (F2),(000),(11B) | XSUSLDTRK (F2),(001),(11B)\n6: LMSW Ew\n7: INVLPG Mb | SWAPGS (o64),(000),(11B) | RDTSCP (001),(11B)\nEndTable\n\nGrpTable: Grp8\n4: BT\n5: BTS\n6: BTR\n7: BTC\nEndTable\n\nGrpTable: Grp9\n1: CMPXCHG8B/16B Mq/Mdq\n3: xrstors\n4: xsavec\n5: xsaves\n6: VMPTRLD Mq | VMCLEAR Mq (66) | VMXON Mq (F3) | RDRAND Rv (11B) | SENDUIPI Gq (F3)\n7: VMPTRST Mq | VMPTRST Mq (F3) | RDSEED Rv (11B)\nEndTable\n\nGrpTable: Grp10\n# all are UD1\n0: UD1\n1: UD1\n2: UD1\n3: UD1\n4: UD1\n5: UD1\n6: UD1\n7: UD1\nEndTable\n\n# Grp11A and Grp11B are expressed as Grp11 in Intel SDM\nGrpTable: Grp11A\n0: MOV Eb,Ib\n7: XABORT Ib (000),(11B)\nEndTable\n\nGrpTable: Grp11B\n0: MOV Eb,Iz\n7: XBEGIN Jz (000),(11B)\nEndTable\n\nGrpTable: Grp12\n2: psrlw Nq,Ib (11B) | vpsrlw Hx,Ux,Ib (66),(11B),(v1)\n4: psraw Nq,Ib (11B) | vpsraw Hx,Ux,Ib (66),(11B),(v1)\n6: psllw Nq,Ib (11B) | vpsllw Hx,Ux,Ib (66),(11B),(v1)\nEndTable\n\nGrpTable: Grp13\n0: vprord/q Hx,Wx,Ib (66),(ev)\n1: vprold/q Hx,Wx,Ib (66),(ev)\n2: psrld Nq,Ib (11B) | vpsrld Hx,Ux,Ib (66),(11B),(v1)\n4: psrad Nq,Ib (11B) | vpsrad Hx,Ux,Ib (66),(11B),(v1) | vpsrad/q Hx,Ux,Ib (66),(evo)\n6: pslld Nq,Ib (11B) | vpslld Hx,Ux,Ib (66),(11B),(v1)\nEndTable\n\nGrpTable: Grp14\n2: psrlq Nq,Ib (11B) | vpsrlq Hx,Ux,Ib (66),(11B),(v1)\n3: vpsrldq Hx,Ux,Ib (66),(11B),(v1)\n6: psllq Nq,Ib (11B) | vpsllq Hx,Ux,Ib (66),(11B),(v1)\n7: vpslldq Hx,Ux,Ib (66),(11B),(v1)\nEndTable\n\nGrpTable: Grp15\n0: fxsave | RDFSBASE Ry (F3),(11B)\n1: fxstor | RDGSBASE Ry (F3),(11B)\n2: vldmxcsr Md (v1) | WRFSBASE Ry (F3),(11B)\n3: vstmxcsr Md (v1) | WRGSBASE Ry (F3),(11B)\n4: XSAVE | ptwrite Ey (F3),(11B)\n5: XRSTOR | lfence (11B) | INCSSPD/Q Ry (F3),(11B)\n6: XSAVEOPT | clwb (66) | mfence (11B) | TPAUSE Rd (66),(11B) | UMONITOR Rv (F3),(11B) | UMWAIT Rd (F2),(11B) | CLRSSBSY Mq (F3)\n7: clflush | clflushopt (66) | sfence (11B)\nEndTable\n\nGrpTable: Grp16\n0: prefetch NTA\n1: prefetch T0\n2: prefetch T1\n3: prefetch T2\nEndTable\n\nGrpTable: Grp17\n1: BLSR By,Ey (v)\n2: BLSMSK By,Ey (v)\n3: BLSI By,Ey (v)\nEndTable\n\nGrpTable: Grp18\n1: vgatherpf0dps/d Wx (66),(ev)\n2: vgatherpf1dps/d Wx (66),(ev)\n5: vscatterpf0dps/d Wx (66),(ev)\n6: vscatterpf1dps/d Wx (66),(ev)\nEndTable\n\nGrpTable: Grp19\n1: vgatherpf0qps/d Wx (66),(ev)\n2: vgatherpf1qps/d Wx (66),(ev)\n5: vscatterpf0qps/d Wx (66),(ev)\n6: vscatterpf1qps/d Wx (66),(ev)\nEndTable\n\nGrpTable: Grp20\n0: cldemote Mb\nEndTable\n\nGrpTable: Grp21\n1: RDSSPD/Q Ry (F3),(11B)\n7: ENDBR64 (F3),(010),(11B) | ENDBR32 (F3),(011),(11B)\nEndTable\n\n# AMD's Prefetch Group\nGrpTable: GrpP\n0: PREFETCH\n1: PREFETCHW\nEndTable\n\nGrpTable: GrpPDLK\n0: MONTMUL\n1: XSHA1\n2: XSHA2\nEndTable\n\nGrpTable: GrpRNG\n0: xstore-rng\n1: xcrypt-ecb\n2: xcrypt-cbc\n4: xcrypt-cfb\n5: xcrypt-ofb\nEndTable\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}