<stg><name>load_shortcut</name>


<trans_list>

<trans id="189" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="5" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="18" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %out_channel_start_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_channel_start)

]]></Node>
<StgValue><ssdm name="out_channel_start_re"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %out_channel_start_re, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %sub_ln253 = sub i32 0, %out_channel_start_re

]]></Node>
<StgValue><ssdm name="sub_ln253"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_s = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln253, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="28" op_0_bw="27">
<![CDATA[
_ifconv:10  %zext_ln253 = zext i27 %tmp_s to i28

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:11  %sub_ln253_1 = sub i28 0, %zext_ln253

]]></Node>
<StgValue><ssdm name="sub_ln253_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %tmp_1 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %out_channel_start_re, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="28" op_0_bw="27">
<![CDATA[
_ifconv:13  %zext_ln253_1 = zext i27 %tmp_1 to i28

]]></Node>
<StgValue><ssdm name="zext_ln253_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:14  %ddr_channel_ptr = select i1 %tmp_4, i28 %sub_ln253_1, i28 %zext_ln253_1

]]></Node>
<StgValue><ssdm name="ddr_channel_ptr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:0  %switch_bank_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %switch_bank)

]]></Node>
<StgValue><ssdm name="switch_bank_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:3  %in_channels_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %in_channels)

]]></Node>
<StgValue><ssdm name="in_channels_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="29" op_0_bw="28">
<![CDATA[
_ifconv:15  %sext_ln253 = sext i28 %ddr_channel_ptr to i29

]]></Node>
<StgValue><ssdm name="sext_ln253"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:16  %trunc_ln255_4 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %in_channels_read, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln255_4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="28" op_0_bw="6">
<![CDATA[
_ifconv:17  %zext_ln255 = zext i6 %trunc_ln255_4 to i28

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:18  %icmp_ln255 = icmp slt i28 %ddr_channel_ptr, %zext_ln255

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:19  %sub_ln255 = sub i28 %ddr_channel_ptr, %zext_ln255

]]></Node>
<StgValue><ssdm name="sub_ln255"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:20  %ddr_channel_ptr_1 = select i1 %icmp_ln255, i28 %ddr_channel_ptr, i28 %sub_ln255

]]></Node>
<StgValue><ssdm name="ddr_channel_ptr_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="29" op_0_bw="28">
<![CDATA[
_ifconv:21  %sext_ln255 = sext i28 %ddr_channel_ptr_1 to i29

]]></Node>
<StgValue><ssdm name="sext_ln255"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:22  %ddr_channel_ptr_2 = add i29 %sext_ln255, 32

]]></Node>
<StgValue><ssdm name="ddr_channel_ptr_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ifconv:23  %select_ln254 = select i1 %switch_bank_read, i29 %ddr_channel_ptr_2, i29 %sext_ln253

]]></Node>
<StgValue><ssdm name="select_ln254"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="36" op_0_bw="29">
<![CDATA[
_ifconv:24  %sext_ln261 = sext i29 %select_ln254 to i36

]]></Node>
<StgValue><ssdm name="sext_ln261"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:25  %mul_ln261 = mul i36 %sext_ln261, 226

]]></Node>
<StgValue><ssdm name="mul_ln261"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %row_tile_start_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row_tile_start)

]]></Node>
<StgValue><ssdm name="row_tile_start_read"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:4  %H_fmap_out_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %H_fmap_out)

]]></Node>
<StgValue><ssdm name="H_fmap_out_read"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:5  %DDR_buf_V_offset_rea = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %DDR_buf_V_offset)

]]></Node>
<StgValue><ssdm name="DDR_buf_V_offset_rea"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecInterface(i512* %DDR_buf_V, [6 x i8]* @p_str55, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3254400, [7 x i8]* @p_str59, [6 x i8]* @p_str57, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ifconv:25  %mul_ln261 = mul i36 %sext_ln261, 226

]]></Node>
<StgValue><ssdm name="mul_ln261"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ifconv:26  %bound = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %H_fmap_out_read, i3 0)

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="44" op_0_bw="26">
<![CDATA[
_ifconv:27  %zext_ln258_1 = zext i26 %DDR_buf_V_offset_rea to i44

]]></Node>
<StgValue><ssdm name="zext_ln258_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:28  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i11 [ 0, %_ifconv ], [ %add_ln258_1, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:1  %row_0 = phi i4 [ 0, %_ifconv ], [ %select_ln258_1, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:2  %col_0 = phi i7 [ 0, %_ifconv ], [ %col, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="7">
<![CDATA[
.preheader:3  %zext_ln259 = zext i7 %col_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:4  %icmp_ln259 = icmp slt i8 %zext_ln259, %H_fmap_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln259"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:5  %icmp_ln258 = icmp eq i11 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="icmp_ln258"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:6  %add_ln258_1 = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln258_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %icmp_ln258, label %0, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3:0  %row = add i4 1, %row_0

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_3:2  %select_ln258 = select i1 %icmp_ln259, i7 %col_0, i7 0

]]></Node>
<StgValue><ssdm name="select_ln258"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_3:3  %select_ln258_1 = select i1 %icmp_ln259, i4 %row_0, i4 %row

]]></Node>
<StgValue><ssdm name="select_ln258_1"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_3:121  %col = add i7 1, %select_ln258

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
hls_label_3:4  %zext_ln258 = zext i4 %select_ln258_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3:5  %add_ln258 = add i32 %zext_ln258, %row_tile_start_read

]]></Node>
<StgValue><ssdm name="add_ln258"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="36" op_0_bw="32">
<![CDATA[
hls_label_3:6  %sext_ln261_1 = sext i32 %add_ln258 to i36

]]></Node>
<StgValue><ssdm name="sext_ln261_1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
hls_label_3:7  %add_ln261 = add i36 %sext_ln261_1, %mul_ln261

]]></Node>
<StgValue><ssdm name="add_ln261"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="4">
<![CDATA[
hls_label_3:10  %zext_ln339 = zext i4 %select_ln258_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_3:11  %mul_ln339 = mul i11 113, %zext_ln339

]]></Node>
<StgValue><ssdm name="mul_ln339"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="7">
<![CDATA[
hls_label_3:15  %zext_ln339_2 = zext i7 %select_ln258 to i11

]]></Node>
<StgValue><ssdm name="zext_ln339_2"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_3:16  %add_ln339 = add i11 %zext_ln339_2, %mul_ln339

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="44" op_0_bw="36">
<![CDATA[
hls_label_3:8  %sext_ln261_2 = sext i36 %add_ln261 to i44

]]></Node>
<StgValue><ssdm name="sext_ln261_2"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
hls_label_3:9  %mul_ln261_1 = mul i44 225, %sext_ln261_2

]]></Node>
<StgValue><ssdm name="mul_ln261_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
hls_label_3:9  %mul_ln261_1 = mul i44 225, %sext_ln261_2

]]></Node>
<StgValue><ssdm name="mul_ln261_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="44" op_0_bw="7">
<![CDATA[
hls_label_3:14  %zext_ln339_1 = zext i7 %select_ln258 to i44

]]></Node>
<StgValue><ssdm name="zext_ln339_1"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
hls_label_3:50  %add_ln261_1 = add i44 %zext_ln339_1, %mul_ln261_1

]]></Node>
<StgValue><ssdm name="add_ln261_1"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
hls_label_3:51  %add_ln261_2 = add i44 %add_ln261_1, %zext_ln258_1

]]></Node>
<StgValue><ssdm name="add_ln261_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="44">
<![CDATA[
hls_label_3:52  %sext_ln261_3 = sext i44 %add_ln261_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln261_3"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
hls_label_3:53  %DDR_buf_V_addr = getelementptr i512* %DDR_buf_V, i64 %sext_ln261_3

]]></Node>
<StgValue><ssdm name="DDR_buf_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
hls_label_3:54  %data_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %DDR_buf_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_V_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="79" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
hls_label_3:54  %data_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %DDR_buf_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_V_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="80" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
hls_label_3:54  %data_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %DDR_buf_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_V_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="81" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
hls_label_3:54  %data_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %DDR_buf_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_V_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="82" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
hls_label_3:54  %data_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %DDR_buf_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_V_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="83" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
hls_label_3:54  %data_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %DDR_buf_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_V_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="84" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
hls_label_3:54  %data_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %DDR_buf_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_V_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="85" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
hls_label_3:55  %data_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %DDR_buf_V_addr)

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="86" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="512">
<![CDATA[
hls_label_3:56  %trunc_ln647 = trunc i512 %data_V to i16

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="87" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:58  %p_Result_2_1 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_2_1"/></StgValue>
</operation>

<operation id="88" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:60  %p_Result_2_2 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_2_2"/></StgValue>
</operation>

<operation id="89" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:62  %p_Result_2_3 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_2_3"/></StgValue>
</operation>

<operation id="90" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:64  %p_Result_2_4 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_2_4"/></StgValue>
</operation>

<operation id="91" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:66  %p_Result_2_5 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_2_5"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:68  %p_Result_2_6 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_2_6"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:70  %p_Result_2_7 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_2_7"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:72  %p_Result_2_8 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 128, i32 143)

]]></Node>
<StgValue><ssdm name="p_Result_2_8"/></StgValue>
</operation>

<operation id="95" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:74  %p_Result_2_9 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 144, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_2_9"/></StgValue>
</operation>

<operation id="96" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:76  %p_Result_2_s = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 160, i32 175)

]]></Node>
<StgValue><ssdm name="p_Result_2_s"/></StgValue>
</operation>

<operation id="97" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:78  %p_Result_2_10 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 176, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_2_10"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:80  %p_Result_2_11 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 192, i32 207)

]]></Node>
<StgValue><ssdm name="p_Result_2_11"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:82  %p_Result_2_12 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 208, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_2_12"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:84  %p_Result_2_13 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 224, i32 239)

]]></Node>
<StgValue><ssdm name="p_Result_2_13"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:86  %p_Result_2_14 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 240, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_2_14"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:88  %p_Result_2_15 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 256, i32 271)

]]></Node>
<StgValue><ssdm name="p_Result_2_15"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:90  %p_Result_2_16 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 272, i32 287)

]]></Node>
<StgValue><ssdm name="p_Result_2_16"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:92  %p_Result_2_17 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 288, i32 303)

]]></Node>
<StgValue><ssdm name="p_Result_2_17"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:94  %p_Result_2_18 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 304, i32 319)

]]></Node>
<StgValue><ssdm name="p_Result_2_18"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:96  %p_Result_2_19 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 320, i32 335)

]]></Node>
<StgValue><ssdm name="p_Result_2_19"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:98  %p_Result_2_20 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 336, i32 351)

]]></Node>
<StgValue><ssdm name="p_Result_2_20"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:100  %p_Result_2_21 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 352, i32 367)

]]></Node>
<StgValue><ssdm name="p_Result_2_21"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:102  %p_Result_2_22 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 368, i32 383)

]]></Node>
<StgValue><ssdm name="p_Result_2_22"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:104  %p_Result_2_23 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 384, i32 399)

]]></Node>
<StgValue><ssdm name="p_Result_2_23"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:106  %p_Result_2_24 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 400, i32 415)

]]></Node>
<StgValue><ssdm name="p_Result_2_24"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:108  %p_Result_2_25 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 416, i32 431)

]]></Node>
<StgValue><ssdm name="p_Result_2_25"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:110  %p_Result_2_26 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 432, i32 447)

]]></Node>
<StgValue><ssdm name="p_Result_2_26"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:112  %p_Result_2_27 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 448, i32 463)

]]></Node>
<StgValue><ssdm name="p_Result_2_27"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:114  %p_Result_2_28 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 464, i32 479)

]]></Node>
<StgValue><ssdm name="p_Result_2_28"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:116  %p_Result_2_29 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 480, i32 495)

]]></Node>
<StgValue><ssdm name="p_Result_2_29"/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:118  %p_Result_2_30 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %data_V, i32 496, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_2_30"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_3:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 896, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:12  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln260"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="11">
<![CDATA[
hls_label_3:17  %sext_ln339 = sext i11 %add_ln339 to i64

]]></Node>
<StgValue><ssdm name="sext_ln339"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:18  %out_buf_sc_0_V_addr = getelementptr [904 x i16]* %out_buf_sc_0_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_0_V_addr"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:19  %out_buf_sc_1_V_addr = getelementptr [904 x i16]* %out_buf_sc_1_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_1_V_addr"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:20  %out_buf_sc_2_V_addr = getelementptr [904 x i16]* %out_buf_sc_2_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_2_V_addr"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:21  %out_buf_sc_3_V_addr = getelementptr [904 x i16]* %out_buf_sc_3_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_3_V_addr"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:22  %out_buf_sc_4_V_addr = getelementptr [904 x i16]* %out_buf_sc_4_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_4_V_addr"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:23  %out_buf_sc_5_V_addr = getelementptr [904 x i16]* %out_buf_sc_5_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_5_V_addr"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:24  %out_buf_sc_6_V_addr = getelementptr [904 x i16]* %out_buf_sc_6_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_6_V_addr"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:25  %out_buf_sc_7_V_addr = getelementptr [904 x i16]* %out_buf_sc_7_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_7_V_addr"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:26  %out_buf_sc_8_V_addr = getelementptr [904 x i16]* %out_buf_sc_8_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_8_V_addr"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:27  %out_buf_sc_9_V_addr = getelementptr [904 x i16]* %out_buf_sc_9_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_9_V_addr"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:28  %out_buf_sc_10_V_add = getelementptr [904 x i16]* %out_buf_sc_10_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_10_V_add"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:29  %out_buf_sc_11_V_add = getelementptr [904 x i16]* %out_buf_sc_11_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_11_V_add"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:30  %out_buf_sc_12_V_add = getelementptr [904 x i16]* %out_buf_sc_12_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_12_V_add"/></StgValue>
</operation>

<operation id="135" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:31  %out_buf_sc_13_V_add = getelementptr [904 x i16]* %out_buf_sc_13_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_13_V_add"/></StgValue>
</operation>

<operation id="136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:32  %out_buf_sc_14_V_add = getelementptr [904 x i16]* %out_buf_sc_14_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_14_V_add"/></StgValue>
</operation>

<operation id="137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:33  %out_buf_sc_15_V_add = getelementptr [904 x i16]* %out_buf_sc_15_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_15_V_add"/></StgValue>
</operation>

<operation id="138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:34  %out_buf_sc_16_V_add = getelementptr [904 x i16]* %out_buf_sc_16_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_16_V_add"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:35  %out_buf_sc_17_V_add = getelementptr [904 x i16]* %out_buf_sc_17_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_17_V_add"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:36  %out_buf_sc_18_V_add = getelementptr [904 x i16]* %out_buf_sc_18_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_18_V_add"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:37  %out_buf_sc_19_V_add = getelementptr [904 x i16]* %out_buf_sc_19_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_19_V_add"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:38  %out_buf_sc_20_V_add = getelementptr [904 x i16]* %out_buf_sc_20_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_20_V_add"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:39  %out_buf_sc_21_V_add = getelementptr [904 x i16]* %out_buf_sc_21_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_21_V_add"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:40  %out_buf_sc_22_V_add = getelementptr [904 x i16]* %out_buf_sc_22_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_22_V_add"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:41  %out_buf_sc_23_V_add = getelementptr [904 x i16]* %out_buf_sc_23_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_23_V_add"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:42  %out_buf_sc_24_V_add = getelementptr [904 x i16]* %out_buf_sc_24_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_24_V_add"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:43  %out_buf_sc_25_V_add = getelementptr [904 x i16]* %out_buf_sc_25_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_25_V_add"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:44  %out_buf_sc_26_V_add = getelementptr [904 x i16]* %out_buf_sc_26_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_26_V_add"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:45  %out_buf_sc_27_V_add = getelementptr [904 x i16]* %out_buf_sc_27_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_27_V_add"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:46  %out_buf_sc_28_V_add = getelementptr [904 x i16]* %out_buf_sc_28_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_28_V_add"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:47  %out_buf_sc_29_V_add = getelementptr [904 x i16]* %out_buf_sc_29_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_29_V_add"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:48  %out_buf_sc_30_V_add = getelementptr [904 x i16]* %out_buf_sc_30_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_30_V_add"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:49  %out_buf_sc_31_V_add = getelementptr [904 x i16]* %out_buf_sc_31_V, i64 0, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="out_buf_sc_31_V_add"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:57  store i16 %trunc_ln647, i16* %out_buf_sc_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:59  store i16 %p_Result_2_1, i16* %out_buf_sc_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:61  store i16 %p_Result_2_2, i16* %out_buf_sc_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:63  store i16 %p_Result_2_3, i16* %out_buf_sc_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:65  store i16 %p_Result_2_4, i16* %out_buf_sc_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:67  store i16 %p_Result_2_5, i16* %out_buf_sc_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:69  store i16 %p_Result_2_6, i16* %out_buf_sc_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:71  store i16 %p_Result_2_7, i16* %out_buf_sc_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:73  store i16 %p_Result_2_8, i16* %out_buf_sc_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:75  store i16 %p_Result_2_9, i16* %out_buf_sc_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:77  store i16 %p_Result_2_s, i16* %out_buf_sc_10_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:79  store i16 %p_Result_2_10, i16* %out_buf_sc_11_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:81  store i16 %p_Result_2_11, i16* %out_buf_sc_12_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:83  store i16 %p_Result_2_12, i16* %out_buf_sc_13_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:85  store i16 %p_Result_2_13, i16* %out_buf_sc_14_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:87  store i16 %p_Result_2_14, i16* %out_buf_sc_15_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:89  store i16 %p_Result_2_15, i16* %out_buf_sc_16_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:91  store i16 %p_Result_2_16, i16* %out_buf_sc_17_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:93  store i16 %p_Result_2_17, i16* %out_buf_sc_18_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:95  store i16 %p_Result_2_18, i16* %out_buf_sc_19_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:97  store i16 %p_Result_2_19, i16* %out_buf_sc_20_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:99  store i16 %p_Result_2_20, i16* %out_buf_sc_21_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:101  store i16 %p_Result_2_21, i16* %out_buf_sc_22_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:103  store i16 %p_Result_2_22, i16* %out_buf_sc_23_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:105  store i16 %p_Result_2_23, i16* %out_buf_sc_24_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:107  store i16 %p_Result_2_24, i16* %out_buf_sc_25_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:109  store i16 %p_Result_2_25, i16* %out_buf_sc_26_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:111  store i16 %p_Result_2_26, i16* %out_buf_sc_27_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:113  store i16 %p_Result_2_27, i16* %out_buf_sc_28_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:115  store i16 %p_Result_2_28, i16* %out_buf_sc_29_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:117  store i16 %p_Result_2_29, i16* %out_buf_sc_30_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
hls_label_3:119  store i16 %p_Result_2_30, i16* %out_buf_sc_31_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:120  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln258" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:122  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln272"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
