<h1>ECE287 Final Project (Digital Circuit Design)</h1>
Member: Qi Yu, Yusuke Oritate<br/>
Instructor: Dr. Peter Jamieson<br/>
Date: December 13, 2016<br/>
Type: In-class project. <br/>
Description: Quiz application implemented by using VHDL and DE2-115 board.<br/>
**_Note: All the screenshots for the .bsf files (schematic) can be found at here:_** https://github.com/oritaty/In-Class-Projects/tree/master/pics<br/>
<h2>Required Environment</h2>
* **_Hardware_**: PGA monitor and DE2/DE2-115 board connected to the computer through PGA cable and USB blaster respectively.
* **_Software_**: Windows or Linux operating system preffered, with suitable Verilog compiler (Ex. iVerilog) downloaded.<br/>

<h2>Instruction</h2>
1, Downloads the whole project folder from https://github.com/oritaty/In-Class-Projects(Downloads .zip file from 'Clone or download' button located on top left corner).<br/>
2, Open Quartus 2 IDE (version 14.0 or later recommended).<br/>
3, Create a new project from 'New Project Wizard'.<br/>
4, Name 


1, Import this project directory into Quartus 2 IDE.<br/>
2, Save files and compile.<br/>
3, After compile the files (never change PIN assignment), open the Programmer window from the Tool tub.<br/>
4, Incorporate the output file into the window from the ADD FILE... button. <br/>
5, <br/>
6, <br/>
<h2>Video (Demo)</h2>
[![IMAGE ALT TEXT HERE](https://img.youtube.com/vi/UgrsRJFS7Uc/0.jpg)](https://www.youtube.com/watch?v=UgrsRJFS7Uc)<br/>
URL: https://www.youtube.com/watch?v=UgrsRJFS7Uc&feature=youtu.be<br/>
