{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1756130886952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756130886952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 25 11:08:06 2025 " "Processing started: Mon Aug 25 11:08:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1756130886952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1756130886952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FLF -c FLF " "Command: quartus_map --read_settings_files=on --write_settings_files=off FLF -c FLF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1756130886952 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1756130887234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Arq " "Found design unit 1: FSM-Arq" {  } { { "FSM.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887624 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756130887624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-laalaa " "Found design unit 1: mux2_1-laalaa" {  } { { "mux2_1.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/mux2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887624 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756130887624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1-laalaa " "Found design unit 1: mux4_1-laalaa" {  } { { "mux4_1.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/mux4_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887624 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/mux4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756130887624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_1-laalaa " "Found design unit 1: mux8_1-laalaa" {  } { { "mux8_1.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/mux8_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/mux8_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HF-laalaa " "Found design unit 1: HF-laalaa" {  } { { "HF.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/HF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""} { "Info" "ISGN_ENTITY_NAME" "1 HF " "Found entity 1: HF" {  } { { "HF.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/HF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF-laalaa " "Found design unit 1: FF-laalaa" {  } { { "FF.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF " "Found entity 1: FF" {  } { { "FF.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-arq " "Found design unit 1: shifter-arq" {  } { { "shifter.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/shifter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arq " "Found design unit 1: Datapath-arq" {  } { { "Datapath.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/Datapath.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/Datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-laalaa " "Found design unit 1: ULA-laalaa" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/ULA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arq " "Found design unit 1: FlipFlopD-arq" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FlipFlopD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756130887640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-arq " "Found design unit 1: top_level-arq" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887655 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1756130887655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1756130887655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1756130887687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:Control_Unit " "Elaborating entity \"FSM\" for hierarchy \"FSM:Control_Unit\"" {  } { { "top_level.vhd" "Control_Unit" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756130887702 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_ula_overflow FSM.vhd(106) " "VHDL Process Statement warning at FSM.vhd(106): signal \"flag_ula_overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FSM.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1756130887702 "|top_level|FSM:Control_Unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "proximo_estado FSM.vhd(35) " "VHDL Process Statement warning at FSM.vhd(35): inferring latch(es) for signal or variable \"proximo_estado\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FSM.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1756130887702 "|top_level|FSM:Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.S5 FSM.vhd(35) " "Inferred latch for \"proximo_estado.S5\" at FSM.vhd(35)" {  } { { "FSM.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FSM.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756130887702 "|top_level|FSM:Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.S4 FSM.vhd(35) " "Inferred latch for \"proximo_estado.S4\" at FSM.vhd(35)" {  } { { "FSM.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FSM.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756130887702 "|top_level|FSM:Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.S3 FSM.vhd(35) " "Inferred latch for \"proximo_estado.S3\" at FSM.vhd(35)" {  } { { "FSM.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FSM.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756130887702 "|top_level|FSM:Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.S2 FSM.vhd(35) " "Inferred latch for \"proximo_estado.S2\" at FSM.vhd(35)" {  } { { "FSM.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FSM.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756130887702 "|top_level|FSM:Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.S1 FSM.vhd(35) " "Inferred latch for \"proximo_estado.S1\" at FSM.vhd(35)" {  } { { "FSM.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FSM.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756130887702 "|top_level|FSM:Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.S0 FSM.vhd(35) " "Inferred latch for \"proximo_estado.S0\" at FSM.vhd(35)" {  } { { "FSM.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/FSM.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1756130887702 "|top_level|FSM:Control_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:Processor " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:Processor\"" {  } { { "top_level.vhd" "Processor" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756130887702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 Datapath:Processor\|mux2_1:Mx0 " "Elaborating entity \"mux2_1\" for hierarchy \"Datapath:Processor\|mux2_1:Mx0\"" {  } { { "Datapath.vhd" "Mx0" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/Datapath.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756130887702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD Datapath:Processor\|FlipFlopD:R_0 " "Elaborating entity \"FlipFlopD\" for hierarchy \"Datapath:Processor\|FlipFlopD:R_0\"" {  } { { "Datapath.vhd" "R_0" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/Datapath.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756130887718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 Datapath:Processor\|mux8_1:Mx8 " "Elaborating entity \"mux8_1\" for hierarchy \"Datapath:Processor\|mux8_1:Mx8\"" {  } { { "Datapath.vhd" "Mx8" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/Datapath.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756130887733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 Datapath:Processor\|mux4_1:Mx10 " "Elaborating entity \"mux4_1\" for hierarchy \"Datapath:Processor\|mux4_1:Mx10\"" {  } { { "Datapath.vhd" "Mx10" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/Datapath.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756130887733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Datapath:Processor\|ULA:instance_ULA " "Elaborating entity \"ULA\" for hierarchy \"Datapath:Processor\|ULA:instance_ULA\"" {  } { { "Datapath.vhd" "instance_ULA" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/Datapath.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756130887733 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sum ULA.vhd(30) " "VHDL Signal Declaration warning at ULA.vhd(30): used implicit default value for signal \"sum\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/ULA.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1756130887733 "|Datapath|ULA:instance_ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF Datapath:Processor\|ULA:instance_ULA\|FF:F0 " "Elaborating entity \"FF\" for hierarchy \"Datapath:Processor\|ULA:instance_ULA\|FF:F0\"" {  } { { "ULA.vhd" "F0" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/ULA.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756130887733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter Datapath:Processor\|shifter:instance_Shifter " "Elaborating entity \"shifter\" for hierarchy \"Datapath:Processor\|shifter:instance_Shifter\"" {  } { { "Datapath.vhd" "instance_Shifter" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/Datapath.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1756130887749 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[0\] GND " "Pin \"R0\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[1\] GND " "Pin \"R0\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[2\] GND " "Pin \"R0\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[3\] GND " "Pin \"R0\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[4\] GND " "Pin \"R0\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[5\] GND " "Pin \"R0\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[6\] GND " "Pin \"R0\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0\[7\] GND " "Pin \"R0\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[0\] GND " "Pin \"R1\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[1\] GND " "Pin \"R1\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[2\] GND " "Pin \"R1\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[3\] GND " "Pin \"R1\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[4\] GND " "Pin \"R1\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[5\] GND " "Pin \"R1\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[6\] GND " "Pin \"R1\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[7\] GND " "Pin \"R1\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[0\] GND " "Pin \"R2\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[1\] GND " "Pin \"R2\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[2\] GND " "Pin \"R2\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[3\] GND " "Pin \"R2\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[4\] GND " "Pin \"R2\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[5\] GND " "Pin \"R2\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[6\] GND " "Pin \"R2\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[7\] GND " "Pin \"R2\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R6\[0\] GND " "Pin \"R6\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R6\[1\] GND " "Pin \"R6\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R6\[2\] GND " "Pin \"R6\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R6\[3\] GND " "Pin \"R6\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R6\[4\] GND " "Pin \"R6\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R6\[5\] GND " "Pin \"R6\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R6\[6\] GND " "Pin \"R6\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R6\[7\] GND " "Pin \"R6\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R7\[0\] GND " "Pin \"R7\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R7\[1\] GND " "Pin \"R7\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R7\[2\] GND " "Pin \"R7\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R7\[3\] GND " "Pin \"R7\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R7\[4\] GND " "Pin \"R7\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R7\[5\] GND " "Pin \"R7\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R7\[6\] GND " "Pin \"R7\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R7\[7\] GND " "Pin \"R7\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|R7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[2\] GND " "Pin \"s\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/alunos/Desktop/RTL_Project/datapath/top_level.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1756130888186 "|top_level|s[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1756130888186 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1756130888233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1756130888374 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1756130888374 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1756130888405 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1756130888405 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1756130888405 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1756130888405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1756130888421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 25 11:08:08 2025 " "Processing ended: Mon Aug 25 11:08:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1756130888421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1756130888421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1756130888421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1756130888421 ""}
