$date
	Sun Oct 23 08:59:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#547804
b1111 !
1"
#547806
b1111 &
b1111 %
1$
#547807
0"
#547810
b101110 &
b101110 %
#547814
b10111 &
b10111 %
#547818
b1000110 &
b1000110 %
#547822
b100011 &
b100011 %
#547826
b1101010 &
b1101010 %
#547830
b110101 &
b110101 %
#547834
b10100000 &
b10100000 %
#547838
b1010000 &
b1010000 %
#547842
b101000 &
b101000 %
#547846
b10100 &
b10100 %
#547850
b1010 &
b1010 %
#547854
b101 &
b101 %
#547858
b10000 &
b10000 %
#547862
b1000 &
b1000 %
#547866
b100 &
b100 %
#547870
b10 &
b10 %
#547874
b1 &
b1 %
1#
#547878
b0 &
0#
b0 %
0$
#1516754
b1110 &
b1110 %
1$
b1110 !
1"
#1516755
0"
#1516758
b111 &
b111 %
#1516762
b10110 &
b10110 %
#1516766
b1011 &
b1011 %
#1516770
b100010 &
b100010 %
#1516774
b10001 &
b10001 %
#1516778
b110100 &
b110100 %
#1516782
b11010 &
b11010 %
#1516786
b1101 &
b1101 %
#1516790
b101000 &
b101000 %
#1516794
b10100 &
b10100 %
#1516798
b1010 &
b1010 %
#1516802
b101 &
b101 %
#1516806
b10000 &
b10000 %
#1516810
b1000 &
b1000 %
#1516814
b100 &
b100 %
#1516818
b10 &
b10 %
#1516822
b1 &
1#
b1 %
#1516826
b0 &
b0 %
0#
0$
#2490787
b1010 !
1"
#2490790
b1010 &
b1010 %
1$
#2490791
0"
#2490794
b101 &
b101 %
#2490798
b10000 &
b10000 %
#2490802
b1000 &
b1000 %
#2490806
b100 &
b100 %
#2490810
b10 &
b10 %
#2490814
b1 &
1#
b1 %
#2490818
b0 &
b0 %
0#
0$
#4500012
