Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Fri Dec  6 16:28:39 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.265       -4.948                     66                13199        0.075        0.000                      0                13199        3.000        0.000                       0                  4280  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.265       -4.948                     66                13199        0.075        0.000                      0                13199        7.192        0.000                       0                  4276  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           66  Failing Endpoints,  Worst Slack       -0.265ns,  Total Violation       -4.948ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.265ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y8_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.513ns  (logic 6.988ns (48.150%)  route 7.525ns (51.850%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 13.885 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.806    -0.734    pg/clk_65mhz
    SLICE_X45Y37         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          0.927     0.612    pg/bpm_reg_n_0_[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.299     0.911 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     0.911    pg/pixel_step_i_236_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.461 r  pg/pixel_step_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     1.461    pg/pixel_step_reg_i_217_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.575    pg/pixel_step_reg_i_196_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     1.689    pg/pixel_step_reg_i_167_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.803 r  pg/pixel_step_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.803    pg/pixel_step_reg_i_150_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.025 r  pg/pixel_step_reg_i_130/O[0]
                         net (fo=4, routed)           0.786     2.811    pg/pixel_step_reg_i_130_n_7
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.325     3.136 r  pg/pixel_step_i_157/O
                         net (fo=1, routed)           0.474     3.610    pg/pixel_step_i_157_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.328     3.938 r  pg/pixel_step_i_118/O
                         net (fo=1, routed)           0.000     3.938    pg/pixel_step_i_118_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.470 r  pg/pixel_step_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.470    pg/pixel_step_reg_i_72_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.584    pg/pixel_step_reg_i_50_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.897 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=6, routed)           0.673     5.570    pg_n_1756
    SLICE_X44Y46         LUT2 (Prop_lut2_I0_O)        0.306     5.876 r  pixel_step_i_139/O
                         net (fo=1, routed)           0.000     5.876    pixel_step_i_139_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.426 r  pixel_step_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.426    pixel_step_reg_i_97_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.760 r  pixel_step_reg_i_55/O[1]
                         net (fo=3, routed)           0.738     7.498    pg/notegen/pixel_step_i_42_0[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.303     7.801 r  pg/notegen/pixel_step_i_62/O
                         net (fo=1, routed)           0.000     7.801    pg/notegen/pixel_step_i_62_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.351 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.157     9.508    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.632 r  pg/notegen/pixel_step_i_29/O
                         net (fo=10, routed)          0.618    10.250    pg/notegen/pixel_step_i_29_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.374 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.379    10.753    pg/notegen/pixel_step_i_38_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.279    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.394    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.686 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.903    12.589    db1/CO[0]
    SLICE_X42Y51         LUT3 (Prop_lut3_I1_O)        0.321    12.910 r  db1/y8[9]_i_1/O
                         net (fo=10, routed)          0.869    13.779    pg/notegen/y8_reg[9]_3[0]
    SLICE_X30Y52         FDRE                                         r  pg/notegen/y8_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.521    13.885    pg/notegen/clk_65mhz
    SLICE_X30Y52         FDRE                                         r  pg/notegen/y8_reg[5]/C
                         clock pessimism              0.487    14.373    
                         clock uncertainty           -0.130    14.243    
    SLICE_X30Y52         FDRE (Setup_fdre_C_R)       -0.728    13.515    pg/notegen/y8_reg[5]
  -------------------------------------------------------------------
                         required time                         13.515    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                 -0.265    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.491ns  (logic 6.988ns (48.224%)  route 7.503ns (51.776%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.806    -0.734    pg/clk_65mhz
    SLICE_X45Y37         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          0.927     0.612    pg/bpm_reg_n_0_[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.299     0.911 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     0.911    pg/pixel_step_i_236_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.461 r  pg/pixel_step_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     1.461    pg/pixel_step_reg_i_217_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.575    pg/pixel_step_reg_i_196_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     1.689    pg/pixel_step_reg_i_167_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.803 r  pg/pixel_step_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.803    pg/pixel_step_reg_i_150_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.025 r  pg/pixel_step_reg_i_130/O[0]
                         net (fo=4, routed)           0.786     2.811    pg/pixel_step_reg_i_130_n_7
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.325     3.136 r  pg/pixel_step_i_157/O
                         net (fo=1, routed)           0.474     3.610    pg/pixel_step_i_157_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.328     3.938 r  pg/pixel_step_i_118/O
                         net (fo=1, routed)           0.000     3.938    pg/pixel_step_i_118_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.470 r  pg/pixel_step_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.470    pg/pixel_step_reg_i_72_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.584    pg/pixel_step_reg_i_50_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.897 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=6, routed)           0.673     5.570    pg_n_1756
    SLICE_X44Y46         LUT2 (Prop_lut2_I0_O)        0.306     5.876 r  pixel_step_i_139/O
                         net (fo=1, routed)           0.000     5.876    pixel_step_i_139_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.426 r  pixel_step_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.426    pixel_step_reg_i_97_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.760 r  pixel_step_reg_i_55/O[1]
                         net (fo=3, routed)           0.738     7.498    pg/notegen/pixel_step_i_42_0[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.303     7.801 r  pg/notegen/pixel_step_i_62/O
                         net (fo=1, routed)           0.000     7.801    pg/notegen/pixel_step_i_62_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.351 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.157     9.508    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.632 r  pg/notegen/pixel_step_i_29/O
                         net (fo=10, routed)          0.618    10.250    pg/notegen/pixel_step_i_29_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.374 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.379    10.753    pg/notegen/pixel_step_i_38_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.279    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.394    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.686 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.109    12.795    db1/CO[0]
    SLICE_X46Y56         LUT3 (Prop_lut3_I1_O)        0.321    13.116 r  db1/y4[9]_i_1/O
                         net (fo=10, routed)          0.641    13.757    pg/notegen/y4_reg[9]_3[0]
    SLICE_X47Y56         FDRE                                         r  pg/notegen/y4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.513    13.877    pg/notegen/clk_65mhz
    SLICE_X47Y56         FDRE                                         r  pg/notegen/y4_reg[0]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X47Y56         FDRE (Setup_fdre_C_R)       -0.633    13.602    pg/notegen/y4_reg[0]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.491ns  (logic 6.988ns (48.224%)  route 7.503ns (51.776%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.806    -0.734    pg/clk_65mhz
    SLICE_X45Y37         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          0.927     0.612    pg/bpm_reg_n_0_[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.299     0.911 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     0.911    pg/pixel_step_i_236_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.461 r  pg/pixel_step_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     1.461    pg/pixel_step_reg_i_217_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.575    pg/pixel_step_reg_i_196_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     1.689    pg/pixel_step_reg_i_167_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.803 r  pg/pixel_step_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.803    pg/pixel_step_reg_i_150_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.025 r  pg/pixel_step_reg_i_130/O[0]
                         net (fo=4, routed)           0.786     2.811    pg/pixel_step_reg_i_130_n_7
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.325     3.136 r  pg/pixel_step_i_157/O
                         net (fo=1, routed)           0.474     3.610    pg/pixel_step_i_157_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.328     3.938 r  pg/pixel_step_i_118/O
                         net (fo=1, routed)           0.000     3.938    pg/pixel_step_i_118_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.470 r  pg/pixel_step_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.470    pg/pixel_step_reg_i_72_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.584    pg/pixel_step_reg_i_50_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.897 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=6, routed)           0.673     5.570    pg_n_1756
    SLICE_X44Y46         LUT2 (Prop_lut2_I0_O)        0.306     5.876 r  pixel_step_i_139/O
                         net (fo=1, routed)           0.000     5.876    pixel_step_i_139_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.426 r  pixel_step_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.426    pixel_step_reg_i_97_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.760 r  pixel_step_reg_i_55/O[1]
                         net (fo=3, routed)           0.738     7.498    pg/notegen/pixel_step_i_42_0[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.303     7.801 r  pg/notegen/pixel_step_i_62/O
                         net (fo=1, routed)           0.000     7.801    pg/notegen/pixel_step_i_62_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.351 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.157     9.508    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.632 r  pg/notegen/pixel_step_i_29/O
                         net (fo=10, routed)          0.618    10.250    pg/notegen/pixel_step_i_29_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.374 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.379    10.753    pg/notegen/pixel_step_i_38_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.279    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.394    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.686 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.109    12.795    db1/CO[0]
    SLICE_X46Y56         LUT3 (Prop_lut3_I1_O)        0.321    13.116 r  db1/y4[9]_i_1/O
                         net (fo=10, routed)          0.641    13.757    pg/notegen/y4_reg[9]_3[0]
    SLICE_X47Y56         FDRE                                         r  pg/notegen/y4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.513    13.877    pg/notegen/clk_65mhz
    SLICE_X47Y56         FDRE                                         r  pg/notegen/y4_reg[1]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X47Y56         FDRE (Setup_fdre_C_R)       -0.633    13.602    pg/notegen/y4_reg[1]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.491ns  (logic 6.988ns (48.224%)  route 7.503ns (51.776%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.806    -0.734    pg/clk_65mhz
    SLICE_X45Y37         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          0.927     0.612    pg/bpm_reg_n_0_[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.299     0.911 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     0.911    pg/pixel_step_i_236_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.461 r  pg/pixel_step_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     1.461    pg/pixel_step_reg_i_217_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.575    pg/pixel_step_reg_i_196_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     1.689    pg/pixel_step_reg_i_167_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.803 r  pg/pixel_step_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.803    pg/pixel_step_reg_i_150_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.025 r  pg/pixel_step_reg_i_130/O[0]
                         net (fo=4, routed)           0.786     2.811    pg/pixel_step_reg_i_130_n_7
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.325     3.136 r  pg/pixel_step_i_157/O
                         net (fo=1, routed)           0.474     3.610    pg/pixel_step_i_157_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.328     3.938 r  pg/pixel_step_i_118/O
                         net (fo=1, routed)           0.000     3.938    pg/pixel_step_i_118_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.470 r  pg/pixel_step_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.470    pg/pixel_step_reg_i_72_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.584    pg/pixel_step_reg_i_50_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.897 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=6, routed)           0.673     5.570    pg_n_1756
    SLICE_X44Y46         LUT2 (Prop_lut2_I0_O)        0.306     5.876 r  pixel_step_i_139/O
                         net (fo=1, routed)           0.000     5.876    pixel_step_i_139_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.426 r  pixel_step_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.426    pixel_step_reg_i_97_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.760 r  pixel_step_reg_i_55/O[1]
                         net (fo=3, routed)           0.738     7.498    pg/notegen/pixel_step_i_42_0[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.303     7.801 r  pg/notegen/pixel_step_i_62/O
                         net (fo=1, routed)           0.000     7.801    pg/notegen/pixel_step_i_62_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.351 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.157     9.508    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.632 r  pg/notegen/pixel_step_i_29/O
                         net (fo=10, routed)          0.618    10.250    pg/notegen/pixel_step_i_29_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.374 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.379    10.753    pg/notegen/pixel_step_i_38_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.279    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.394    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.686 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.109    12.795    db1/CO[0]
    SLICE_X46Y56         LUT3 (Prop_lut3_I1_O)        0.321    13.116 r  db1/y4[9]_i_1/O
                         net (fo=10, routed)          0.641    13.757    pg/notegen/y4_reg[9]_3[0]
    SLICE_X47Y56         FDSE                                         r  pg/notegen/y4_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.513    13.877    pg/notegen/clk_65mhz
    SLICE_X47Y56         FDSE                                         r  pg/notegen/y4_reg[2]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X47Y56         FDSE (Setup_fdse_C_S)       -0.633    13.602    pg/notegen/y4_reg[2]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.491ns  (logic 6.988ns (48.224%)  route 7.503ns (51.776%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.806    -0.734    pg/clk_65mhz
    SLICE_X45Y37         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          0.927     0.612    pg/bpm_reg_n_0_[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.299     0.911 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     0.911    pg/pixel_step_i_236_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.461 r  pg/pixel_step_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     1.461    pg/pixel_step_reg_i_217_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.575    pg/pixel_step_reg_i_196_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     1.689    pg/pixel_step_reg_i_167_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.803 r  pg/pixel_step_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.803    pg/pixel_step_reg_i_150_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.025 r  pg/pixel_step_reg_i_130/O[0]
                         net (fo=4, routed)           0.786     2.811    pg/pixel_step_reg_i_130_n_7
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.325     3.136 r  pg/pixel_step_i_157/O
                         net (fo=1, routed)           0.474     3.610    pg/pixel_step_i_157_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.328     3.938 r  pg/pixel_step_i_118/O
                         net (fo=1, routed)           0.000     3.938    pg/pixel_step_i_118_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.470 r  pg/pixel_step_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.470    pg/pixel_step_reg_i_72_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.584    pg/pixel_step_reg_i_50_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.897 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=6, routed)           0.673     5.570    pg_n_1756
    SLICE_X44Y46         LUT2 (Prop_lut2_I0_O)        0.306     5.876 r  pixel_step_i_139/O
                         net (fo=1, routed)           0.000     5.876    pixel_step_i_139_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.426 r  pixel_step_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.426    pixel_step_reg_i_97_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.760 r  pixel_step_reg_i_55/O[1]
                         net (fo=3, routed)           0.738     7.498    pg/notegen/pixel_step_i_42_0[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.303     7.801 r  pg/notegen/pixel_step_i_62/O
                         net (fo=1, routed)           0.000     7.801    pg/notegen/pixel_step_i_62_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.351 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.157     9.508    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.632 r  pg/notegen/pixel_step_i_29/O
                         net (fo=10, routed)          0.618    10.250    pg/notegen/pixel_step_i_29_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.374 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.379    10.753    pg/notegen/pixel_step_i_38_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.279    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.394    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.686 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.109    12.795    db1/CO[0]
    SLICE_X46Y56         LUT3 (Prop_lut3_I1_O)        0.321    13.116 r  db1/y4[9]_i_1/O
                         net (fo=10, routed)          0.641    13.757    pg/notegen/y4_reg[9]_3[0]
    SLICE_X47Y56         FDSE                                         r  pg/notegen/y4_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.513    13.877    pg/notegen/clk_65mhz
    SLICE_X47Y56         FDSE                                         r  pg/notegen/y4_reg[3]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X47Y56         FDSE (Setup_fdse_C_S)       -0.633    13.602    pg/notegen/y4_reg[3]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.156ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.491ns  (logic 6.988ns (48.224%)  route 7.503ns (51.776%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.806    -0.734    pg/clk_65mhz
    SLICE_X45Y37         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          0.927     0.612    pg/bpm_reg_n_0_[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.299     0.911 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     0.911    pg/pixel_step_i_236_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.461 r  pg/pixel_step_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     1.461    pg/pixel_step_reg_i_217_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.575    pg/pixel_step_reg_i_196_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     1.689    pg/pixel_step_reg_i_167_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.803 r  pg/pixel_step_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.803    pg/pixel_step_reg_i_150_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.025 r  pg/pixel_step_reg_i_130/O[0]
                         net (fo=4, routed)           0.786     2.811    pg/pixel_step_reg_i_130_n_7
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.325     3.136 r  pg/pixel_step_i_157/O
                         net (fo=1, routed)           0.474     3.610    pg/pixel_step_i_157_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.328     3.938 r  pg/pixel_step_i_118/O
                         net (fo=1, routed)           0.000     3.938    pg/pixel_step_i_118_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.470 r  pg/pixel_step_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.470    pg/pixel_step_reg_i_72_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.584    pg/pixel_step_reg_i_50_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.897 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=6, routed)           0.673     5.570    pg_n_1756
    SLICE_X44Y46         LUT2 (Prop_lut2_I0_O)        0.306     5.876 r  pixel_step_i_139/O
                         net (fo=1, routed)           0.000     5.876    pixel_step_i_139_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.426 r  pixel_step_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.426    pixel_step_reg_i_97_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.760 r  pixel_step_reg_i_55/O[1]
                         net (fo=3, routed)           0.738     7.498    pg/notegen/pixel_step_i_42_0[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.303     7.801 r  pg/notegen/pixel_step_i_62/O
                         net (fo=1, routed)           0.000     7.801    pg/notegen/pixel_step_i_62_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.351 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.157     9.508    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.632 r  pg/notegen/pixel_step_i_29/O
                         net (fo=10, routed)          0.618    10.250    pg/notegen/pixel_step_i_29_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.374 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.379    10.753    pg/notegen/pixel_step_i_38_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.279    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.394    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.686 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         1.109    12.795    db1/CO[0]
    SLICE_X46Y56         LUT3 (Prop_lut3_I1_O)        0.321    13.116 r  db1/y4[9]_i_1/O
                         net (fo=10, routed)          0.641    13.757    pg/notegen/y4_reg[9]_3[0]
    SLICE_X47Y56         FDSE                                         r  pg/notegen/y4_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.513    13.877    pg/notegen/clk_65mhz
    SLICE_X47Y56         FDSE                                         r  pg/notegen/y4_reg[8]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X47Y56         FDSE (Setup_fdse_C_S)       -0.633    13.602    pg/notegen/y4_reg[8]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                 -0.156    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y0_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.483ns  (logic 6.990ns (48.262%)  route 7.493ns (51.738%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.806    -0.734    pg/clk_65mhz
    SLICE_X45Y37         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          0.927     0.612    pg/bpm_reg_n_0_[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.299     0.911 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     0.911    pg/pixel_step_i_236_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.461 r  pg/pixel_step_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     1.461    pg/pixel_step_reg_i_217_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.575    pg/pixel_step_reg_i_196_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     1.689    pg/pixel_step_reg_i_167_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.803 r  pg/pixel_step_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.803    pg/pixel_step_reg_i_150_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.025 r  pg/pixel_step_reg_i_130/O[0]
                         net (fo=4, routed)           0.786     2.811    pg/pixel_step_reg_i_130_n_7
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.325     3.136 r  pg/pixel_step_i_157/O
                         net (fo=1, routed)           0.474     3.610    pg/pixel_step_i_157_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.328     3.938 r  pg/pixel_step_i_118/O
                         net (fo=1, routed)           0.000     3.938    pg/pixel_step_i_118_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.470 r  pg/pixel_step_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.470    pg/pixel_step_reg_i_72_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.584    pg/pixel_step_reg_i_50_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.897 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=6, routed)           0.673     5.570    pg_n_1756
    SLICE_X44Y46         LUT2 (Prop_lut2_I0_O)        0.306     5.876 r  pixel_step_i_139/O
                         net (fo=1, routed)           0.000     5.876    pixel_step_i_139_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.426 r  pixel_step_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.426    pixel_step_reg_i_97_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.760 r  pixel_step_reg_i_55/O[1]
                         net (fo=3, routed)           0.738     7.498    pg/notegen/pixel_step_i_42_0[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.303     7.801 r  pg/notegen/pixel_step_i_62/O
                         net (fo=1, routed)           0.000     7.801    pg/notegen/pixel_step_i_62_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.351 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.157     9.508    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.632 r  pg/notegen/pixel_step_i_29/O
                         net (fo=10, routed)          0.618    10.250    pg/notegen/pixel_step_i_29_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.374 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.379    10.753    pg/notegen/pixel_step_i_38_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.279    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.394    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.686 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.974    12.660    db1/CO[0]
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.323    12.983 r  db1/y0[9]_i_1/O
                         net (fo=10, routed)          0.766    13.750    pg/notegen/y0_reg[9]_2[0]
    SLICE_X48Y54         FDSE                                         r  pg/notegen/y0_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.513    13.877    pg/notegen/clk_65mhz
    SLICE_X48Y54         FDSE                                         r  pg/notegen/y0_reg[2]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X48Y54         FDSE (Setup_fdse_C_S)       -0.631    13.604    pg/notegen/y0_reg[2]
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y0_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.483ns  (logic 6.990ns (48.262%)  route 7.493ns (51.738%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 13.877 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.806    -0.734    pg/clk_65mhz
    SLICE_X45Y37         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          0.927     0.612    pg/bpm_reg_n_0_[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.299     0.911 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     0.911    pg/pixel_step_i_236_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.461 r  pg/pixel_step_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     1.461    pg/pixel_step_reg_i_217_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.575    pg/pixel_step_reg_i_196_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     1.689    pg/pixel_step_reg_i_167_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.803 r  pg/pixel_step_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.803    pg/pixel_step_reg_i_150_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.025 r  pg/pixel_step_reg_i_130/O[0]
                         net (fo=4, routed)           0.786     2.811    pg/pixel_step_reg_i_130_n_7
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.325     3.136 r  pg/pixel_step_i_157/O
                         net (fo=1, routed)           0.474     3.610    pg/pixel_step_i_157_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.328     3.938 r  pg/pixel_step_i_118/O
                         net (fo=1, routed)           0.000     3.938    pg/pixel_step_i_118_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.470 r  pg/pixel_step_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.470    pg/pixel_step_reg_i_72_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.584    pg/pixel_step_reg_i_50_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.897 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=6, routed)           0.673     5.570    pg_n_1756
    SLICE_X44Y46         LUT2 (Prop_lut2_I0_O)        0.306     5.876 r  pixel_step_i_139/O
                         net (fo=1, routed)           0.000     5.876    pixel_step_i_139_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.426 r  pixel_step_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.426    pixel_step_reg_i_97_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.760 r  pixel_step_reg_i_55/O[1]
                         net (fo=3, routed)           0.738     7.498    pg/notegen/pixel_step_i_42_0[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.303     7.801 r  pg/notegen/pixel_step_i_62/O
                         net (fo=1, routed)           0.000     7.801    pg/notegen/pixel_step_i_62_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.351 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.157     9.508    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.632 r  pg/notegen/pixel_step_i_29/O
                         net (fo=10, routed)          0.618    10.250    pg/notegen/pixel_step_i_29_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.374 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.379    10.753    pg/notegen/pixel_step_i_38_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.279    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.394    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.686 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.974    12.660    db1/CO[0]
    SLICE_X49Y54         LUT3 (Prop_lut3_I1_O)        0.323    12.983 r  db1/y0[9]_i_1/O
                         net (fo=10, routed)          0.766    13.750    pg/notegen/y0_reg[9]_2[0]
    SLICE_X48Y54         FDSE                                         r  pg/notegen/y0_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.513    13.877    pg/notegen/clk_65mhz
    SLICE_X48Y54         FDSE                                         r  pg/notegen/y0_reg[3]/C
                         clock pessimism              0.487    14.365    
                         clock uncertainty           -0.130    14.235    
    SLICE_X48Y54         FDSE (Setup_fdse_C_S)       -0.631    13.604    pg/notegen/y0_reg[3]
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y14_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.479ns  (logic 6.990ns (48.277%)  route 7.489ns (51.723%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.806    -0.734    pg/clk_65mhz
    SLICE_X45Y37         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          0.927     0.612    pg/bpm_reg_n_0_[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.299     0.911 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     0.911    pg/pixel_step_i_236_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.461 r  pg/pixel_step_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     1.461    pg/pixel_step_reg_i_217_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.575    pg/pixel_step_reg_i_196_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     1.689    pg/pixel_step_reg_i_167_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.803 r  pg/pixel_step_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.803    pg/pixel_step_reg_i_150_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.025 r  pg/pixel_step_reg_i_130/O[0]
                         net (fo=4, routed)           0.786     2.811    pg/pixel_step_reg_i_130_n_7
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.325     3.136 r  pg/pixel_step_i_157/O
                         net (fo=1, routed)           0.474     3.610    pg/pixel_step_i_157_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.328     3.938 r  pg/pixel_step_i_118/O
                         net (fo=1, routed)           0.000     3.938    pg/pixel_step_i_118_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.470 r  pg/pixel_step_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.470    pg/pixel_step_reg_i_72_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.584    pg/pixel_step_reg_i_50_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.897 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=6, routed)           0.673     5.570    pg_n_1756
    SLICE_X44Y46         LUT2 (Prop_lut2_I0_O)        0.306     5.876 r  pixel_step_i_139/O
                         net (fo=1, routed)           0.000     5.876    pixel_step_i_139_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.426 r  pixel_step_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.426    pixel_step_reg_i_97_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.760 r  pixel_step_reg_i_55/O[1]
                         net (fo=3, routed)           0.738     7.498    pg/notegen/pixel_step_i_42_0[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.303     7.801 r  pg/notegen/pixel_step_i_62/O
                         net (fo=1, routed)           0.000     7.801    pg/notegen/pixel_step_i_62_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.351 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.157     9.508    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.632 r  pg/notegen/pixel_step_i_29/O
                         net (fo=10, routed)          0.618    10.250    pg/notegen/pixel_step_i_29_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.374 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.379    10.753    pg/notegen/pixel_step_i_38_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.279    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.394    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.686 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.923    12.609    db1/CO[0]
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.323    12.932 r  db1/y14[9]_i_1/O
                         net (fo=10, routed)          0.813    13.745    pg/notegen/y14_reg[9]_3[0]
    SLICE_X48Y51         FDRE                                         r  pg/notegen/y14_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.514    13.878    pg/notegen/clk_65mhz
    SLICE_X48Y51         FDRE                                         r  pg/notegen/y14_reg[0]/C
                         clock pessimism              0.487    14.366    
                         clock uncertainty           -0.130    14.236    
    SLICE_X48Y51         FDRE (Setup_fdre_C_R)       -0.631    13.605    pg/notegen/y14_reg[0]
  -------------------------------------------------------------------
                         required time                         13.605    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 pg/bpm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y14_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.479ns  (logic 6.990ns (48.277%)  route 7.489ns (51.723%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.806    -0.734    pg/clk_65mhz
    SLICE_X45Y37         FDRE                                         r  pg/bpm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.315 r  pg/bpm_reg[8]/Q
                         net (fo=22, routed)          0.927     0.612    pg/bpm_reg_n_0_[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I2_O)        0.299     0.911 r  pg/pixel_step_i_236/O
                         net (fo=1, routed)           0.000     0.911    pg/pixel_step_i_236_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.461 r  pg/pixel_step_reg_i_217/CO[3]
                         net (fo=1, routed)           0.000     1.461    pg/pixel_step_reg_i_217_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  pg/pixel_step_reg_i_196/CO[3]
                         net (fo=1, routed)           0.000     1.575    pg/pixel_step_reg_i_196_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     1.689    pg/pixel_step_reg_i_167_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.803 r  pg/pixel_step_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.803    pg/pixel_step_reg_i_150_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.025 r  pg/pixel_step_reg_i_130/O[0]
                         net (fo=4, routed)           0.786     2.811    pg/pixel_step_reg_i_130_n_7
    SLICE_X46Y42         LUT3 (Prop_lut3_I0_O)        0.325     3.136 r  pg/pixel_step_i_157/O
                         net (fo=1, routed)           0.474     3.610    pg/pixel_step_i_157_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I4_O)        0.328     3.938 r  pg/pixel_step_i_118/O
                         net (fo=1, routed)           0.000     3.938    pg/pixel_step_i_118_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.470 r  pg/pixel_step_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.470    pg/pixel_step_reg_i_72_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     4.584    pg/pixel_step_reg_i_50_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.897 r  pg/pixel_step_reg_i_46/O[3]
                         net (fo=6, routed)           0.673     5.570    pg_n_1756
    SLICE_X44Y46         LUT2 (Prop_lut2_I0_O)        0.306     5.876 r  pixel_step_i_139/O
                         net (fo=1, routed)           0.000     5.876    pixel_step_i_139_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.426 r  pixel_step_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.426    pixel_step_reg_i_97_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.760 r  pixel_step_reg_i_55/O[1]
                         net (fo=3, routed)           0.738     7.498    pg/notegen/pixel_step_i_42_0[1]
    SLICE_X43Y46         LUT4 (Prop_lut4_I1_O)        0.303     7.801 r  pg/notegen/pixel_step_i_62/O
                         net (fo=1, routed)           0.000     7.801    pg/notegen/pixel_step_i_62_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.351 r  pg/notegen/pixel_step_reg_i_25/CO[3]
                         net (fo=33, routed)          1.157     9.508    pg/notegen/pixel_step_reg_i_25_n_0
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.632 r  pg/notegen/pixel_step_i_29/O
                         net (fo=10, routed)          0.618    10.250    pg/notegen/pixel_step_i_29_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.124    10.374 r  pg/notegen/pixel_step_i_38/O
                         net (fo=1, routed)           0.379    10.753    pg/notegen/pixel_step_i_38_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.279 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.279    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.393 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.001    11.394    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.508 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.508    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.686 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=386, routed)         0.923    12.609    db1/CO[0]
    SLICE_X48Y51         LUT3 (Prop_lut3_I1_O)        0.323    12.932 r  db1/y14[9]_i_1/O
                         net (fo=10, routed)          0.813    13.745    pg/notegen/y14_reg[9]_3[0]
    SLICE_X48Y51         FDSE                                         r  pg/notegen/y14_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        1.514    13.878    pg/notegen/clk_65mhz
    SLICE_X48Y51         FDSE                                         r  pg/notegen/y14_reg[2]/C
                         clock pessimism              0.487    14.366    
                         clock uncertainty           -0.130    14.236    
    SLICE_X48Y51         FDSE (Setup_fdse_C_S)       -0.631    13.605    pg/notegen/y14_reg[2]
  -------------------------------------------------------------------
                         required time                         13.605    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                 -0.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pg/notegen/notepos/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/x23_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.368%)  route 0.168ns (50.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.635    -0.529    pg/notegen/notepos/clk_65mhz
    SLICE_X70Y49         FDRE                                         r  pg/notegen/notepos/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  pg/notegen/notepos/x_pos_reg[1]/Q
                         net (fo=32, routed)          0.168    -0.196    pg/notegen/x_pos[1]
    SLICE_X71Y50         FDRE                                         r  pg/notegen/x23_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.841    -0.832    pg/notegen/clk_65mhz
    SLICE_X71Y50         FDRE                                         r  pg/notegen/x23_reg[1]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X71Y50         FDRE (Hold_fdre_C_D)         0.057    -0.271    pg/notegen/x23_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pg/notegen/y0_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y0_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.971%)  route 0.247ns (57.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.564    -0.600    pg/notegen/clk_65mhz
    SLICE_X52Y55         FDSE                                         r  pg/notegen/y0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  pg/notegen/y0_reg[8]/Q
                         net (fo=13, routed)          0.247    -0.212    pg/notegen/Q[8]
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  pg/notegen/y0[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.167    pg/notegen/p_0_in__31[9]
    SLICE_X51Y57         FDSE                                         r  pg/notegen/y0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.834    -0.839    pg/notegen/clk_65mhz
    SLICE_X51Y57         FDSE                                         r  pg/notegen/y0_reg[9]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X51Y57         FDSE (Hold_fdse_C_D)         0.092    -0.243    pg/notegen/y0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pg/notegen/pixel_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/add_to_score_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.677%)  route 0.250ns (57.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.567    -0.597    pg/notegen/clk_65mhz
    SLICE_X49Y51         FDRE                                         r  pg/notegen/pixel_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  pg/notegen/pixel_step_reg/Q
                         net (fo=1, routed)           0.250    -0.206    pg/notegen/pixel_step
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.161 r  pg/notegen/add_to_score_i_1/O
                         net (fo=1, routed)           0.000    -0.161    pg/notegen_n_1716
    SLICE_X53Y52         FDRE                                         r  pg/add_to_score_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.835    -0.838    pg/clk_65mhz
    SLICE_X53Y52         FDRE                                         r  pg/add_to_score_reg/C
                         clock pessimism              0.504    -0.334    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.091    -0.243    pg/add_to_score_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pg/d1000/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.126ns (22.724%)  route 0.428ns (77.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.688    -0.476    pg/d1000/clk_65mhz
    DSP48_X2Y23          DSP48E1                                      r  pg/d1000/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126    -0.350 r  pg/d1000/image_addr_reg/P[7]
                         net (fo=14, routed)          0.428     0.079    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y9          RAMB36E1                                     r  pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.973    -0.700    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.196    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.013    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pg/d1000/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.126ns (22.683%)  route 0.429ns (77.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.688    -0.476    pg/d1000/clk_65mhz
    DSP48_X2Y23          DSP48E1                                      r  pg/d1000/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126    -0.350 r  pg/d1000/image_addr_reg/P[9]
                         net (fo=14, routed)          0.429     0.080    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y9          RAMB36E1                                     r  pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.973    -0.700    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.196    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.013    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pg/d1000/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.126ns (22.683%)  route 0.429ns (77.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.688    -0.476    pg/d1000/clk_65mhz
    DSP48_X2Y23          DSP48E1                                      r  pg/d1000/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126    -0.350 r  pg/d1000/image_addr_reg/P[1]
                         net (fo=14, routed)          0.429     0.080    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y9          RAMB36E1                                     r  pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.973    -0.700    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.196    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.013    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pg/d1000/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.126ns (22.643%)  route 0.430ns (77.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.688    -0.476    pg/d1000/clk_65mhz
    DSP48_X2Y23          DSP48E1                                      r  pg/d1000/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126    -0.350 r  pg/d1000/image_addr_reg/P[4]
                         net (fo=14, routed)          0.430     0.081    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y9          RAMB36E1                                     r  pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.973    -0.700    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.196    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.013    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pg/d1000/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.126ns (22.556%)  route 0.433ns (77.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.688    -0.476    pg/d1000/clk_65mhz
    DSP48_X2Y23          DSP48E1                                      r  pg/d1000/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126    -0.350 r  pg/d1000/image_addr_reg/P[3]
                         net (fo=14, routed)          0.433     0.083    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y9          RAMB36E1                                     r  pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.973    -0.700    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.196    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.013    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pg/d1000/image_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.126ns (22.476%)  route 0.435ns (77.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.688    -0.476    pg/d1000/clk_65mhz
    DSP48_X2Y23          DSP48E1                                      r  pg/d1000/image_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126    -0.350 r  pg/d1000/image_addr_reg/P[2]
                         net (fo=14, routed)          0.435     0.085    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y9          RAMB36E1                                     r  pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.973    -0.700    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.196    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.013    pg/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pg/notegen/notepos/x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/x23_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.155%)  route 0.191ns (53.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.635    -0.529    pg/notegen/notepos/clk_65mhz
    SLICE_X70Y49         FDRE                                         r  pg/notegen/notepos/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  pg/notegen/notepos/x_pos_reg[5]/Q
                         net (fo=32, routed)          0.191    -0.173    pg/notegen/x_pos[5]
    SLICE_X71Y51         FDRE                                         r  pg/notegen/x23_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4274, routed)        0.841    -0.832    pg/notegen/clk_65mhz
    SLICE_X71Y51         FDRE                                         r  pg/notegen/x23_reg[5]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X71Y51         FDRE (Hold_fdre_C_D)         0.055    -0.273    pg/notegen/x23_reg[5]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y12     pg/a9/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y12     pg/a9/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y13     pg/a10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y13     pg/a10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y1      pg/a3/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y1      pg/a3/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y0      pg/a6/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y0      pg/a6/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y28     pg/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y28     pg/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X67Y54     pg/a9/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y93     pg/hd/di100_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y93     pg/hd/di100_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y93     pg/hd/di100_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X68Y93     pg/hd/di100_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y51     pg/l2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y51     pg/l2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y51     pg/l2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y51     pg/notegen/ncolor18_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y51     pg/notegen/ncolor18_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y25     pg/a3/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y75     pg/d1000/pixel_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y66     db1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y25     pg/a3/pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y24     pg/a3/pixel_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y25     pg/a3/pixel_out_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y66     db1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y67     db1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y67     db1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X47Y67     db1/count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



