half_add.v,verilog,xil_defaultlib,../../../../langlang_fulladd.srcs/sources_1/ip/iphalf_add/sources_1/new/half_add.v,
iphalf_add.v,verilog,xil_defaultlib,../../../../langlang_fulladd.srcs/sources_1/ip/iphalf_add/sim/iphalf_add.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
