Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr  8 23:05:17 2023
| Host         : LAPTOP-3TB8KCCP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.429       -7.730                     22                 2274        0.048        0.000                      0                 2274        3.750        0.000                       0                   550  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.429       -7.730                     22                 2274        0.048        0.000                      0                 2274        3.750        0.000                       0                   550  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack       -0.429ns,  Total Violation       -7.730ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.429ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.384ns  (logic 2.865ns (53.216%)  route 2.519ns (46.784%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.626    10.228    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.578 f  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=2, routed)           0.599    12.178    mips/dp/r2D/rd20[18]
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.328    12.506 r  mips/dp/r2D/eq_carry__0_i_13/O
                         net (fo=1, routed)           0.977    13.483    mips/dp/r2D/eq_carry__0_i_13_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.607 r  mips/dp/r2D/eq_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.607    mips/dp/comp/eq_carry__1_0[2]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.005 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.005    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.233 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=2, routed)           0.458    14.691    mips/dp/r2D/CO[0]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.313    15.004 f  mips/dp/r2D/q[31]_i_4/O
                         net (fo=18, routed)          0.484    15.488    mips/dp/pcreg/q_reg[0]
    SLICE_X11Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.612 r  mips/dp/pcreg/q[21]_i_1/O
                         net (fo=1, routed)           0.000    15.612    mips/dp/r2D/q_reg[31]_3[10]
    SLICE_X11Y114        FDCE                                         r  mips/dp/r2D/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.506    14.928    mips/dp/r2D/CLK
    SLICE_X11Y114        FDCE                                         r  mips/dp/r2D/q_reg[21]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X11Y114        FDCE (Setup_fdce_C_D)        0.031    15.183    mips/dp/r2D/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -15.612    
  -------------------------------------------------------------------
                         slack                                 -0.429    

Slack (VIOLATED) :        -0.427ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.383ns  (logic 2.865ns (53.226%)  route 2.518ns (46.774%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.626    10.228    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.578 f  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=2, routed)           0.599    12.178    mips/dp/r2D/rd20[18]
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.328    12.506 r  mips/dp/r2D/eq_carry__0_i_13/O
                         net (fo=1, routed)           0.977    13.483    mips/dp/r2D/eq_carry__0_i_13_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.607 r  mips/dp/r2D/eq_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.607    mips/dp/comp/eq_carry__1_0[2]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.005 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.005    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.233 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=2, routed)           0.458    14.691    mips/dp/r2D/CO[0]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.313    15.004 f  mips/dp/r2D/q[31]_i_4/O
                         net (fo=18, routed)          0.483    15.487    mips/dp/pcreg/q_reg[0]
    SLICE_X11Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.611 r  mips/dp/pcreg/q[0]_i_1/O
                         net (fo=1, routed)           0.000    15.611    mips/dp/r2D/q_reg[31]_3[0]
    SLICE_X11Y114        FDCE                                         r  mips/dp/r2D/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.506    14.928    mips/dp/r2D/CLK
    SLICE_X11Y114        FDCE                                         r  mips/dp/r2D/q_reg[0]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X11Y114        FDCE (Setup_fdce_C_D)        0.032    15.184    mips/dp/r2D/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -15.611    
  -------------------------------------------------------------------
                         slack                                 -0.427    

Slack (VIOLATED) :        -0.415ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.370ns  (logic 2.865ns (53.351%)  route 2.505ns (46.649%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.626    10.228    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.578 f  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=2, routed)           0.599    12.178    mips/dp/r2D/rd20[18]
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.328    12.506 r  mips/dp/r2D/eq_carry__0_i_13/O
                         net (fo=1, routed)           0.977    13.483    mips/dp/r2D/eq_carry__0_i_13_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.607 r  mips/dp/r2D/eq_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.607    mips/dp/comp/eq_carry__1_0[2]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.005 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.005    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.233 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=2, routed)           0.458    14.691    mips/dp/r2D/CO[0]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.313    15.004 f  mips/dp/r2D/q[31]_i_4/O
                         net (fo=18, routed)          0.471    15.474    mips/dp/pcreg/q_reg[0]
    SLICE_X11Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.598 r  mips/dp/pcreg/q[5]_i_1/O
                         net (fo=1, routed)           0.000    15.598    mips/dp/r2D/q_reg[31]_3[4]
    SLICE_X11Y114        FDCE                                         r  mips/dp/r2D/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.506    14.928    mips/dp/r2D/CLK
    SLICE_X11Y114        FDCE                                         r  mips/dp/r2D/q_reg[5]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X11Y114        FDCE (Setup_fdce_C_D)        0.031    15.183    mips/dp/r2D/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -15.598    
  -------------------------------------------------------------------
                         slack                                 -0.415    

Slack (VIOLATED) :        -0.413ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.366ns  (logic 2.865ns (53.391%)  route 2.501ns (46.609%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.626    10.228    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.578 f  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=2, routed)           0.599    12.178    mips/dp/r2D/rd20[18]
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.328    12.506 r  mips/dp/r2D/eq_carry__0_i_13/O
                         net (fo=1, routed)           0.977    13.483    mips/dp/r2D/eq_carry__0_i_13_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.607 r  mips/dp/r2D/eq_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.607    mips/dp/comp/eq_carry__1_0[2]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.005 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.005    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.233 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=2, routed)           0.458    14.691    mips/dp/r2D/CO[0]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.313    15.004 f  mips/dp/r2D/q[31]_i_4/O
                         net (fo=18, routed)          0.467    15.470    mips/dp/pcreg/q_reg[0]
    SLICE_X11Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.594 r  mips/dp/pcreg/q[16]_i_1/O
                         net (fo=1, routed)           0.000    15.594    mips/dp/r2D/q_reg[31]_3[6]
    SLICE_X11Y114        FDCE                                         r  mips/dp/r2D/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.506    14.928    mips/dp/r2D/CLK
    SLICE_X11Y114        FDCE                                         r  mips/dp/r2D/q_reg[16]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X11Y114        FDCE (Setup_fdce_C_D)        0.029    15.181    mips/dp/r2D/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -15.594    
  -------------------------------------------------------------------
                         slack                                 -0.413    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.362ns  (logic 2.865ns (53.429%)  route 2.497ns (46.571%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.626    10.228    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.578 f  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=2, routed)           0.599    12.178    mips/dp/r2D/rd20[18]
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.328    12.506 r  mips/dp/r2D/eq_carry__0_i_13/O
                         net (fo=1, routed)           0.977    13.483    mips/dp/r2D/eq_carry__0_i_13_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.607 r  mips/dp/r2D/eq_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.607    mips/dp/comp/eq_carry__1_0[2]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.005 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.005    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.233 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=2, routed)           0.458    14.691    mips/dp/r2D/CO[0]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.313    15.004 f  mips/dp/r2D/q[31]_i_4/O
                         net (fo=18, routed)          0.463    15.467    mips/dp/pcreg/q_reg[0]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.124    15.591 r  mips/dp/pcreg/q[23]_i_1/O
                         net (fo=1, routed)           0.000    15.591    mips/dp/r2D/q_reg[31]_3[12]
    SLICE_X9Y113         FDCE                                         r  mips/dp/r2D/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.503    14.925    mips/dp/r2D/CLK
    SLICE_X9Y113         FDCE                                         r  mips/dp/r2D/q_reg[23]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y113         FDCE (Setup_fdce_C_D)        0.031    15.180    mips/dp/r2D/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -15.591    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.358ns  (logic 2.865ns (53.469%)  route 2.493ns (46.531%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.626    10.228    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.578 f  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=2, routed)           0.599    12.178    mips/dp/r2D/rd20[18]
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.328    12.506 r  mips/dp/r2D/eq_carry__0_i_13/O
                         net (fo=1, routed)           0.977    13.483    mips/dp/r2D/eq_carry__0_i_13_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.607 r  mips/dp/r2D/eq_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.607    mips/dp/comp/eq_carry__1_0[2]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.005 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.005    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.233 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=2, routed)           0.458    14.691    mips/dp/r2D/CO[0]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.313    15.004 f  mips/dp/r2D/q[31]_i_4/O
                         net (fo=18, routed)          0.459    15.463    mips/dp/pcreg/q_reg[0]
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.124    15.587 r  mips/dp/pcreg/q[28]_i_1/O
                         net (fo=1, routed)           0.000    15.587    mips/dp/r2D/q_reg[31]_3[15]
    SLICE_X9Y113         FDCE                                         r  mips/dp/r2D/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.503    14.925    mips/dp/r2D/CLK
    SLICE_X9Y113         FDCE                                         r  mips/dp/r2D/q_reg[28]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y113         FDCE (Setup_fdce_C_D)        0.029    15.178    mips/dp/r2D/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.407ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.359ns  (logic 2.865ns (53.459%)  route 2.494ns (46.541%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.626    10.228    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.578 f  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=2, routed)           0.599    12.178    mips/dp/r2D/rd20[18]
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.328    12.506 r  mips/dp/r2D/eq_carry__0_i_13/O
                         net (fo=1, routed)           0.977    13.483    mips/dp/r2D/eq_carry__0_i_13_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.607 r  mips/dp/r2D/eq_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.607    mips/dp/comp/eq_carry__1_0[2]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.005 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.005    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.233 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=2, routed)           0.458    14.691    mips/dp/r2D/CO[0]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.313    15.004 f  mips/dp/r2D/q[31]_i_4/O
                         net (fo=18, routed)          0.460    15.464    mips/dp/pcreg/q_reg[0]
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.124    15.588 r  mips/dp/pcreg/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.588    mips/dp/r2D/q_reg[31]_3[2]
    SLICE_X9Y112         FDCE                                         r  mips/dp/r2D/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.504    14.926    mips/dp/r2D/CLK
    SLICE_X9Y112         FDCE                                         r  mips/dp/r2D/q_reg[2]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X9Y112         FDCE (Setup_fdce_C_D)        0.031    15.181    mips/dp/r2D/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                 -0.407    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.358ns  (logic 2.865ns (53.469%)  route 2.493ns (46.531%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.626    10.228    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.578 f  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=2, routed)           0.599    12.178    mips/dp/r2D/rd20[18]
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.328    12.506 r  mips/dp/r2D/eq_carry__0_i_13/O
                         net (fo=1, routed)           0.977    13.483    mips/dp/r2D/eq_carry__0_i_13_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.607 r  mips/dp/r2D/eq_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.607    mips/dp/comp/eq_carry__1_0[2]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.005 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.005    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.233 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=2, routed)           0.458    14.691    mips/dp/r2D/CO[0]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.313    15.004 f  mips/dp/r2D/q[31]_i_4/O
                         net (fo=18, routed)          0.459    15.463    mips/dp/pcreg/q_reg[0]
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.124    15.587 r  mips/dp/pcreg/q[18]_i_1/O
                         net (fo=1, routed)           0.000    15.587    mips/dp/r2D/q_reg[31]_3[8]
    SLICE_X9Y112         FDCE                                         r  mips/dp/r2D/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.504    14.926    mips/dp/r2D/CLK
    SLICE_X9Y112         FDCE                                         r  mips/dp/r2D/q_reg[18]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X9Y112         FDCE (Setup_fdce_C_D)        0.032    15.182    mips/dp/r2D/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.381ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.380ns  (logic 2.861ns (53.181%)  route 2.519ns (46.819%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.626    10.228    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.578 f  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=2, routed)           0.599    12.178    mips/dp/r2D/rd20[18]
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.328    12.506 r  mips/dp/r2D/eq_carry__0_i_13/O
                         net (fo=1, routed)           0.977    13.483    mips/dp/r2D/eq_carry__0_i_13_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.607 r  mips/dp/r2D/eq_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.607    mips/dp/comp/eq_carry__1_0[2]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.005 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.005    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.233 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=2, routed)           0.458    14.691    mips/dp/r2D/CO[0]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.313    15.004 f  mips/dp/r2D/q[31]_i_4/O
                         net (fo=18, routed)          0.484    15.488    mips/dp/pcreg/q_reg[0]
    SLICE_X11Y114        LUT5 (Prop_lut5_I4_O)        0.120    15.608 r  mips/dp/pcreg/q[22]_i_1/O
                         net (fo=1, routed)           0.000    15.608    mips/dp/r2D/q_reg[31]_3[11]
    SLICE_X11Y114        FDCE                                         r  mips/dp/r2D/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.506    14.928    mips/dp/r2D/CLK
    SLICE_X11Y114        FDCE                                         r  mips/dp/r2D/q_reg[22]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X11Y114        FDCE (Setup_fdce_C_D)        0.075    15.227    mips/dp/r2D/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -15.608    
  -------------------------------------------------------------------
                         slack                                 -0.381    

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.376ns  (logic 2.858ns (53.165%)  route 2.518ns (46.835%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.626    10.228    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X14Y112        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.578 f  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/O
                         net (fo=2, routed)           0.599    12.178    mips/dp/r2D/rd20[18]
    SLICE_X13Y111        LUT4 (Prop_lut4_I1_O)        0.328    12.506 r  mips/dp/r2D/eq_carry__0_i_13/O
                         net (fo=1, routed)           0.977    13.483    mips/dp/r2D/eq_carry__0_i_13_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I2_O)        0.124    13.607 r  mips/dp/r2D/eq_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.607    mips/dp/comp/eq_carry__1_0[2]
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.005 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.005    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.233 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=2, routed)           0.458    14.691    mips/dp/r2D/CO[0]
    SLICE_X9Y113         LUT6 (Prop_lut6_I3_O)        0.313    15.004 f  mips/dp/r2D/q[31]_i_4/O
                         net (fo=18, routed)          0.483    15.487    mips/dp/pcreg/q_reg[0]
    SLICE_X11Y114        LUT5 (Prop_lut5_I4_O)        0.117    15.604 r  mips/dp/pcreg/q[1]_i_1/O
                         net (fo=1, routed)           0.000    15.604    mips/dp/r2D/q_reg[31]_3[1]
    SLICE_X11Y114        FDCE                                         r  mips/dp/r2D/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.506    14.928    mips/dp/r2D/CLK
    SLICE_X11Y114        FDCE                                         r  mips/dp/r2D/q_reg[1]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X11Y114        FDCE (Setup_fdce_C_D)        0.075    15.227    mips/dp/r2D/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 -0.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dmd/io/status_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/pReadData_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.414ns  (logic 0.191ns (46.111%)  route 0.223ns (53.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 6.524 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.605     6.524    dmd/io/clk
    SLICE_X0Y99          FDRE                                         r  dmd/io/status_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.146     6.670 r  dmd/io/status_reg[0]/Q
                         net (fo=1, routed)           0.223     6.894    dmd/io/status_reg_n_0_[0]
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.045     6.939 r  dmd/io/pReadData[0]_i_1/O
                         net (fo=1, routed)           0.000     6.939    dmd/io/pReadData[0]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  dmd/io/pReadData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.872     7.037    dmd/io/clk
    SLICE_X1Y100         FDRE                                         r  dmd/io/pReadData_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.245     6.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.099     6.890    dmd/io/pReadData_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.890    
                         arrival time                           6.939    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.309%)  route 0.295ns (67.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.597     1.516    mips/dp/r2M/CLK
    SLICE_X5Y105         FDCE                                         r  mips/dp/r2M/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/r2M/q_reg[2]/Q
                         net (fo=143, routed)         0.295     1.953    dmd/dmem/RAM_reg_0_255_10_10/A0
    SLICE_X2Y105         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.871     2.036    dmd/dmem/RAM_reg_0_255_10_10/WCLK
    SLICE_X2Y105         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y105         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.866    dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.309%)  route 0.295ns (67.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.597     1.516    mips/dp/r2M/CLK
    SLICE_X5Y105         FDCE                                         r  mips/dp/r2M/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/r2M/q_reg[2]/Q
                         net (fo=143, routed)         0.295     1.953    dmd/dmem/RAM_reg_0_255_10_10/A0
    SLICE_X2Y105         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.871     2.036    dmd/dmem/RAM_reg_0_255_10_10/WCLK
    SLICE_X2Y105         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y105         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.866    dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.309%)  route 0.295ns (67.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.597     1.516    mips/dp/r2M/CLK
    SLICE_X5Y105         FDCE                                         r  mips/dp/r2M/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/r2M/q_reg[2]/Q
                         net (fo=143, routed)         0.295     1.953    dmd/dmem/RAM_reg_0_255_10_10/A0
    SLICE_X2Y105         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.871     2.036    dmd/dmem/RAM_reg_0_255_10_10/WCLK
    SLICE_X2Y105         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_C/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y105         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.866    dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.309%)  route 0.295ns (67.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.597     1.516    mips/dp/r2M/CLK
    SLICE_X5Y105         FDCE                                         r  mips/dp/r2M/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/r2M/q_reg[2]/Q
                         net (fo=143, routed)         0.295     1.953    dmd/dmem/RAM_reg_0_255_10_10/A0
    SLICE_X2Y105         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.871     2.036    dmd/dmem/RAM_reg_0_255_10_10/WCLK
    SLICE_X2Y105         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y105         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.866    dmd/dmem/RAM_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mips/dp/r1M/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_23_23/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.520%)  route 0.120ns (48.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.565     1.484    mips/dp/r1M/CLK
    SLICE_X9Y114         FDCE                                         r  mips/dp/r1M/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDCE (Prop_fdce_C_Q)         0.128     1.612 r  mips/dp/r1M/q_reg[23]/Q
                         net (fo=4, routed)           0.120     1.733    dmd/dmem/RAM_reg_0_255_23_23/D
    SLICE_X10Y114        RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_23_23/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.835     2.000    dmd/dmem/RAM_reg_0_255_23_23/WCLK
    SLICE_X10Y114        RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_23_23/RAMS64E_D/CLK
                         clock pessimism             -0.479     1.520    
    SLICE_X10Y114        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090     1.610    dmd/dmem/RAM_reg_0_255_23_23/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.294%)  route 0.200ns (58.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.597     1.516    mips/dp/r2M/CLK
    SLICE_X7Y104         FDCE                                         r  mips/dp/r2M/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/r2M/q_reg[6]/Q
                         net (fo=133, routed)         0.200     1.858    dmd/dmem/RAM_reg_0_255_9_9/A4
    SLICE_X6Y104         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.867     2.033    dmd/dmem/RAM_reg_0_255_9_9/WCLK
    SLICE_X6Y104         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_A/CLK
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y104         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.729    dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.294%)  route 0.200ns (58.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.597     1.516    mips/dp/r2M/CLK
    SLICE_X7Y104         FDCE                                         r  mips/dp/r2M/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/r2M/q_reg[6]/Q
                         net (fo=133, routed)         0.200     1.858    dmd/dmem/RAM_reg_0_255_9_9/A4
    SLICE_X6Y104         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.867     2.033    dmd/dmem/RAM_reg_0_255_9_9/WCLK
    SLICE_X6Y104         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_B/CLK
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y104         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.729    dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.294%)  route 0.200ns (58.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.597     1.516    mips/dp/r2M/CLK
    SLICE_X7Y104         FDCE                                         r  mips/dp/r2M/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/r2M/q_reg[6]/Q
                         net (fo=133, routed)         0.200     1.858    dmd/dmem/RAM_reg_0_255_9_9/A4
    SLICE_X6Y104         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.867     2.033    dmd/dmem/RAM_reg_0_255_9_9/WCLK
    SLICE_X6Y104         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_C/CLK
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y104         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.729    dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.294%)  route 0.200ns (58.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.597     1.516    mips/dp/r2M/CLK
    SLICE_X7Y104         FDCE                                         r  mips/dp/r2M/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/r2M/q_reg[6]/Q
                         net (fo=133, routed)         0.200     1.858    dmd/dmem/RAM_reg_0_255_9_9/A4
    SLICE_X6Y104         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.867     2.033    dmd/dmem/RAM_reg_0_255_9_9/WCLK
    SLICE_X6Y104         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.503     1.529    
    SLICE_X6Y104         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.729    dmd/dmem/RAM_reg_0_255_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y102    dmd/io/led1_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y101    dmd/io/led1_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y100    dmd/io/led_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y98     dmd/io/led_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y98     dmd/io/led_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y99     dmd/io/led_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y98     dmd/io/led_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y99     dmd/io/led_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y100    dmd/io/led_reg[4]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y113    dmd/dmem/RAM_reg_0_255_27_27/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    dmd/dmem/RAM_reg_0_255_25_25/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    dmd/dmem/RAM_reg_0_255_25_25/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    dmd/dmem/RAM_reg_0_255_25_25/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    dmd/dmem/RAM_reg_0_255_25_25/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y113    dmd/dmem/RAM_reg_0_255_27_27/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y113    dmd/dmem/RAM_reg_0_255_27_27/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y113    dmd/dmem/RAM_reg_0_255_27_27/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y101    dmd/dmem/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y104   dmd/dmem/RAM_reg_0_255_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    dmd/dmem/RAM_reg_0_255_29_29/RAMS64E_A/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y115    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y115    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y115    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y115    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y115    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y115    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y115    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    dmd/dmem/RAM_reg_0_255_29_29/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    dmd/dmem/RAM_reg_0_255_29_29/RAMS64E_C/CLK



