INFO: [VRFC 10-163] Analyzing VHDL file "C:/Repo/ECE238/Lab2B/Lab2B.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fulladder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Repo/ECE238/Lab2B/Lab2B.srcs/sim_1/new/bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bench'
