{"critical_paths": [{"from": "posedge osc_25_1M$SB_IO_OUT", "path": [{"delay": 1.3899999856948853, "from": {"cell": "cars_inst.lane5_car2_x_SB_DFFESR_Q_1_D_SB_LUT4_O_LC", "loc": [14, 4], "port": "O"}, "to": {"cell": "cars_inst.lane5_car2_x_SB_DFFESR_Q_1_D_SB_LUT4_O_LC", "loc": [14, 4], "port": "O"}, "type": "clk-to-q"}, {"delay": 1.7610000371932983, "from": {"cell": "cars_inst.lane5_car2_x_SB_DFFESR_Q_1_D_SB_LUT4_O_LC", "loc": [14, 4], "port": "O"}, "net": "lane5_car2_x[5]", "sources": ["top.sv:81.45-81.57"], "to": {"cell": "$nextpnr_ICESTORM_LC_364", "loc": [15, 4], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "$nextpnr_ICESTORM_LC_364", "loc": [15, 4], "port": "I1"}, "to": {"cell": "$nextpnr_ICESTORM_LC_364", "loc": [15, 4], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "$nextpnr_ICESTORM_LC_364", "loc": [15, 4], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_364$O", "sources": [], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_LC", "loc": [15, 4], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_LC", "loc": [15, 4], "port": "CIN"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_LC", "loc": [15, 4], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_LC", "loc": [15, 4], "port": "COUT"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI", "sources": ["top.sv:216.24-216.51", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_LC", "loc": [15, 4], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_LC", "loc": [15, 4], "port": "CIN"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_LC", "loc": [15, 4], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_LC", "loc": [15, 4], "port": "COUT"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI", "sources": ["top.sv:216.24-216.51", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_LC", "loc": [15, 4], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_LC", "loc": [15, 4], "port": "CIN"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_LC", "loc": [15, 4], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_LC", "loc": [15, 4], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_365$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_365", "loc": [15, 4], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_365", "loc": [15, 4], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_365", "loc": [15, 4], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "$nextpnr_ICESTORM_LC_365", "loc": [15, 4], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3", "sources": ["top.sv:216.24-216.51", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO$CARRY", "loc": [14, 3], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO$CARRY", "loc": [14, 3], "port": "I3"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO$CARRY", "loc": [14, 3], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO$CARRY", "loc": [14, 3], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1", "sources": [], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1$CARRY", "loc": [12, 4], "port": "I2"}, "type": "routing"}, {"delay": 0.60900002717971802, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1$CARRY", "loc": [12, 4], "port": "I2"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1$CARRY", "loc": [12, 4], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1$CARRY", "loc": [12, 4], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_306$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_306", "loc": [12, 4], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_306", "loc": [12, 4], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_306", "loc": [12, 4], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "$nextpnr_ICESTORM_LC_306", "loc": [12, 4], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_LC", "loc": [13, 4], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_LC", "loc": [13, 4], "port": "I2"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_LC", "loc": [13, 4], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I2_LC", "loc": [13, 4], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [14, 7], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [14, 7], "port": "I3"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [14, 7], "port": "O"}, "type": "logic"}, {"delay": 2.9920001029968262, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [14, 7], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [14, 11], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [14, 11], "port": "I3"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [14, 11], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_LC", "loc": [14, 11], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [13, 12], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [13, 12], "port": "I3"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [13, 12], "port": "O"}, "type": "logic"}, {"delay": 3.5999999046325684, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_LC", "loc": [13, 12], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [13, 20], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [13, 20], "port": "I3"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [13, 20], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [13, 20], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_I2_O[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.initialized_SB_LUT4_I2_I3_SB_LUT4_O_LC", "loc": [14, 19], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.initialized_SB_LUT4_I2_I3_SB_LUT4_O_LC", "loc": [14, 19], "port": "I3"}, "to": {"cell": "frog.initialized_SB_LUT4_I2_I3_SB_LUT4_O_LC", "loc": [14, 19], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "frog.initialized_SB_LUT4_I2_I3_SB_LUT4_O_LC", "loc": [14, 19], "port": "O"}, "net": "frog.initialized_SB_LUT4_I2_I3[1]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.initialized_SB_LUT4_I2_LC", "loc": [15, 20], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.initialized_SB_LUT4_I2_LC", "loc": [15, 20], "port": "I3"}, "to": {"cell": "frog.initialized_SB_LUT4_I2_LC", "loc": [15, 20], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "frog.initialized_SB_LUT4_I2_LC", "loc": [15, 20], "port": "O"}, "net": "frog.initialized_SB_LUT4_I2_O[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_LC", "loc": [14, 21], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_LC", "loc": [14, 21], "port": "I3"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_LC", "loc": [14, 21], "port": "O"}, "type": "logic"}, {"delay": 3.0959999561309814, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_LC", "loc": [14, 21], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O", "sources": [], "to": {"cell": "frog.next_y_SB_DFFESS_Q_2_D_SB_LUT4_O_LC", "loc": [13, 22], "port": "CEN"}, "type": "routing"}, {"delay": 0.10000000149011612, "from": {"cell": "frog.next_y_SB_DFFESS_Q_2_D_SB_LUT4_O_LC", "loc": [13, 22], "port": "CEN"}, "to": {"cell": "frog.next_y_SB_DFFESS_Q_2_D_SB_LUT4_O_LC", "loc": [13, 22], "port": "CEN"}, "type": "setup"}], "to": "posedge osc_25_1M$SB_IO_OUT"}, {"from": "<async>", "path": [{"delay": 0, "from": {"cell": "button_reset$sb_io", "loc": [16, 31], "port": "D_IN_0"}, "to": {"cell": "button_reset$sb_io", "loc": [16, 31], "port": "D_IN_0"}, "type": "source"}, {"delay": 4.3410000801086426, "from": {"cell": "button_reset$sb_io", "loc": [16, 31], "port": "D_IN_0"}, "net": "button_reset$SB_IO_IN", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [13, 20], "port": "I0"}, "type": "routing"}, {"delay": 1.284000039100647, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [13, 20], "port": "I0"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [13, 20], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_I2_LC", "loc": [13, 20], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_I2_O[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.initialized_SB_LUT4_I2_I3_SB_LUT4_O_LC", "loc": [14, 19], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.initialized_SB_LUT4_I2_I3_SB_LUT4_O_LC", "loc": [14, 19], "port": "I3"}, "to": {"cell": "frog.initialized_SB_LUT4_I2_I3_SB_LUT4_O_LC", "loc": [14, 19], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "frog.initialized_SB_LUT4_I2_I3_SB_LUT4_O_LC", "loc": [14, 19], "port": "O"}, "net": "frog.initialized_SB_LUT4_I2_I3[1]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.initialized_SB_LUT4_I2_LC", "loc": [15, 20], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.initialized_SB_LUT4_I2_LC", "loc": [15, 20], "port": "I3"}, "to": {"cell": "frog.initialized_SB_LUT4_I2_LC", "loc": [15, 20], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "frog.initialized_SB_LUT4_I2_LC", "loc": [15, 20], "port": "O"}, "net": "frog.initialized_SB_LUT4_I2_O[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_LC", "loc": [14, 21], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_LC", "loc": [14, 21], "port": "I3"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_LC", "loc": [14, 21], "port": "O"}, "type": "logic"}, {"delay": 3.0959999561309814, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_LC", "loc": [14, 21], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I1_O", "sources": [], "to": {"cell": "frog.next_y_SB_DFFESS_Q_2_D_SB_LUT4_O_LC", "loc": [13, 22], "port": "CEN"}, "type": "routing"}, {"delay": 0.10000000149011612, "from": {"cell": "frog.next_y_SB_DFFESS_Q_2_D_SB_LUT4_O_LC", "loc": [13, 22], "port": "CEN"}, "to": {"cell": "frog.next_y_SB_DFFESS_Q_2_D_SB_LUT4_O_LC", "loc": [13, 22], "port": "CEN"}, "type": "setup"}], "to": "posedge osc_25_1M$SB_IO_OUT"}, {"from": "posedge osc_25_1M$SB_IO_OUT", "path": [{"delay": 1.3899999856948853, "from": {"cell": "vga.colPos_SB_DFFSR_Q_7_D_SB_LUT4_O_LC", "loc": [3, 14], "port": "O"}, "to": {"cell": "vga.colPos_SB_DFFSR_Q_7_D_SB_LUT4_O_LC", "loc": [3, 14], "port": "O"}, "type": "clk-to-q"}, {"delay": 4.2480001449584961, "from": {"cell": "vga.colPos_SB_DFFSR_Q_7_D_SB_LUT4_O_LC", "loc": [3, 14], "port": "O"}, "net": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]", "sources": ["window.sv:3.23-3.29"], "to": {"cell": "$nextpnr_ICESTORM_LC_142", "loc": [2, 26], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "$nextpnr_ICESTORM_LC_142", "loc": [2, 26], "port": "I1"}, "to": {"cell": "$nextpnr_ICESTORM_LC_142", "loc": [2, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "$nextpnr_ICESTORM_LC_142", "loc": [2, 26], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_142$O", "sources": [], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [2, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [2, 26], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [2, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [2, 26], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3", "sources": ["ui_gen.sv:80.33-80.56", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_LC", "loc": [2, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_LC", "loc": [2, 26], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_LC", "loc": [2, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_LC", "loc": [2, 26], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["ui_gen.sv:80.33-80.56", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [2, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [2, 26], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [2, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [2, 26], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3", "sources": ["ui_gen.sv:80.33-80.56", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [2, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [2, 26], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [2, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [2, 26], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO", "sources": ["ui_gen.sv:80.33-80.56", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [2, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [2, 26], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [2, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC", "loc": [2, 26], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["ui_gen.sv:80.33-80.56", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [2, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [2, 26], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [2, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [2, 26], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["ui_gen.sv:80.33-80.56", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [2, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [2, 26], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [2, 26], "port": "COUT"}, "type": "logic"}, {"delay": 1.218000054359436, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [2, 26], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_143$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_143", "loc": [2, 27], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_143", "loc": [2, 27], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_143", "loc": [2, 27], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "$nextpnr_ICESTORM_LC_143", "loc": [2, 27], "port": "O"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_I0$CARRY", "loc": [3, 25], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_I0$CARRY", "loc": [3, 25], "port": "I3"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_I0$CARRY", "loc": [3, 25], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_I0$CARRY", "loc": [3, 25], "port": "O"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:8.8-8.10"], "to": {"cell": "$nextpnr_ICESTORM_LC_76", "loc": [3, 25], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "$nextpnr_ICESTORM_LC_76", "loc": [3, 25], "port": "I1"}, "to": {"cell": "$nextpnr_ICESTORM_LC_76", "loc": [3, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "$nextpnr_ICESTORM_LC_76", "loc": [3, 25], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_76$O", "sources": [], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_CI$CARRY", "loc": [3, 25], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_CI$CARRY", "loc": [3, 25], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_CI$CARRY", "loc": [3, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_CI$CARRY", "loc": [3, 25], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_CI_CO", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_I0$CARRY", "loc": [3, 25], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_I0$CARRY", "loc": [3, 25], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_I0$CARRY", "loc": [3, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_I0$CARRY", "loc": [3, 25], "port": "COUT"}, "net": "$nextpnr_ICESTORM_LC_77$I3", "sources": [], "to": {"cell": "$nextpnr_ICESTORM_LC_77", "loc": [3, 25], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "$nextpnr_ICESTORM_LC_77", "loc": [3, 25], "port": "I3"}, "to": {"cell": "$nextpnr_ICESTORM_LC_77", "loc": [3, 25], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "$nextpnr_ICESTORM_LC_77", "loc": [3, 25], "port": "O"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_CARRY_I0_CO", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [2, 26], "port": "I0"}, "type": "routing"}, {"delay": 1.284000039100647, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [2, 26], "port": "I0"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [2, 26], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [2, 26], "port": "O"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_I0[0]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI$CARRY", "loc": [1, 27], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI$CARRY", "loc": [1, 27], "port": "I1"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI$CARRY", "loc": [1, 27], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI$CARRY", "loc": [1, 27], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [1, 27], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [1, 27], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [1, 27], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI$CARRY", "loc": [1, 27], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI_CO", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [1, 27], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [1, 27], "port": "I3"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [1, 27], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [1, 27], "port": "O"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI$CARRY", "loc": [1, 26], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI$CARRY", "loc": [1, 26], "port": "I3"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI$CARRY", "loc": [1, 26], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI$CARRY", "loc": [1, 26], "port": "O"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI$CARRY", "loc": [1, 26], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI$CARRY", "loc": [1, 26], "port": "I1"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI$CARRY", "loc": [1, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI$CARRY", "loc": [1, 26], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1_SB_LUT4_O_LC", "loc": [1, 26], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1_SB_LUT4_O_LC", "loc": [1, 26], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1_SB_LUT4_O_LC", "loc": [1, 26], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I1_SB_LUT4_O_LC", "loc": [1, 26], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [1, 26], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [1, 26], "port": "I3"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [1, 26], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [1, 26], "port": "O"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [1, 25], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [1, 25], "port": "I3"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [1, 25], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [1, 25], "port": "O"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I2[1]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [1, 25], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [1, 25], "port": "I1"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [1, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO$CARRY", "loc": [1, 25], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [1, 25], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [1, 25], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [1, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_LC", "loc": [1, 25], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [1, 25], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [1, 25], "port": "I3"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [1, 25], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC", "loc": [1, 25], "port": "O"}, "net": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [2, 25], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [2, 25], "port": "I3"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [2, 25], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [2, 25], "port": "O"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [2, 25], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [2, 25], "port": "I1"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [2, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY", "loc": [2, 25], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_LC", "loc": [2, 25], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_LC", "loc": [2, 25], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_LC", "loc": [2, 25], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_I1_LC", "loc": [2, 25], "port": "COUT"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [2, 25], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [2, 25], "port": "I3"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [2, 25], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_LC", "loc": [2, 25], "port": "O"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O[2]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_CARRY_I0$CARRY", "loc": [1, 24], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_CARRY_I0$CARRY", "loc": [1, 24], "port": "I3"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_CARRY_I0$CARRY", "loc": [1, 24], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_CARRY_I0$CARRY", "loc": [1, 24], "port": "O"}, "net": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O[1]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_CARRY_I0$CARRY", "loc": [1, 24], "port": "I1"}, "type": "routing"}, {"delay": 0.67500001192092896, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_CARRY_I0$CARRY", "loc": [1, 24], "port": "I1"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_CARRY_I0$CARRY", "loc": [1, 24], "port": "COUT"}, "type": "logic"}, {"delay": 0, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I2_O_SB_CARRY_I0$CARRY", "loc": [1, 24], "port": "COUT"}, "net": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I1_LC", "loc": [1, 24], "port": "CIN"}, "type": "routing"}, {"delay": 0.27799999713897705, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I1_LC", "loc": [1, 24], "port": "CIN"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I1_LC", "loc": [1, 24], "port": "COUT"}, "type": "logic"}, {"delay": 0.66200000047683716, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I2_O_SB_LUT4_I1_LC", "loc": [1, 24], "port": "COUT"}, "net": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [1, 24], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [1, 24], "port": "I3"}, "to": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [1, 24], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_LC", "loc": [1, 24], "port": "O"}, "net": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:332.28-332.64", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:369.4-374.3", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/techmap.v:401.4-405.3", "ui_gen.sv:80.32-80.71", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4", "C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_LC", "loc": [2, 21], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_LC", "loc": [2, 21], "port": "I3"}, "to": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_LC", "loc": [2, 21], "port": "O"}, "type": "logic"}, {"delay": 3.5999999046325684, "from": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_LC", "loc": [2, 21], "port": "O"}, "net": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [5, 29], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [5, 29], "port": "I3"}, "to": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [5, 29], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_LC", "loc": [5, 29], "port": "O"}, "net": "HSYNC_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I0_O[2]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_LC", "loc": [5, 29], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_LC", "loc": [5, 29], "port": "I3"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_LC", "loc": [5, 29], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_I2_1_LC", "loc": [5, 29], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [4, 29], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [4, 29], "port": "I3"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [4, 29], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_I2_SB_LUT4_O_1_I3_SB_LUT4_O_LC", "loc": [4, 29], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_I2_SB_LUT4_O_1_I3[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_I2_SB_LUT4_O_1_LC", "loc": [4, 29], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_I2_SB_LUT4_O_1_LC", "loc": [4, 29], "port": "I3"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_I2_SB_LUT4_O_1_LC", "loc": [4, 29], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_I2_SB_LUT4_O_1_LC", "loc": [4, 29], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_I2[2]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_LC", "loc": [4, 30], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_LC", "loc": [4, 30], "port": "I3"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_LC", "loc": [4, 30], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_LC", "loc": [4, 30], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I1_2_O[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I0_1_O_SB_LUT4_O_LC", "loc": [4, 30], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I0_1_O_SB_LUT4_O_LC", "loc": [4, 30], "port": "I3"}, "to": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I0_1_O_SB_LUT4_O_LC", "loc": [4, 30], "port": "O"}, "type": "logic"}, {"delay": 3.1500000953674316, "from": {"cell": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I0_1_O_SB_LUT4_O_LC", "loc": [4, 30], "port": "O"}, "net": "frog.next_y_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_I0_1_O[1]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [3, 27], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [3, 27], "port": "I3"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [3, 27], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [3, 27], "port": "O"}, "net": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [2, 24], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [2, 24], "port": "I3"}, "to": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [2, 24], "port": "O"}, "type": "logic"}, {"delay": 3.0569999217987061, "from": {"cell": "vga.rowPos_SB_DFFESR_Q_8_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [2, 24], "port": "O"}, "net": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I3[2]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [2, 29], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [2, 29], "port": "I2"}, "to": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [2, 29], "port": "O"}, "type": "logic"}, {"delay": 2.4089999198913574, "from": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [2, 29], "port": "O"}, "net": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_2_I2_SB_LUT4_O_1_LC", "loc": [2, 27], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_2_I2_SB_LUT4_O_1_LC", "loc": [2, 27], "port": "I2"}, "to": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_2_I2_SB_LUT4_O_1_LC", "loc": [2, 27], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_2_I2_SB_LUT4_O_1_LC", "loc": [2, 27], "port": "O"}, "net": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_2_I2[2]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_2_LC", "loc": [2, 27], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_2_LC", "loc": [2, 27], "port": "I3"}, "to": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_2_LC", "loc": [2, 27], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_2_LC", "loc": [2, 27], "port": "O"}, "net": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I1[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_O_1_LC", "loc": [2, 28], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_O_1_LC", "loc": [2, 28], "port": "I3"}, "to": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_O_1_LC", "loc": [2, 28], "port": "O"}, "type": "logic"}, {"delay": 1.7610000371932983, "from": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_I2_SB_LUT4_O_1_LC", "loc": [2, 28], "port": "O"}, "net": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_I2[2]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_LC", "loc": [3, 28], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_LC", "loc": [3, 28], "port": "I3"}, "to": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_LC", "loc": [3, 28], "port": "O"}, "type": "logic"}, {"delay": 2.9519999027252197, "from": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_1_LC", "loc": [3, 28], "port": "O"}, "net": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_LC", "loc": [3, 26], "port": "I2"}, "type": "routing"}, {"delay": 1.2050000429153442, "from": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_LC", "loc": [3, 26], "port": "I2"}, "to": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_LC", "loc": [3, 26], "port": "O"}, "type": "logic"}, {"delay": 6.1919999122619629, "from": {"cell": "vga.colPos_SB_DFFSR_Q_8_D_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_LC", "loc": [3, 26], "port": "O"}, "net": "color_SB_LUT4_O_1_I0[3]", "sources": ["C:\\Users\\jnsqu\\APIO~1\\packages\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "color_SB_LUT4_O_2_LC", "loc": [5, 6], "port": "I3"}, "type": "routing"}, {"delay": 0.87400001287460327, "from": {"cell": "color_SB_LUT4_O_2_LC", "loc": [5, 6], "port": "I3"}, "to": {"cell": "color_SB_LUT4_O_2_LC", "loc": [5, 6], "port": "O"}, "type": "logic"}, {"delay": 3.5999999046325684, "from": {"cell": "color_SB_LUT4_O_2_LC", "loc": [5, 6], "port": "O"}, "net": "color[3]$SB_IO_OUT", "sources": ["top.sv:14.24-14.29"], "to": {"cell": "color[3]$sb_io", "loc": [9, 0], "port": "D_OUT_0"}, "type": "routing"}], "to": "<async>"}], "fmax": {"osc_25_1M$SB_IO_OUT": {"achieved": 23.666959762573242, "constraint": 12}}, "utilization": {"ICESTORM_DSP": {"available": 8, "used": 0}, "ICESTORM_HFOSC": {"available": 1, "used": 0}, "ICESTORM_LC": {"available": 5280, "used": 3466}, "ICESTORM_LFOSC": {"available": 1, "used": 0}, "ICESTORM_PLL": {"available": 1, "used": 1}, "ICESTORM_RAM": {"available": 30, "used": 0}, "ICESTORM_SPRAM": {"available": 4, "used": 0}, "IO_I3C": {"available": 2, "used": 0}, "SB_GB": {"available": 8, "used": 8}, "SB_I2C": {"available": 2, "used": 0}, "SB_IO": {"available": 96, "used": 15}, "SB_LEDDA_IP": {"available": 1, "used": 0}, "SB_RGBA_DRV": {"available": 1, "used": 0}, "SB_SPI": {"available": 2, "used": 0}, "SB_WARMBOOT": {"available": 1, "used": 0}}}
