
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tbl_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401210 <.init>:
  401210:	stp	x29, x30, [sp, #-16]!
  401214:	mov	x29, sp
  401218:	bl	401954 <printf@plt+0x444>
  40121c:	ldp	x29, x30, [sp], #16
  401220:	ret

Disassembly of section .plt:

0000000000401230 <_Znam@plt-0x20>:
  401230:	stp	x16, x30, [sp, #-16]!
  401234:	adrp	x16, 429000 <_ZdlPvm@@Base+0x183c8>
  401238:	ldr	x17, [x16, #4088]
  40123c:	add	x16, x16, #0xff8
  401240:	br	x17
  401244:	nop
  401248:	nop
  40124c:	nop

0000000000401250 <_Znam@plt>:
  401250:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16]
  401258:	add	x16, x16, #0x0
  40125c:	br	x17

0000000000401260 <fputs@plt>:
  401260:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #8]
  401268:	add	x16, x16, #0x8
  40126c:	br	x17

0000000000401270 <memcpy@plt>:
  401270:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #16]
  401278:	add	x16, x16, #0x10
  40127c:	br	x17

0000000000401280 <puts@plt>:
  401280:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #24]
  401288:	add	x16, x16, #0x18
  40128c:	br	x17

0000000000401290 <__ctype_toupper_loc@plt>:
  401290:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #32]
  401298:	add	x16, x16, #0x20
  40129c:	br	x17

00000000004012a0 <ungetc@plt>:
  4012a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #40]
  4012a8:	add	x16, x16, #0x28
  4012ac:	br	x17

00000000004012b0 <strlen@plt>:
  4012b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #48]
  4012b8:	add	x16, x16, #0x30
  4012bc:	br	x17

00000000004012c0 <fprintf@plt>:
  4012c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #56]
  4012c8:	add	x16, x16, #0x38
  4012cc:	br	x17

00000000004012d0 <putc@plt>:
  4012d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #64]
  4012d8:	add	x16, x16, #0x40
  4012dc:	br	x17

00000000004012e0 <fclose@plt>:
  4012e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #72]
  4012e8:	add	x16, x16, #0x48
  4012ec:	br	x17

00000000004012f0 <memcmp@plt>:
  4012f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #80]
  4012f8:	add	x16, x16, #0x50
  4012fc:	br	x17

0000000000401300 <free@plt>:
  401300:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #88]
  401308:	add	x16, x16, #0x58
  40130c:	br	x17

0000000000401310 <strchr@plt>:
  401310:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #96]
  401318:	add	x16, x16, #0x60
  40131c:	br	x17

0000000000401320 <_exit@plt>:
  401320:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #104]
  401328:	add	x16, x16, #0x68
  40132c:	br	x17

0000000000401330 <strerror@plt>:
  401330:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #112]
  401338:	add	x16, x16, #0x70
  40133c:	br	x17

0000000000401340 <sprintf@plt>:
  401340:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #120]
  401348:	add	x16, x16, #0x78
  40134c:	br	x17

0000000000401350 <__libc_start_main@plt>:
  401350:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #128]
  401358:	add	x16, x16, #0x80
  40135c:	br	x17

0000000000401360 <memchr@plt>:
  401360:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #136]
  401368:	add	x16, x16, #0x88
  40136c:	br	x17

0000000000401370 <getc@plt>:
  401370:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #144]
  401378:	add	x16, x16, #0x90
  40137c:	br	x17

0000000000401380 <strncmp@plt>:
  401380:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #152]
  401388:	add	x16, x16, #0x98
  40138c:	br	x17

0000000000401390 <fputc@plt>:
  401390:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #160]
  401398:	add	x16, x16, #0xa0
  40139c:	br	x17

00000000004013a0 <__ctype_b_loc@plt>:
  4013a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #168]
  4013a8:	add	x16, x16, #0xa8
  4013ac:	br	x17

00000000004013b0 <__isoc99_sscanf@plt>:
  4013b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #176]
  4013b8:	add	x16, x16, #0xb0
  4013bc:	br	x17

00000000004013c0 <__cxa_atexit@plt>:
  4013c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #184]
  4013c8:	add	x16, x16, #0xb8
  4013cc:	br	x17

00000000004013d0 <fflush@plt>:
  4013d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #192]
  4013d8:	add	x16, x16, #0xc0
  4013dc:	br	x17

00000000004013e0 <_ZdaPv@plt>:
  4013e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #200]
  4013e8:	add	x16, x16, #0xc8
  4013ec:	br	x17

00000000004013f0 <__errno_location@plt>:
  4013f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #208]
  4013f8:	add	x16, x16, #0xd0
  4013fc:	br	x17

0000000000401400 <__ctype_tolower_loc@plt>:
  401400:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #216]
  401408:	add	x16, x16, #0xd8
  40140c:	br	x17

0000000000401410 <fopen@plt>:
  401410:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #224]
  401418:	add	x16, x16, #0xe0
  40141c:	br	x17

0000000000401420 <__cxa_throw_bad_array_new_length@plt>:
  401420:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #232]
  401428:	add	x16, x16, #0xe8
  40142c:	br	x17

0000000000401430 <strcmp@plt>:
  401430:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #240]
  401438:	add	x16, x16, #0xf0
  40143c:	br	x17

0000000000401440 <write@plt>:
  401440:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #248]
  401448:	add	x16, x16, #0xf8
  40144c:	br	x17

0000000000401450 <malloc@plt>:
  401450:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #256]
  401458:	add	x16, x16, #0x100
  40145c:	br	x17

0000000000401460 <abort@plt>:
  401460:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #264]
  401468:	add	x16, x16, #0x108
  40146c:	br	x17

0000000000401470 <getenv@plt>:
  401470:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #272]
  401478:	add	x16, x16, #0x110
  40147c:	br	x17

0000000000401480 <__gxx_personality_v0@plt>:
  401480:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #280]
  401488:	add	x16, x16, #0x118
  40148c:	br	x17

0000000000401490 <exit@plt>:
  401490:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #288]
  401498:	add	x16, x16, #0x120
  40149c:	br	x17

00000000004014a0 <fwrite@plt>:
  4014a0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #296]
  4014a8:	add	x16, x16, #0x128
  4014ac:	br	x17

00000000004014b0 <_Unwind_Resume@plt>:
  4014b0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #304]
  4014b8:	add	x16, x16, #0x130
  4014bc:	br	x17

00000000004014c0 <ferror@plt>:
  4014c0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #312]
  4014c8:	add	x16, x16, #0x138
  4014cc:	br	x17

00000000004014d0 <__gmon_start__@plt>:
  4014d0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #320]
  4014d8:	add	x16, x16, #0x140
  4014dc:	br	x17

00000000004014e0 <__cxa_pure_virtual@plt>:
  4014e0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #328]
  4014e8:	add	x16, x16, #0x148
  4014ec:	br	x17

00000000004014f0 <setbuf@plt>:
  4014f0:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #336]
  4014f8:	add	x16, x16, #0x150
  4014fc:	br	x17

0000000000401500 <_ZdaPvm@plt>:
  401500:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #344]
  401508:	add	x16, x16, #0x158
  40150c:	br	x17

0000000000401510 <printf@plt>:
  401510:	adrp	x16, 42a000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #352]
  401518:	add	x16, x16, #0x160
  40151c:	br	x17

Disassembly of section .text:

0000000000401520 <_Znwm@@Base-0xf6b0>:
  401520:	stp	x29, x30, [sp, #-112]!
  401524:	mov	x29, sp
  401528:	stp	x25, x26, [sp, #64]
  40152c:	adrp	x25, 42a000 <_Znam@GLIBCXX_3.4>
  401530:	stp	x19, x20, [sp, #16]
  401534:	mov	w20, w0
  401538:	mov	x19, x1
  40153c:	ldr	x0, [x25, #440]
  401540:	stp	x23, x24, [sp, #48]
  401544:	adrp	x24, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  401548:	ldr	x1, [x1]
  40154c:	str	x1, [x24, #232]
  401550:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  401554:	add	x1, x1, #0x1e0
  401558:	stp	x21, x22, [sp, #32]
  40155c:	bl	4014f0 <setbuf@plt>
  401560:	adrp	x22, 412000 <_ZdlPvm@@Base+0x13c8>
  401564:	adrp	x21, 412000 <_ZdlPvm@@Base+0x13c8>
  401568:	adrp	x23, 411000 <_ZdlPvm@@Base+0x3c8>
  40156c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  401570:	add	x22, x22, #0x540
  401574:	add	x21, x21, #0x278
  401578:	add	x23, x23, #0x9a8
  40157c:	add	x26, x0, #0x1c8
  401580:	mov	x3, x22
  401584:	mov	x2, x21
  401588:	mov	x1, x19
  40158c:	mov	w0, w20
  401590:	mov	x4, #0x0                   	// #0
  401594:	bl	4108e0 <printf@plt+0xf3d0>
  401598:	cmn	w0, #0x1
  40159c:	b.eq	401624 <printf@plt+0x114>  // b.none
  4015a0:	cmp	w0, #0x54
  4015a4:	b.eq	401580 <printf@plt+0x70>  // b.none
  4015a8:	b.le	4015dc <printf@plt+0xcc>
  4015ac:	cmp	w0, #0x76
  4015b0:	b.eq	401608 <printf@plt+0xf8>  // b.none
  4015b4:	cmp	w0, #0x100
  4015b8:	b.ne	4015f8 <printf@plt+0xe8>  // b.any
  4015bc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4015c0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4015c4:	ldr	x2, [x24, #232]
  4015c8:	add	x1, x1, #0x2a0
  4015cc:	ldr	x0, [x0, #432]
  4015d0:	bl	4012c0 <fprintf@plt>
  4015d4:	mov	w0, #0x0                   	// #0
  4015d8:	bl	401490 <exit@plt>
  4015dc:	cmp	w0, #0x3f
  4015e0:	b.eq	401808 <printf@plt+0x2f8>  // b.none
  4015e4:	cmp	w0, #0x43
  4015e8:	b.ne	4015f8 <printf@plt+0xe8>  // b.any
  4015ec:	mov	w0, #0x1                   	// #1
  4015f0:	str	w0, [x26]
  4015f4:	b	401580 <printf@plt+0x70>
  4015f8:	mov	x1, x23
  4015fc:	mov	w0, #0x63e                 	// #1598
  401600:	bl	40f1f8 <printf@plt+0xdce8>
  401604:	b	401580 <printf@plt+0x70>
  401608:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40160c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  401610:	add	x0, x0, #0x280
  401614:	ldr	x1, [x1, #400]
  401618:	bl	401510 <printf@plt>
  40161c:	mov	w0, #0x0                   	// #0
  401620:	bl	401490 <exit@plt>
  401624:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  401628:	add	x0, x0, #0x2c0
  40162c:	bl	401280 <puts@plt>
  401630:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	w21, [x0, #384]
  401638:	cmp	w21, w20
  40163c:	b.ge	401748 <printf@plt+0x238>  // b.tcont
  401640:	adrp	x24, 412000 <_ZdlPvm@@Base+0x13c8>
  401644:	adrp	x25, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  401648:	sxtw	x21, w21
  40164c:	add	x24, x24, #0x320
  401650:	add	x25, x25, #0xe4
  401654:	b	4016c0 <printf@plt+0x1b0>
  401658:	mov	w2, #0x1                   	// #1
  40165c:	add	x0, sp, #0x60
  401660:	str	w2, [x25]
  401664:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  401668:	ldp	w1, w0, [sp, #104]
  40166c:	cmp	w1, w0
  401670:	b.ge	401738 <printf@plt+0x228>  // b.tcont
  401674:	ldr	x2, [sp, #96]
  401678:	add	w0, w1, #0x1
  40167c:	str	w0, [sp, #104]
  401680:	add	x0, sp, #0x60
  401684:	strb	wzr, [x2, w1, sxtw]
  401688:	bl	410b98 <printf@plt+0xf688>
  40168c:	ldr	x1, [sp, #96]
  401690:	adrp	x2, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  401694:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  401698:	add	x0, x0, #0x340
  40169c:	str	x1, [x2, #112]
  4016a0:	bl	401510 <printf@plt>
  4016a4:	mov	x0, x22
  4016a8:	bl	405398 <printf@plt+0x3e88>
  4016ac:	add	x0, sp, #0x60
  4016b0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4016b4:	add	x21, x21, #0x1
  4016b8:	cmp	w20, w21
  4016bc:	b.le	40177c <printf@plt+0x26c>
  4016c0:	ldr	x22, [x19, x21, lsl #3]
  4016c4:	ldrb	w0, [x22]
  4016c8:	cmp	w0, #0x2d
  4016cc:	b.ne	4016d8 <printf@plt+0x1c8>  // b.any
  4016d0:	ldrb	w0, [x22, #1]
  4016d4:	cbz	w0, 4017b4 <printf@plt+0x2a4>
  4016d8:	bl	4013f0 <__errno_location@plt>
  4016dc:	mov	x23, x0
  4016e0:	mov	x1, x24
  4016e4:	mov	x0, x22
  4016e8:	str	wzr, [x23]
  4016ec:	bl	401410 <fopen@plt>
  4016f0:	mov	x22, x0
  4016f4:	ldr	x1, [x19, x21, lsl #3]
  4016f8:	cbnz	x0, 401658 <printf@plt+0x148>
  4016fc:	add	x0, sp, #0x50
  401700:	bl	40f640 <printf@plt+0xe130>
  401704:	ldr	w0, [x23]
  401708:	bl	401330 <strerror@plt>
  40170c:	mov	x1, x0
  401710:	add	x0, sp, #0x60
  401714:	bl	40f640 <printf@plt+0xe130>
  401718:	add	x1, sp, #0x50
  40171c:	add	x2, sp, #0x60
  401720:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  401724:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  401728:	add	x3, x3, #0x58
  40172c:	add	x0, x0, #0x328
  401730:	bl	40faf8 <printf@plt+0xe5e8>
  401734:	b	4016b4 <printf@plt+0x1a4>
  401738:	add	x0, sp, #0x60
  40173c:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  401740:	ldr	w1, [sp, #104]
  401744:	b	401674 <printf@plt+0x164>
  401748:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40174c:	adrp	x2, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  401750:	mov	w3, #0x1                   	// #1
  401754:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  401758:	add	x0, x0, #0x310
  40175c:	str	w3, [x2, #228]
  401760:	str	x0, [x1, #112]
  401764:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  401768:	add	x0, x0, #0x318
  40176c:	bl	401280 <puts@plt>
  401770:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x0, [x0, #424]
  401778:	bl	405398 <printf@plt+0x3e88>
  40177c:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  401780:	ldr	x0, [x19, #432]
  401784:	bl	4014c0 <ferror@plt>
  401788:	cbnz	w0, 4017e8 <printf@plt+0x2d8>
  40178c:	ldr	x0, [x19, #432]
  401790:	bl	4013d0 <fflush@plt>
  401794:	tbnz	w0, #31, 4017e8 <printf@plt+0x2d8>
  401798:	mov	w0, #0x0                   	// #0
  40179c:	ldp	x19, x20, [sp, #16]
  4017a0:	ldp	x21, x22, [sp, #32]
  4017a4:	ldp	x23, x24, [sp, #48]
  4017a8:	ldp	x25, x26, [sp, #64]
  4017ac:	ldp	x29, x30, [sp], #112
  4017b0:	ret
  4017b4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4017b8:	add	x1, x1, #0x310
  4017bc:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4017c0:	mov	w2, #0x1                   	// #1
  4017c4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4017c8:	add	x0, x0, #0x318
  4017cc:	str	x1, [x3, #112]
  4017d0:	str	w2, [x25]
  4017d4:	bl	401280 <puts@plt>
  4017d8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4017dc:	ldr	x0, [x0, #424]
  4017e0:	bl	405398 <printf@plt+0x3e88>
  4017e4:	b	4016b4 <printf@plt+0x1a4>
  4017e8:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4017ec:	add	x3, x3, #0x58
  4017f0:	mov	x2, x3
  4017f4:	mov	x1, x3
  4017f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4017fc:	add	x0, x0, #0x350
  401800:	bl	40faf8 <printf@plt+0xe5e8>
  401804:	b	401798 <printf@plt+0x288>
  401808:	ldr	x2, [x24, #232]
  40180c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  401810:	ldr	x0, [x25, #440]
  401814:	add	x1, x1, #0x2a0
  401818:	bl	4012c0 <fprintf@plt>
  40181c:	mov	w0, #0x1                   	// #1
  401820:	bl	401490 <exit@plt>
  401824:	mov	x19, x0
  401828:	add	x0, sp, #0x60
  40182c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  401830:	mov	x0, x19
  401834:	bl	4014b0 <_Unwind_Resume@plt>
  401838:	stp	x29, x30, [sp, #-32]!
  40183c:	mov	x29, sp
  401840:	str	x19, [sp, #16]
  401844:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  401848:	add	x19, x19, #0x1c8
  40184c:	add	x0, x19, #0x8
  401850:	bl	40f628 <printf@plt+0xe118>
  401854:	add	x0, x19, #0x10
  401858:	ldr	x19, [sp, #16]
  40185c:	ldp	x29, x30, [sp], #32
  401860:	b	40f348 <printf@plt+0xde38>
  401864:	nop
  401868:	stp	x29, x30, [sp, #-32]!
  40186c:	mov	x29, sp
  401870:	str	x19, [sp, #16]
  401874:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  401878:	add	x19, x19, #0x1e0
  40187c:	add	x0, x19, #0x158
  401880:	bl	40f628 <printf@plt+0xe118>
  401884:	add	x0, x19, #0x160
  401888:	add	x19, x19, #0x10
  40188c:	bl	40f348 <printf@plt+0xde38>
  401890:	mov	x0, x19
  401894:	bl	410d80 <_ZdlPvm@@Base+0x148>
  401898:	mov	x1, x19
  40189c:	adrp	x2, 42a000 <_Znam@GLIBCXX_3.4>
  4018a0:	ldr	x19, [sp, #16]
  4018a4:	add	x2, x2, #0x170
  4018a8:	ldp	x29, x30, [sp], #32
  4018ac:	adrp	x0, 410000 <printf@plt+0xeaf0>
  4018b0:	add	x0, x0, #0xf48
  4018b4:	b	4013c0 <__cxa_atexit@plt>
  4018b8:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4018bc:	ldr	w0, [x0, #840]
  4018c0:	cbnz	w0, 4018c8 <printf@plt+0x3b8>
  4018c4:	b	40f258 <printf@plt+0xdd48>
  4018c8:	ret
  4018cc:	nop
  4018d0:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4018d4:	ldr	w0, [x0, #1360]
  4018d8:	cbnz	w0, 4018e0 <printf@plt+0x3d0>
  4018dc:	b	40f360 <printf@plt+0xde50>
  4018e0:	ret
  4018e4:	nop
  4018e8:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4018ec:	str	wzr, [x0, #88]
  4018f0:	ret
  4018f4:	nop
  4018f8:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4018fc:	add	x0, x0, #0xe0
  401900:	b	40f628 <printf@plt+0xe118>
  401904:	mov	x29, #0x0                   	// #0
  401908:	mov	x30, #0x0                   	// #0
  40190c:	mov	x5, x0
  401910:	ldr	x1, [sp]
  401914:	add	x2, sp, #0x8
  401918:	mov	x6, sp
  40191c:	movz	x0, #0x0, lsl #48
  401920:	movk	x0, #0x0, lsl #32
  401924:	movk	x0, #0x40, lsl #16
  401928:	movk	x0, #0x1520
  40192c:	movz	x3, #0x0, lsl #48
  401930:	movk	x3, #0x0, lsl #32
  401934:	movk	x3, #0x41, lsl #16
  401938:	movk	x3, #0x18f8
  40193c:	movz	x4, #0x0, lsl #48
  401940:	movk	x4, #0x0, lsl #32
  401944:	movk	x4, #0x41, lsl #16
  401948:	movk	x4, #0x1978
  40194c:	bl	401350 <__libc_start_main@plt>
  401950:	bl	401460 <abort@plt>
  401954:	adrp	x0, 429000 <_ZdlPvm@@Base+0x183c8>
  401958:	ldr	x0, [x0, #4064]
  40195c:	cbz	x0, 401964 <printf@plt+0x454>
  401960:	b	4014d0 <__gmon_start__@plt>
  401964:	ret
  401968:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40196c:	add	x0, x0, #0x1a8
  401970:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  401974:	add	x1, x1, #0x1a8
  401978:	cmp	x1, x0
  40197c:	b.eq	401994 <printf@plt+0x484>  // b.none
  401980:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  401984:	ldr	x1, [x1, #2456]
  401988:	cbz	x1, 401994 <printf@plt+0x484>
  40198c:	mov	x16, x1
  401990:	br	x16
  401994:	ret
  401998:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40199c:	add	x0, x0, #0x1a8
  4019a0:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  4019a4:	add	x1, x1, #0x1a8
  4019a8:	sub	x1, x1, x0
  4019ac:	lsr	x2, x1, #63
  4019b0:	add	x1, x2, x1, asr #3
  4019b4:	cmp	xzr, x1, asr #1
  4019b8:	asr	x1, x1, #1
  4019bc:	b.eq	4019d4 <printf@plt+0x4c4>  // b.none
  4019c0:	adrp	x2, 411000 <_ZdlPvm@@Base+0x3c8>
  4019c4:	ldr	x2, [x2, #2464]
  4019c8:	cbz	x2, 4019d4 <printf@plt+0x4c4>
  4019cc:	mov	x16, x2
  4019d0:	br	x16
  4019d4:	ret
  4019d8:	stp	x29, x30, [sp, #-32]!
  4019dc:	mov	x29, sp
  4019e0:	str	x19, [sp, #16]
  4019e4:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  4019e8:	ldrb	w0, [x19, #448]
  4019ec:	cbnz	w0, 4019fc <printf@plt+0x4ec>
  4019f0:	bl	401968 <printf@plt+0x458>
  4019f4:	mov	w0, #0x1                   	// #1
  4019f8:	strb	w0, [x19, #448]
  4019fc:	ldr	x19, [sp, #16]
  401a00:	ldp	x29, x30, [sp], #32
  401a04:	ret
  401a08:	b	401998 <printf@plt+0x488>
  401a0c:	nop
  401a10:	mov	x2, x0
  401a14:	add	x0, x0, #0x10
  401a18:	str	x1, [x2]
  401a1c:	str	wzr, [x2, #8]
  401a20:	b	410d80 <_ZdlPvm@@Base+0x148>
  401a24:	nop
  401a28:	stp	x29, x30, [sp, #-48]!
  401a2c:	mov	x29, sp
  401a30:	stp	x19, x20, [sp, #16]
  401a34:	mov	x19, x0
  401a38:	add	x20, x0, #0x10
  401a3c:	str	x21, [sp, #32]
  401a40:	ands	w21, w1, #0xff
  401a44:	b.eq	401ac4 <printf@plt+0x5b4>  // b.none
  401a48:	ldp	w0, w1, [x20, #8]
  401a4c:	cmp	w0, w1
  401a50:	b.ge	401a9c <printf@plt+0x58c>  // b.tcont
  401a54:	ldr	x1, [x19, #16]
  401a58:	add	w2, w0, #0x1
  401a5c:	str	w2, [x20, #8]
  401a60:	cmp	w21, #0xa
  401a64:	strb	w21, [x1, w0, sxtw]
  401a68:	b.eq	401a7c <printf@plt+0x56c>  // b.none
  401a6c:	ldp	x19, x20, [sp, #16]
  401a70:	ldr	x21, [sp, #32]
  401a74:	ldp	x29, x30, [sp], #48
  401a78:	ret
  401a7c:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  401a80:	ldp	x19, x20, [sp, #16]
  401a84:	ldr	w0, [x1, #228]
  401a88:	ldr	x21, [sp, #32]
  401a8c:	sub	w0, w0, #0x1
  401a90:	ldp	x29, x30, [sp], #48
  401a94:	str	w0, [x1, #228]
  401a98:	ret
  401a9c:	mov	x0, x20
  401aa0:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  401aa4:	ldr	w0, [x20, #8]
  401aa8:	cmp	w21, #0xa
  401aac:	ldr	x1, [x19, #16]
  401ab0:	add	w2, w0, #0x1
  401ab4:	str	w2, [x20, #8]
  401ab8:	strb	w21, [x1, w0, sxtw]
  401abc:	b.ne	401a6c <printf@plt+0x55c>  // b.any
  401ac0:	b	401a7c <printf@plt+0x56c>
  401ac4:	mov	w0, #0x32                  	// #50
  401ac8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  401acc:	add	x1, x1, #0x9a8
  401ad0:	bl	40f1f8 <printf@plt+0xdce8>
  401ad4:	ldp	w0, w1, [x20, #8]
  401ad8:	cmp	w0, w1
  401adc:	b.ge	401a9c <printf@plt+0x58c>  // b.tcont
  401ae0:	ldr	x1, [x19, #16]
  401ae4:	add	w2, w0, #0x1
  401ae8:	str	w2, [x20, #8]
  401aec:	strb	wzr, [x1, w0, sxtw]
  401af0:	ldp	x19, x20, [sp, #16]
  401af4:	ldr	x21, [sp, #32]
  401af8:	ldp	x29, x30, [sp], #48
  401afc:	ret
  401b00:	stp	x29, x30, [sp, #-64]!
  401b04:	mov	x29, sp
  401b08:	ldr	w1, [x0, #24]
  401b0c:	stp	x19, x20, [sp, #16]
  401b10:	mov	x19, x0
  401b14:	cbnz	w1, 401c18 <printf@plt+0x708>
  401b18:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  401b1c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  401b20:	stp	x21, x22, [sp, #32]
  401b24:	add	x21, x1, #0x58
  401b28:	add	x22, x0, #0x9c8
  401b2c:	str	x23, [sp, #48]
  401b30:	mov	w23, #0x1                   	// #1
  401b34:	ldr	w4, [x19, #8]
  401b38:	sub	w0, w4, #0x9
  401b3c:	cmp	w4, #0x5
  401b40:	b.eq	401ccc <printf@plt+0x7bc>  // b.none
  401b44:	b.hi	401b74 <printf@plt+0x664>  // b.pmore
  401b48:	cmp	w4, #0x2
  401b4c:	b.eq	401cfc <printf@plt+0x7ec>  // b.none
  401b50:	b.ls	401ba4 <printf@plt+0x694>  // b.plast
  401b54:	cmp	w4, #0x3
  401b58:	b.eq	401c5c <printf@plt+0x74c>  // b.none
  401b5c:	mov	w0, #0x1                   	// #1
  401b60:	mov	w20, #0x45                  	// #69
  401b64:	ldp	x21, x22, [sp, #32]
  401b68:	ldr	x23, [sp, #48]
  401b6c:	str	w0, [x19, #8]
  401b70:	b	401b94 <printf@plt+0x684>
  401b74:	cmp	w4, #0x8
  401b78:	b.eq	401ce4 <printf@plt+0x7d4>  // b.none
  401b7c:	b.ls	401bf0 <printf@plt+0x6e0>  // b.plast
  401b80:	cmp	w0, #0x1
  401b84:	b.hi	401b3c <printf@plt+0x62c>  // b.pmore
  401b88:	ldp	x21, x22, [sp, #32]
  401b8c:	mov	w20, #0xffffffff            	// #-1
  401b90:	ldr	x23, [sp, #48]
  401b94:	mov	w0, w20
  401b98:	ldp	x19, x20, [sp, #16]
  401b9c:	ldp	x29, x30, [sp], #64
  401ba0:	ret
  401ba4:	cbz	w4, 401c74 <printf@plt+0x764>
  401ba8:	cmp	w4, #0x1
  401bac:	b.ne	401b3c <printf@plt+0x62c>  // b.any
  401bb0:	ldr	x0, [x19]
  401bb4:	bl	401370 <getc@plt>
  401bb8:	mov	w20, w0
  401bbc:	cmp	w0, #0x5c
  401bc0:	b.eq	401d14 <printf@plt+0x804>  // b.none
  401bc4:	cmn	w20, #0x1
  401bc8:	b.eq	401da4 <printf@plt+0x894>  // b.none
  401bcc:	cmp	w20, #0xa
  401bd0:	b.eq	401d40 <printf@plt+0x830>  // b.none
  401bd4:	cbnz	w20, 401d34 <printf@plt+0x824>
  401bd8:	mov	x3, x21
  401bdc:	mov	x2, x21
  401be0:	mov	x1, x21
  401be4:	mov	x0, x22
  401be8:	bl	40fa98 <printf@plt+0xe588>
  401bec:	b	401b34 <printf@plt+0x624>
  401bf0:	cmp	w4, #0x6
  401bf4:	b.eq	401ca0 <printf@plt+0x790>  // b.none
  401bf8:	cmp	w4, #0x7
  401bfc:	b.ne	401b3c <printf@plt+0x62c>  // b.any
  401c00:	mov	w0, #0x8                   	// #8
  401c04:	mov	w20, #0x33                  	// #51
  401c08:	ldp	x21, x22, [sp, #32]
  401c0c:	ldr	x23, [sp, #48]
  401c10:	str	w0, [x19, #8]
  401c14:	b	401b94 <printf@plt+0x684>
  401c18:	subs	w20, w1, #0x1
  401c1c:	b.mi	401cb8 <printf@plt+0x7a8>  // b.first
  401c20:	mov	x0, x19
  401c24:	mov	w1, w20
  401c28:	ldr	x2, [x0, #16]!
  401c2c:	ldrb	w20, [x2, w20, sxtw]
  401c30:	bl	411550 <_ZdlPvm@@Base+0x918>
  401c34:	cmp	w20, #0xa
  401c38:	b.ne	401b94 <printf@plt+0x684>  // b.any
  401c3c:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  401c40:	ldr	w0, [x1, #228]
  401c44:	add	w0, w0, #0x1
  401c48:	str	w0, [x1, #228]
  401c4c:	mov	w0, w20
  401c50:	ldp	x19, x20, [sp, #16]
  401c54:	ldp	x29, x30, [sp], #64
  401c58:	ret
  401c5c:	mov	w0, #0x4                   	// #4
  401c60:	mov	w20, #0x54                  	// #84
  401c64:	ldp	x21, x22, [sp, #32]
  401c68:	ldr	x23, [sp, #48]
  401c6c:	str	w0, [x19, #8]
  401c70:	b	401b94 <printf@plt+0x684>
  401c74:	ldr	x0, [x19]
  401c78:	bl	401370 <getc@plt>
  401c7c:	mov	w20, w0
  401c80:	cmp	w0, #0x2e
  401c84:	b.eq	401dc4 <printf@plt+0x8b4>  // b.none
  401c88:	cmn	w0, #0x1
  401c8c:	b.eq	401da4 <printf@plt+0x894>  // b.none
  401c90:	cmp	w0, #0xa
  401c94:	b.eq	401dbc <printf@plt+0x8ac>  // b.none
  401c98:	str	w23, [x19, #8]
  401c9c:	b	401bd4 <printf@plt+0x6c4>
  401ca0:	mov	w0, #0x7                   	// #7
  401ca4:	mov	w20, #0x28                  	// #40
  401ca8:	ldp	x21, x22, [sp, #32]
  401cac:	ldr	x23, [sp, #48]
  401cb0:	str	w0, [x19, #8]
  401cb4:	b	401b94 <printf@plt+0x684>
  401cb8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  401cbc:	mov	w0, #0x62                  	// #98
  401cc0:	add	x1, x1, #0x9e8
  401cc4:	bl	40f1f8 <printf@plt+0xdce8>
  401cc8:	b	401c20 <printf@plt+0x710>
  401ccc:	mov	w0, #0x6                   	// #6
  401cd0:	mov	w20, #0x2a                  	// #42
  401cd4:	ldp	x21, x22, [sp, #32]
  401cd8:	ldr	x23, [sp, #48]
  401cdc:	str	w0, [x19, #8]
  401ce0:	b	401b94 <printf@plt+0x684>
  401ce4:	mov	w0, #0x1                   	// #1
  401ce8:	mov	w20, #0x61                  	// #97
  401cec:	ldp	x21, x22, [sp, #32]
  401cf0:	ldr	x23, [sp, #48]
  401cf4:	str	w0, [x19, #8]
  401cf8:	b	401b94 <printf@plt+0x684>
  401cfc:	mov	w0, #0x1                   	// #1
  401d00:	mov	w20, #0x54                  	// #84
  401d04:	ldp	x21, x22, [sp, #32]
  401d08:	ldr	x23, [sp, #48]
  401d0c:	str	w0, [x19, #8]
  401d10:	b	401b94 <printf@plt+0x684>
  401d14:	ldr	x0, [x19]
  401d18:	bl	401370 <getc@plt>
  401d1c:	cmp	w0, #0xa
  401d20:	b.eq	401d94 <printf@plt+0x884>  // b.none
  401d24:	cmp	w0, #0x61
  401d28:	b.eq	401d74 <printf@plt+0x864>  // b.none
  401d2c:	cmn	w0, #0x1
  401d30:	b.ne	401d60 <printf@plt+0x850>  // b.any
  401d34:	ldp	x21, x22, [sp, #32]
  401d38:	ldr	x23, [sp, #48]
  401d3c:	b	401b94 <printf@plt+0x684>
  401d40:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  401d44:	str	wzr, [x19, #8]
  401d48:	ldr	w0, [x1, #228]
  401d4c:	ldp	x21, x22, [sp, #32]
  401d50:	add	w0, w0, #0x1
  401d54:	str	w0, [x1, #228]
  401d58:	ldr	x23, [sp, #48]
  401d5c:	b	401b94 <printf@plt+0x684>
  401d60:	ldr	x1, [x19]
  401d64:	bl	4012a0 <ungetc@plt>
  401d68:	ldp	x21, x22, [sp, #32]
  401d6c:	ldr	x23, [sp, #48]
  401d70:	b	401b94 <printf@plt+0x684>
  401d74:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  401d78:	ldr	w1, [x1, #456]
  401d7c:	cbz	w1, 401d60 <printf@plt+0x850>
  401d80:	mov	w0, #0x5                   	// #5
  401d84:	ldp	x21, x22, [sp, #32]
  401d88:	ldr	x23, [sp, #48]
  401d8c:	str	w0, [x19, #8]
  401d90:	b	401b94 <printf@plt+0x684>
  401d94:	ldr	x0, [x19]
  401d98:	bl	401370 <getc@plt>
  401d9c:	mov	w20, w0
  401da0:	b	401bc4 <printf@plt+0x6b4>
  401da4:	mov	w0, #0xa                   	// #10
  401da8:	mov	w20, #0xffffffff            	// #-1
  401dac:	ldp	x21, x22, [sp, #32]
  401db0:	ldr	x23, [sp, #48]
  401db4:	str	w0, [x19, #8]
  401db8:	b	401b94 <printf@plt+0x684>
  401dbc:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  401dc0:	b	401d48 <printf@plt+0x838>
  401dc4:	ldr	x0, [x19]
  401dc8:	bl	401370 <getc@plt>
  401dcc:	cmp	w0, #0x54
  401dd0:	b.ne	401e1c <printf@plt+0x90c>  // b.any
  401dd4:	ldr	x0, [x19]
  401dd8:	bl	401370 <getc@plt>
  401ddc:	cmp	w0, #0x45
  401de0:	b.ne	401e68 <printf@plt+0x958>  // b.any
  401de4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  401de8:	ldr	w0, [x0, #456]
  401dec:	cbnz	w0, 401e04 <printf@plt+0x8f4>
  401df0:	ldr	x0, [x19]
  401df4:	bl	401370 <getc@plt>
  401df8:	mov	w21, w0
  401dfc:	cmn	w0, #0x1
  401e00:	b.ne	401e40 <printf@plt+0x930>  // b.any
  401e04:	mov	w0, #0x9                   	// #9
  401e08:	mov	w20, #0xffffffff            	// #-1
  401e0c:	ldp	x21, x22, [sp, #32]
  401e10:	ldr	x23, [sp, #48]
  401e14:	str	w0, [x19, #8]
  401e18:	b	401b94 <printf@plt+0x684>
  401e1c:	cmn	w0, #0x1
  401e20:	b.eq	401e2c <printf@plt+0x91c>  // b.none
  401e24:	ldr	x1, [x19]
  401e28:	bl	4012a0 <ungetc@plt>
  401e2c:	mov	w0, #0x1                   	// #1
  401e30:	ldp	x21, x22, [sp, #32]
  401e34:	ldr	x23, [sp, #48]
  401e38:	str	w0, [x19, #8]
  401e3c:	b	401b94 <printf@plt+0x684>
  401e40:	ldr	x1, [x19]
  401e44:	bl	4012a0 <ungetc@plt>
  401e48:	cmp	w21, #0x20
  401e4c:	ccmp	w21, #0xa, #0x4, ne  // ne = any
  401e50:	b.eq	401e04 <printf@plt+0x8f4>  // b.none
  401e54:	mov	w0, #0x3                   	// #3
  401e58:	ldp	x21, x22, [sp, #32]
  401e5c:	ldr	x23, [sp, #48]
  401e60:	str	w0, [x19, #8]
  401e64:	b	401b94 <printf@plt+0x684>
  401e68:	cmn	w0, #0x1
  401e6c:	b.eq	401e78 <printf@plt+0x968>  // b.none
  401e70:	ldr	x1, [x19]
  401e74:	bl	4012a0 <ungetc@plt>
  401e78:	mov	w0, #0x2                   	// #2
  401e7c:	ldp	x21, x22, [sp, #32]
  401e80:	ldr	x23, [sp, #48]
  401e84:	str	w0, [x19, #8]
  401e88:	b	401b94 <printf@plt+0x684>
  401e8c:	nop
  401e90:	mov	w1, #0x2e090000            	// #772341760
  401e94:	str	xzr, [x0]
  401e98:	str	w1, [x0, #8]
  401e9c:	ret
  401ea0:	ldrb	w3, [x0]
  401ea4:	adrp	x4, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  401ea8:	ldrb	w2, [x1]
  401eac:	add	x4, x4, #0x450
  401eb0:	ldrb	w5, [x4, w3, sxtw]
  401eb4:	ldrb	w2, [x4, w2, sxtw]
  401eb8:	cmp	w5, w2
  401ebc:	b.ne	401ee8 <printf@plt+0x9d8>  // b.any
  401ec0:	mov	x2, #0x1                   	// #1
  401ec4:	nop
  401ec8:	cbz	w3, 401ef0 <printf@plt+0x9e0>
  401ecc:	ldrb	w3, [x0, x2]
  401ed0:	ldrb	w5, [x1, x2]
  401ed4:	add	x2, x2, #0x1
  401ed8:	ldrb	w6, [x4, w3, sxtw]
  401edc:	ldrb	w5, [x4, w5, sxtw]
  401ee0:	cmp	w6, w5
  401ee4:	b.eq	401ec8 <printf@plt+0x9b8>  // b.none
  401ee8:	mov	w0, #0x0                   	// #0
  401eec:	ret
  401ef0:	mov	w0, #0x1                   	// #1
  401ef4:	ret
  401ef8:	stp	x29, x30, [sp, #-112]!
  401efc:	mov	x29, sp
  401f00:	stp	x19, x20, [sp, #16]
  401f04:	mov	x20, x0
  401f08:	mov	x0, #0xc                   	// #12
  401f0c:	stp	x21, x22, [sp, #32]
  401f10:	mov	w22, #0x0                   	// #0
  401f14:	stp	x23, x24, [sp, #48]
  401f18:	stp	x25, x26, [sp, #64]
  401f1c:	bl	410bd0 <_Znwm@@Base>
  401f20:	mov	x21, x0
  401f24:	mov	w1, #0x2e090000            	// #772341760
  401f28:	add	x0, sp, #0x50
  401f2c:	str	xzr, [x21]
  401f30:	str	w1, [x21, #8]
  401f34:	bl	410d80 <_ZdlPvm@@Base+0x148>
  401f38:	b	401f70 <printf@plt+0xa60>
  401f3c:	cmp	w0, #0x29
  401f40:	b.eq	401fb4 <printf@plt+0xaa4>  // b.none
  401f44:	cmp	w0, #0x3b
  401f48:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  401f4c:	b.eq	402080 <printf@plt+0xb70>  // b.none
  401f50:	and	w19, w0, #0xff
  401f54:	ldp	w1, w0, [sp, #88]
  401f58:	cmp	w0, w1
  401f5c:	b.le	401fa4 <printf@plt+0xa94>
  401f60:	ldr	x2, [sp, #80]
  401f64:	add	w3, w1, #0x1
  401f68:	str	w3, [sp, #88]
  401f6c:	strb	w19, [x2, w1, sxtw]
  401f70:	mov	x0, x20
  401f74:	bl	401b00 <printf@plt+0x5f0>
  401f78:	cmn	w0, #0x1
  401f7c:	b.eq	401fbc <printf@plt+0xaac>  // b.none
  401f80:	cmp	w0, #0xa
  401f84:	b.eq	402028 <printf@plt+0xb18>  // b.none
  401f88:	cmp	w0, #0x28
  401f8c:	b.ne	401f3c <printf@plt+0xa2c>  // b.any
  401f90:	and	w19, w0, #0xff
  401f94:	add	w22, w22, #0x1
  401f98:	ldp	w1, w0, [sp, #88]
  401f9c:	cmp	w0, w1
  401fa0:	b.gt	401f60 <printf@plt+0xa50>
  401fa4:	add	x0, sp, #0x50
  401fa8:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  401fac:	ldr	w1, [sp, #88]
  401fb0:	b	401f60 <printf@plt+0xa50>
  401fb4:	sub	w22, w22, #0x1
  401fb8:	b	401f50 <printf@plt+0xa40>
  401fbc:	ldr	w19, [sp, #88]
  401fc0:	adrp	x23, 411000 <_ZdlPvm@@Base+0x3c8>
  401fc4:	add	x23, x23, #0x9e8
  401fc8:	sxtw	x22, w19
  401fcc:	b	401ff8 <printf@plt+0xae8>
  401fd0:	ldr	w0, [sp, #88]
  401fd4:	cmp	w0, w19
  401fd8:	b.gt	401fe8 <printf@plt+0xad8>
  401fdc:	mov	x1, x23
  401fe0:	mov	w0, #0x62                  	// #98
  401fe4:	bl	40f1f8 <printf@plt+0xdce8>
  401fe8:	ldr	x1, [sp, #80]
  401fec:	mov	x0, x20
  401ff0:	ldrb	w1, [x1, x22]
  401ff4:	bl	401a28 <printf@plt+0x518>
  401ff8:	sub	x22, x22, #0x1
  401ffc:	subs	w19, w19, #0x1
  402000:	b.pl	401fd0 <printf@plt+0xac0>  // b.nfrst
  402004:	add	x0, sp, #0x50
  402008:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40200c:	mov	x0, x21
  402010:	ldp	x19, x20, [sp, #16]
  402014:	ldp	x21, x22, [sp, #32]
  402018:	ldp	x23, x24, [sp, #48]
  40201c:	ldp	x25, x26, [sp, #64]
  402020:	ldp	x29, x30, [sp], #112
  402024:	ret
  402028:	mov	w1, w0
  40202c:	mov	x0, x20
  402030:	bl	401a28 <printf@plt+0x518>
  402034:	ldr	w19, [sp, #88]
  402038:	adrp	x23, 411000 <_ZdlPvm@@Base+0x3c8>
  40203c:	add	x23, x23, #0x9e8
  402040:	sxtw	x22, w19
  402044:	b	402070 <printf@plt+0xb60>
  402048:	ldr	w0, [sp, #88]
  40204c:	cmp	w0, w19
  402050:	b.gt	402060 <printf@plt+0xb50>
  402054:	mov	x1, x23
  402058:	mov	w0, #0x62                  	// #98
  40205c:	bl	40f1f8 <printf@plt+0xdce8>
  402060:	ldr	x1, [sp, #80]
  402064:	mov	x0, x20
  402068:	ldrb	w1, [x1, x22]
  40206c:	bl	401a28 <printf@plt+0x518>
  402070:	sub	x22, x22, #0x1
  402074:	subs	w19, w19, #0x1
  402078:	b.pl	402048 <printf@plt+0xb38>  // b.nfrst
  40207c:	b	402004 <printf@plt+0xaf4>
  402080:	ldp	w0, w1, [sp, #88]
  402084:	cmp	w1, w0
  402088:	b.le	4022cc <printf@plt+0xdbc>
  40208c:	ldr	x1, [sp, #80]
  402090:	add	w2, w0, #0x1
  402094:	str	w2, [sp, #88]
  402098:	strb	wzr, [x1, w0, sxtw]
  40209c:	ldr	w0, [sp, #88]
  4020a0:	cmp	w0, #0x0
  4020a4:	cbz	w0, 402004 <printf@plt+0xaf4>
  4020a8:	b.gt	4020bc <printf@plt+0xbac>
  4020ac:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  4020b0:	mov	w0, #0x62                  	// #98
  4020b4:	add	x1, x1, #0x9e8
  4020b8:	bl	40f1f8 <printf@plt+0xdce8>
  4020bc:	ldr	x24, [sp, #80]
  4020c0:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4020c4:	adrp	x22, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4020c8:	adrp	x23, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4020cc:	add	x20, x20, #0xf58
  4020d0:	add	x22, x22, #0x958
  4020d4:	add	x23, x23, #0x450
  4020d8:	ldrb	w0, [x24]
  4020dc:	ldrb	w1, [x20, w0, sxtw]
  4020e0:	cbnz	w1, 4020f8 <printf@plt+0xbe8>
  4020e4:	cbz	w0, 402004 <printf@plt+0xaf4>
  4020e8:	ldrb	w0, [x24, #1]
  4020ec:	add	x24, x24, #0x1
  4020f0:	ldrb	w1, [x20, w0, sxtw]
  4020f4:	cbz	w1, 4020e4 <printf@plt+0xbd4>
  4020f8:	cbz	w0, 402004 <printf@plt+0xaf4>
  4020fc:	mov	x19, x24
  402100:	mov	x3, x19
  402104:	ldrb	w2, [x19, #1]!
  402108:	mov	x1, x2
  40210c:	ldrb	w0, [x20, w2, sxtw]
  402110:	cbnz	w0, 402100 <printf@plt+0xbf0>
  402114:	cmp	w2, #0x28
  402118:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40211c:	b.ne	4021cc <printf@plt+0xcbc>  // b.any
  402120:	ldrb	w0, [x22, x2]
  402124:	cbz	w0, 402134 <printf@plt+0xc24>
  402128:	ldrb	w1, [x19, #1]!
  40212c:	ldrb	w0, [x22, w1, sxtw]
  402130:	cbnz	w0, 402128 <printf@plt+0xc18>
  402134:	cmp	w1, #0x28
  402138:	b.eq	4021e0 <printf@plt+0xcd0>  // b.none
  40213c:	ldrb	w0, [x24]
  402140:	mov	x25, #0x0                   	// #0
  402144:	cbnz	w0, 402150 <printf@plt+0xc40>
  402148:	mov	x24, x19
  40214c:	b	4020d8 <printf@plt+0xbc8>
  402150:	ldrb	w6, [x23, w0, sxtw]
  402154:	ldrb	w0, [x23, #116]
  402158:	cmp	w0, w6
  40215c:	b.ne	40223c <printf@plt+0xd2c>  // b.any
  402160:	adrp	x5, 411000 <_ZdlPvm@@Base+0x3c8>
  402164:	add	x4, x24, #0x1
  402168:	add	x5, x5, #0xa21
  40216c:	mov	x0, #0x0                   	// #0
  402170:	ldrb	w2, [x4, x0]
  402174:	ldrb	w1, [x5, x0]
  402178:	add	x0, x0, #0x1
  40217c:	ldrb	w3, [x23, w2, sxtw]
  402180:	ldrb	w1, [x23, w1, sxtw]
  402184:	cmp	w3, w1
  402188:	b.ne	40223c <printf@plt+0xd2c>  // b.any
  40218c:	cbnz	w2, 402170 <printf@plt+0xc60>
  402190:	cbz	x25, 402384 <printf@plt+0xe74>
  402194:	ldrb	w0, [x25]
  402198:	cbz	w0, 4021a4 <printf@plt+0xc94>
  40219c:	ldrb	w1, [x25, #1]
  4021a0:	cbz	w1, 4022dc <printf@plt+0xdcc>
  4021a4:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4021a8:	add	x26, x26, #0x58
  4021ac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  4021b0:	mov	x3, x26
  4021b4:	mov	x2, x26
  4021b8:	mov	x1, x26
  4021bc:	add	x0, x0, #0xa58
  4021c0:	bl	40fa98 <printf@plt+0xe588>
  4021c4:	mov	x24, x19
  4021c8:	b	4020d8 <printf@plt+0xbc8>
  4021cc:	strb	wzr, [x19]
  4021d0:	add	x19, x3, #0x2
  4021d4:	ldrb	w2, [x3, #2]
  4021d8:	mov	x1, x2
  4021dc:	b	402120 <printf@plt+0xc10>
  4021e0:	mov	x25, x19
  4021e4:	strb	wzr, [x25], #1
  4021e8:	ldrb	w0, [x19, #1]
  4021ec:	mov	x19, x25
  4021f0:	cmp	w0, #0x29
  4021f4:	b.eq	402208 <printf@plt+0xcf8>  // b.none
  4021f8:	cbz	w0, 4022e8 <printf@plt+0xdd8>
  4021fc:	ldrb	w0, [x19, #1]!
  402200:	cmp	w0, #0x29
  402204:	b.ne	4021f8 <printf@plt+0xce8>  // b.any
  402208:	strb	wzr, [x19], #1
  40220c:	ldrb	w0, [x24]
  402210:	cbnz	w0, 402150 <printf@plt+0xc40>
  402214:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  402218:	mov	x24, x19
  40221c:	add	x26, x26, #0x58
  402220:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  402224:	mov	x3, x26
  402228:	add	x0, x0, #0xa08
  40222c:	mov	x2, x26
  402230:	mov	x1, x26
  402234:	bl	40fa98 <printf@plt+0xe588>
  402238:	b	4020d8 <printf@plt+0xbc8>
  40223c:	ldrb	w0, [x23, #108]
  402240:	cmp	w0, w6
  402244:	b.ne	402318 <printf@plt+0xe08>  // b.any
  402248:	adrp	x5, 411000 <_ZdlPvm@@Base+0x3c8>
  40224c:	add	x4, x24, #0x1
  402250:	add	x5, x5, #0xa91
  402254:	mov	x0, #0x0                   	// #0
  402258:	ldrb	w2, [x4, x0]
  40225c:	ldrb	w1, [x5, x0]
  402260:	add	x0, x0, #0x1
  402264:	ldrb	w3, [x23, w2, sxtw]
  402268:	ldrb	w1, [x23, w1, sxtw]
  40226c:	cmp	w3, w1
  402270:	b.ne	402318 <printf@plt+0xe08>  // b.any
  402274:	cbnz	w2, 402258 <printf@plt+0xd48>
  402278:	cbz	x25, 4023e4 <printf@plt+0xed4>
  40227c:	add	x2, x21, #0x4
  402280:	mov	x0, x25
  402284:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  402288:	add	x1, x1, #0xad8
  40228c:	bl	4013b0 <__isoc99_sscanf@plt>
  402290:	cmp	w0, #0x1
  402294:	b.eq	4023ac <printf@plt+0xe9c>  // b.none
  402298:	mov	x1, x25
  40229c:	add	x0, sp, #0x60
  4022a0:	bl	40f640 <printf@plt+0xe130>
  4022a4:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4022a8:	add	x26, x26, #0x58
  4022ac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  4022b0:	mov	x3, x26
  4022b4:	mov	x2, x26
  4022b8:	add	x1, sp, #0x60
  4022bc:	add	x0, x0, #0xae0
  4022c0:	bl	40fa98 <printf@plt+0xe588>
  4022c4:	mov	x24, x19
  4022c8:	b	4020d8 <printf@plt+0xbc8>
  4022cc:	add	x0, sp, #0x50
  4022d0:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  4022d4:	ldr	w0, [sp, #88]
  4022d8:	b	40208c <printf@plt+0xb7c>
  4022dc:	mov	x24, x19
  4022e0:	strb	w0, [x21, #10]
  4022e4:	b	4020d8 <printf@plt+0xbc8>
  4022e8:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4022ec:	add	x26, x26, #0x58
  4022f0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  4022f4:	mov	x3, x26
  4022f8:	mov	x2, x26
  4022fc:	mov	x1, x26
  402300:	add	x0, x0, #0xe28
  402304:	bl	40fa98 <printf@plt+0xe588>
  402308:	ldrb	w0, [x24]
  40230c:	cbnz	w0, 402150 <printf@plt+0xc40>
  402310:	mov	x24, x19
  402314:	b	402220 <printf@plt+0xd10>
  402318:	ldrb	w0, [x23, #100]
  40231c:	cmp	w0, w6
  402320:	b.ne	40240c <printf@plt+0xefc>  // b.any
  402324:	adrp	x5, 411000 <_ZdlPvm@@Base+0x3c8>
  402328:	add	x4, x24, #0x1
  40232c:	add	x5, x5, #0xb19
  402330:	mov	x0, #0x0                   	// #0
  402334:	ldrb	w2, [x4, x0]
  402338:	ldrb	w1, [x5, x0]
  40233c:	add	x0, x0, #0x1
  402340:	ldrb	w3, [x23, w2, sxtw]
  402344:	ldrb	w1, [x23, w1, sxtw]
  402348:	cmp	w3, w1
  40234c:	b.ne	40240c <printf@plt+0xefc>  // b.any
  402350:	cbnz	w2, 402334 <printf@plt+0xe24>
  402354:	cbz	x25, 4024d8 <printf@plt+0xfc8>
  402358:	ldrb	w0, [x25]
  40235c:	cbz	w0, 402480 <printf@plt+0xf70>
  402360:	ldrb	w1, [x25, #1]
  402364:	cbz	w1, 402480 <printf@plt+0xf70>
  402368:	ldrb	w1, [x25, #2]
  40236c:	cbnz	w1, 402480 <printf@plt+0xf70>
  402370:	strb	w0, [x21, #8]
  402374:	mov	x24, x19
  402378:	ldrb	w0, [x25, #1]
  40237c:	strb	w0, [x21, #9]
  402380:	b	4020d8 <printf@plt+0xbc8>
  402384:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  402388:	add	x26, x26, #0x58
  40238c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  402390:	mov	x3, x26
  402394:	mov	x2, x26
  402398:	mov	x1, x26
  40239c:	add	x0, x0, #0xa28
  4023a0:	bl	40fa98 <printf@plt+0xe588>
  4023a4:	mov	x24, x19
  4023a8:	b	4020d8 <printf@plt+0xbc8>
  4023ac:	ldr	w0, [x21, #4]
  4023b0:	mov	x24, x19
  4023b4:	cmp	w0, #0x0
  4023b8:	b.gt	4020d8 <printf@plt+0xbc8>
  4023bc:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4023c0:	add	x26, x26, #0x58
  4023c4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  4023c8:	mov	x3, x26
  4023cc:	mov	x2, x26
  4023d0:	mov	x1, x26
  4023d4:	add	x0, x0, #0xaf8
  4023d8:	bl	40fa98 <printf@plt+0xe588>
  4023dc:	str	wzr, [x21, #4]
  4023e0:	b	4020d8 <printf@plt+0xbc8>
  4023e4:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4023e8:	add	x26, x26, #0x58
  4023ec:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  4023f0:	mov	x3, x26
  4023f4:	mov	x2, x26
  4023f8:	mov	x1, x26
  4023fc:	add	x0, x0, #0xaa0
  402400:	bl	40fa98 <printf@plt+0xe588>
  402404:	mov	x24, x19
  402408:	b	4020d8 <printf@plt+0xbc8>
  40240c:	ldrb	w0, [x23, #99]
  402410:	cmp	w0, w6
  402414:	b.ne	402500 <printf@plt+0xff0>  // b.any
  402418:	adrp	x3, 411000 <_ZdlPvm@@Base+0x3c8>
  40241c:	add	x4, x24, #0x1
  402420:	add	x3, x3, #0xb89
  402424:	mov	x0, #0x0                   	// #0
  402428:	ldrb	w2, [x4, x0]
  40242c:	ldrb	w1, [x3, x0]
  402430:	add	x0, x0, #0x1
  402434:	ldrb	w5, [x23, w2, sxtw]
  402438:	ldrb	w1, [x23, w1, sxtw]
  40243c:	cmp	w5, w1
  402440:	b.ne	4024a8 <printf@plt+0xf98>  // b.any
  402444:	cbnz	w2, 402428 <printf@plt+0xf18>
  402448:	cbz	x25, 40246c <printf@plt+0xf5c>
  40244c:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  402450:	add	x26, x26, #0x58
  402454:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  402458:	mov	x3, x26
  40245c:	mov	x2, x26
  402460:	mov	x1, x26
  402464:	add	x0, x0, #0xb98
  402468:	bl	40fa98 <printf@plt+0xe588>
  40246c:	ldr	w0, [x21]
  402470:	mov	x24, x19
  402474:	orr	w0, w0, #0x1
  402478:	str	w0, [x21]
  40247c:	b	4020d8 <printf@plt+0xbc8>
  402480:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  402484:	add	x26, x26, #0x58
  402488:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  40248c:	mov	x3, x26
  402490:	mov	x2, x26
  402494:	mov	x1, x26
  402498:	add	x0, x0, #0xb50
  40249c:	bl	40fa98 <printf@plt+0xe588>
  4024a0:	mov	x24, x19
  4024a4:	b	4020d8 <printf@plt+0xbc8>
  4024a8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  4024ac:	add	x1, x1, #0xb91
  4024b0:	mov	x0, #0x0                   	// #0
  4024b4:	ldrb	w3, [x4, x0]
  4024b8:	ldrb	w2, [x1, x0]
  4024bc:	add	x0, x0, #0x1
  4024c0:	ldrb	w5, [x23, w3, sxtw]
  4024c4:	ldrb	w2, [x23, w2, sxtw]
  4024c8:	cmp	w5, w2
  4024cc:	b.ne	402500 <printf@plt+0xff0>  // b.any
  4024d0:	cbnz	w3, 4024b4 <printf@plt+0xfa4>
  4024d4:	b	402448 <printf@plt+0xf38>
  4024d8:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4024dc:	add	x26, x26, #0x58
  4024e0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  4024e4:	mov	x3, x26
  4024e8:	mov	x2, x26
  4024ec:	mov	x1, x26
  4024f0:	add	x0, x0, #0xb20
  4024f4:	bl	40fa98 <printf@plt+0xe588>
  4024f8:	mov	x24, x19
  4024fc:	b	4020d8 <printf@plt+0xbc8>
  402500:	ldrb	w0, [x23, #101]
  402504:	cmp	w0, w6
  402508:	b.ne	402574 <printf@plt+0x1064>  // b.any
  40250c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  402510:	add	x4, x24, #0x1
  402514:	add	x1, x1, #0xbc9
  402518:	mov	x0, #0x0                   	// #0
  40251c:	ldrb	w3, [x4, x0]
  402520:	ldrb	w2, [x1, x0]
  402524:	add	x0, x0, #0x1
  402528:	ldrb	w5, [x23, w3, sxtw]
  40252c:	ldrb	w2, [x23, w2, sxtw]
  402530:	cmp	w5, w2
  402534:	b.ne	402574 <printf@plt+0x1064>  // b.any
  402538:	cbnz	w3, 40251c <printf@plt+0x100c>
  40253c:	cbz	x25, 402560 <printf@plt+0x1050>
  402540:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  402544:	add	x26, x26, #0x58
  402548:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  40254c:	mov	x3, x26
  402550:	mov	x2, x26
  402554:	mov	x1, x26
  402558:	add	x0, x0, #0xbd0
  40255c:	bl	40fa98 <printf@plt+0xe588>
  402560:	ldr	w0, [x21]
  402564:	mov	x24, x19
  402568:	orr	w0, w0, #0x2
  40256c:	str	w0, [x21]
  402570:	b	4020d8 <printf@plt+0xbc8>
  402574:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  402578:	mov	x0, #0x0                   	// #0
  40257c:	add	x1, x1, #0xc00
  402580:	b	40258c <printf@plt+0x107c>
  402584:	add	x0, x0, #0x1
  402588:	cbz	w2, 402780 <printf@plt+0x1270>
  40258c:	ldrb	w4, [x24, x0]
  402590:	ldrb	w3, [x1, x0]
  402594:	ldrb	w2, [x24, x0]
  402598:	ldrb	w4, [x23, x4]
  40259c:	ldrb	w3, [x23, x3]
  4025a0:	cmp	w4, w3
  4025a4:	b.eq	402584 <printf@plt+0x1074>  // b.none
  4025a8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  4025ac:	mov	x0, #0x0                   	// #0
  4025b0:	add	x1, x1, #0xc08
  4025b4:	b	4025c0 <printf@plt+0x10b0>
  4025b8:	add	x0, x0, #0x1
  4025bc:	cbz	w2, 402780 <printf@plt+0x1270>
  4025c0:	ldrb	w4, [x24, x0]
  4025c4:	ldrb	w3, [x1, x0]
  4025c8:	ldrb	w2, [x24, x0]
  4025cc:	ldrb	w4, [x23, x4]
  4025d0:	ldrb	w3, [x23, x3]
  4025d4:	cmp	w4, w3
  4025d8:	b.eq	4025b8 <printf@plt+0x10a8>  // b.none
  4025dc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  4025e0:	mov	x0, #0x0                   	// #0
  4025e4:	add	x1, x1, #0xc38
  4025e8:	b	4025f4 <printf@plt+0x10e4>
  4025ec:	add	x0, x0, #0x1
  4025f0:	cbz	w2, 4027b8 <printf@plt+0x12a8>
  4025f4:	ldrb	w4, [x24, x0]
  4025f8:	ldrb	w3, [x1, x0]
  4025fc:	ldrb	w2, [x24, x0]
  402600:	ldrb	w4, [x23, x4]
  402604:	ldrb	w3, [x23, x3]
  402608:	cmp	w4, w3
  40260c:	b.eq	4025ec <printf@plt+0x10dc>  // b.none
  402610:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  402614:	mov	x0, #0x0                   	// #0
  402618:	add	x1, x1, #0xc48
  40261c:	b	402628 <printf@plt+0x1118>
  402620:	add	x0, x0, #0x1
  402624:	cbz	w2, 4027b8 <printf@plt+0x12a8>
  402628:	ldrb	w4, [x24, x0]
  40262c:	ldrb	w3, [x1, x0]
  402630:	ldrb	w2, [x24, x0]
  402634:	ldrb	w4, [x23, x4]
  402638:	ldrb	w3, [x23, x3]
  40263c:	cmp	w4, w3
  402640:	b.eq	402620 <printf@plt+0x1110>  // b.none
  402644:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  402648:	mov	x0, #0x0                   	// #0
  40264c:	add	x1, x1, #0xc88
  402650:	b	40265c <printf@plt+0x114c>
  402654:	add	x0, x0, #0x1
  402658:	cbz	w2, 4027f0 <printf@plt+0x12e0>
  40265c:	ldrb	w4, [x24, x0]
  402660:	ldrb	w3, [x1, x0]
  402664:	ldrb	w2, [x24, x0]
  402668:	ldrb	w4, [x23, x4]
  40266c:	ldrb	w3, [x23, x3]
  402670:	cmp	w4, w3
  402674:	b.eq	402654 <printf@plt+0x1144>  // b.none
  402678:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  40267c:	mov	x0, #0x0                   	// #0
  402680:	add	x1, x1, #0xcc0
  402684:	b	402690 <printf@plt+0x1180>
  402688:	add	x0, x0, #0x1
  40268c:	cbz	w2, 402828 <printf@plt+0x1318>
  402690:	ldrb	w4, [x24, x0]
  402694:	ldrb	w3, [x1, x0]
  402698:	ldrb	w2, [x24, x0]
  40269c:	ldrb	w4, [x23, x4]
  4026a0:	ldrb	w3, [x23, x3]
  4026a4:	cmp	w4, w3
  4026a8:	b.eq	402688 <printf@plt+0x1178>  // b.none
  4026ac:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  4026b0:	mov	x0, #0x0                   	// #0
  4026b4:	add	x1, x1, #0xcf8
  4026b8:	b	4026c4 <printf@plt+0x11b4>
  4026bc:	add	x0, x0, #0x1
  4026c0:	cbz	w2, 402860 <printf@plt+0x1350>
  4026c4:	ldrb	w4, [x24, x0]
  4026c8:	ldrb	w3, [x1, x0]
  4026cc:	ldrb	w2, [x24, x0]
  4026d0:	ldrb	w4, [x23, x4]
  4026d4:	ldrb	w3, [x23, x3]
  4026d8:	cmp	w4, w3
  4026dc:	b.eq	4026bc <printf@plt+0x11ac>  // b.none
  4026e0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  4026e4:	mov	x0, #0x0                   	// #0
  4026e8:	add	x1, x1, #0xd38
  4026ec:	b	4026f8 <printf@plt+0x11e8>
  4026f0:	add	x0, x0, #0x1
  4026f4:	cbz	w2, 402898 <printf@plt+0x1388>
  4026f8:	ldrb	w4, [x24, x0]
  4026fc:	ldrb	w3, [x1, x0]
  402700:	ldrb	w2, [x24, x0]
  402704:	ldrb	w4, [x23, x4]
  402708:	ldrb	w3, [x23, x3]
  40270c:	cmp	w4, w3
  402710:	b.eq	4026f0 <printf@plt+0x11e0>  // b.none
  402714:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  402718:	add	x1, x1, #0xd70
  40271c:	mov	x0, #0x0                   	// #0
  402720:	ldrb	w4, [x24, x0]
  402724:	ldrb	w3, [x1, x0]
  402728:	ldrb	w2, [x24, x0]
  40272c:	ldrb	w4, [x23, x4]
  402730:	ldrb	w3, [x23, x3]
  402734:	cmp	w4, w3
  402738:	b.ne	4028d0 <printf@plt+0x13c0>  // b.any
  40273c:	add	x0, x0, #0x1
  402740:	cbnz	w2, 402720 <printf@plt+0x1210>
  402744:	cbz	x25, 402914 <printf@plt+0x1404>
  402748:	ldrb	w0, [x25]
  40274c:	cbz	w0, 402758 <printf@plt+0x1248>
  402750:	ldrb	w1, [x25, #1]
  402754:	cbz	w1, 402970 <printf@plt+0x1460>
  402758:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40275c:	add	x26, x26, #0x58
  402760:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  402764:	mov	x3, x26
  402768:	mov	x2, x26
  40276c:	mov	x1, x26
  402770:	add	x0, x0, #0xdb8
  402774:	bl	40fa98 <printf@plt+0xe588>
  402778:	mov	x24, x19
  40277c:	b	4020d8 <printf@plt+0xbc8>
  402780:	cbz	x25, 4027a4 <printf@plt+0x1294>
  402784:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  402788:	add	x26, x26, #0x58
  40278c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  402790:	mov	x3, x26
  402794:	mov	x2, x26
  402798:	mov	x1, x26
  40279c:	add	x0, x0, #0xc10
  4027a0:	bl	40fa98 <printf@plt+0xe588>
  4027a4:	ldr	w0, [x21]
  4027a8:	mov	x24, x19
  4027ac:	orr	w0, w0, #0x4
  4027b0:	str	w0, [x21]
  4027b4:	b	4020d8 <printf@plt+0xbc8>
  4027b8:	cbz	x25, 4027dc <printf@plt+0x12cc>
  4027bc:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4027c0:	add	x26, x26, #0x58
  4027c4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  4027c8:	mov	x3, x26
  4027cc:	mov	x2, x26
  4027d0:	mov	x1, x26
  4027d4:	add	x0, x0, #0xc58
  4027d8:	bl	40fa98 <printf@plt+0xe588>
  4027dc:	ldr	w0, [x21]
  4027e0:	mov	x24, x19
  4027e4:	orr	w0, w0, #0x10
  4027e8:	str	w0, [x21]
  4027ec:	b	4020d8 <printf@plt+0xbc8>
  4027f0:	cbz	x25, 402814 <printf@plt+0x1304>
  4027f4:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4027f8:	add	x26, x26, #0x58
  4027fc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  402800:	mov	x3, x26
  402804:	mov	x2, x26
  402808:	mov	x1, x26
  40280c:	add	x0, x0, #0xc90
  402810:	bl	40fa98 <printf@plt+0xe588>
  402814:	ldr	w0, [x21]
  402818:	mov	x24, x19
  40281c:	orr	w0, w0, #0x8
  402820:	str	w0, [x21]
  402824:	b	4020d8 <printf@plt+0xbc8>
  402828:	cbz	x25, 40284c <printf@plt+0x133c>
  40282c:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  402830:	add	x26, x26, #0x58
  402834:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  402838:	mov	x3, x26
  40283c:	mov	x2, x26
  402840:	mov	x1, x26
  402844:	add	x0, x0, #0xcc8
  402848:	bl	40fa98 <printf@plt+0xe588>
  40284c:	ldr	w0, [x21]
  402850:	mov	x24, x19
  402854:	orr	w0, w0, #0x20
  402858:	str	w0, [x21]
  40285c:	b	4020d8 <printf@plt+0xbc8>
  402860:	cbz	x25, 402884 <printf@plt+0x1374>
  402864:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  402868:	add	x26, x26, #0x58
  40286c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  402870:	mov	x3, x26
  402874:	mov	x2, x26
  402878:	mov	x1, x26
  40287c:	add	x0, x0, #0xd08
  402880:	bl	40fa98 <printf@plt+0xe588>
  402884:	ldr	w0, [x21]
  402888:	mov	x24, x19
  40288c:	orr	w0, w0, #0x40
  402890:	str	w0, [x21]
  402894:	b	4020d8 <printf@plt+0xbc8>
  402898:	cbz	x25, 4028bc <printf@plt+0x13ac>
  40289c:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4028a0:	add	x26, x26, #0x58
  4028a4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  4028a8:	mov	x3, x26
  4028ac:	mov	x2, x26
  4028b0:	mov	x1, x26
  4028b4:	add	x0, x0, #0xd40
  4028b8:	bl	40fa98 <printf@plt+0xe588>
  4028bc:	ldr	w0, [x21]
  4028c0:	mov	x24, x19
  4028c4:	orr	w0, w0, #0x80
  4028c8:	str	w0, [x21]
  4028cc:	b	4020d8 <printf@plt+0xbc8>
  4028d0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  4028d4:	add	x1, x1, #0xdf8
  4028d8:	mov	x0, #0x0                   	// #0
  4028dc:	ldrb	w4, [x24, x0]
  4028e0:	ldrb	w3, [x1, x0]
  4028e4:	ldrb	w2, [x24, x0]
  4028e8:	ldrb	w4, [x23, x4]
  4028ec:	ldrb	w3, [x23, x3]
  4028f0:	cmp	w4, w3
  4028f4:	b.ne	40293c <printf@plt+0x142c>  // b.any
  4028f8:	add	x0, x0, #0x1
  4028fc:	cbnz	w2, 4028dc <printf@plt+0x13cc>
  402900:	ldr	w0, [x21]
  402904:	mov	x24, x19
  402908:	orr	w0, w0, #0x80000000
  40290c:	str	w0, [x21]
  402910:	b	4020d8 <printf@plt+0xbc8>
  402914:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  402918:	add	x26, x26, #0x58
  40291c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  402920:	mov	x3, x26
  402924:	mov	x2, x26
  402928:	mov	x1, x26
  40292c:	add	x0, x0, #0xd80
  402930:	bl	40fa98 <printf@plt+0xe588>
  402934:	mov	x24, x19
  402938:	b	4020d8 <printf@plt+0xbc8>
  40293c:	mov	x1, x24
  402940:	add	x0, sp, #0x60
  402944:	bl	40f640 <printf@plt+0xe130>
  402948:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40294c:	add	x26, x26, #0x58
  402950:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  402954:	mov	x3, x26
  402958:	mov	x2, x26
  40295c:	add	x1, sp, #0x60
  402960:	add	x0, x0, #0xe08
  402964:	bl	40fa98 <printf@plt+0xe588>
  402968:	mov	x24, x19
  40296c:	b	4020d8 <printf@plt+0xbc8>
  402970:	mov	x24, x19
  402974:	strb	w0, [x21, #11]
  402978:	b	4020d8 <printf@plt+0xbc8>
  40297c:	mov	x19, x0
  402980:	add	x0, sp, #0x50
  402984:	bl	410f48 <_ZdlPvm@@Base+0x310>
  402988:	mov	x0, x19
  40298c:	bl	4014b0 <_Unwind_Resume@plt>
  402990:	stp	x29, x30, [sp, #-32]!
  402994:	mov	x29, sp
  402998:	stp	x19, x20, [sp, #16]
  40299c:	add	x20, x0, #0x8
  4029a0:	mov	x19, x0
  4029a4:	mov	x0, x20
  4029a8:	bl	410d80 <_ZdlPvm@@Base+0x148>
  4029ac:	add	x0, x19, #0x18
  4029b0:	bl	410d80 <_ZdlPvm@@Base+0x148>
  4029b4:	str	xzr, [x19]
  4029b8:	str	wzr, [x19, #40]
  4029bc:	strh	wzr, [x19, #44]
  4029c0:	ldp	x19, x20, [sp, #16]
  4029c4:	ldp	x29, x30, [sp], #32
  4029c8:	ret
  4029cc:	mov	x19, x0
  4029d0:	mov	x0, x20
  4029d4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4029d8:	mov	x0, x19
  4029dc:	bl	4014b0 <_Unwind_Resume@plt>
  4029e0:	stp	x29, x30, [sp, #-32]!
  4029e4:	mov	x29, sp
  4029e8:	str	x19, [sp, #16]
  4029ec:	mov	x19, x0
  4029f0:	add	x0, x0, #0x18
  4029f4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4029f8:	add	x0, x19, #0x8
  4029fc:	ldr	x19, [sp, #16]
  402a00:	ldp	x29, x30, [sp], #32
  402a04:	b	410f48 <_ZdlPvm@@Base+0x310>
  402a08:	stp	x29, x30, [sp, #-32]!
  402a0c:	mov	x29, sp
  402a10:	str	x19, [sp, #16]
  402a14:	mov	x19, x0
  402a18:	bl	402990 <printf@plt+0x1480>
  402a1c:	str	wzr, [x19, #48]
  402a20:	ldr	x19, [sp, #16]
  402a24:	ldp	x29, x30, [sp], #32
  402a28:	ret
  402a2c:	nop
  402a30:	stp	x29, x30, [sp, #-32]!
  402a34:	mov	x29, sp
  402a38:	stp	x19, x20, [sp, #16]
  402a3c:	mov	x19, x0
  402a40:	mov	w20, w1
  402a44:	bl	402990 <printf@plt+0x1480>
  402a48:	str	w20, [x19, #48]
  402a4c:	ldp	x19, x20, [sp, #16]
  402a50:	ldp	x29, x30, [sp], #32
  402a54:	ret
  402a58:	stp	x29, x30, [sp, #-32]!
  402a5c:	mov	x29, sp
  402a60:	stp	x19, x20, [sp, #16]
  402a64:	mov	x19, x0
  402a68:	ldr	w0, [x0, #48]
  402a6c:	cmp	w0, #0x4
  402a70:	b.eq	402ccc <printf@plt+0x17bc>  // b.none
  402a74:	b.ls	402c4c <printf@plt+0x173c>  // b.plast
  402a78:	cmp	w0, #0x7
  402a7c:	b.eq	402ce0 <printf@plt+0x17d0>  // b.none
  402a80:	b.ls	402b00 <printf@plt+0x15f0>  // b.plast
  402a84:	cmp	w0, #0x8
  402a88:	b.ne	402cf4 <printf@plt+0x17e4>  // b.any
  402a8c:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402a90:	mov	w0, #0x3d                  	// #61
  402a94:	ldr	x1, [x1, #440]
  402a98:	bl	4012d0 <putc@plt>
  402a9c:	nop
  402aa0:	ldrsh	w0, [x19, #2]
  402aa4:	cbnz	w0, 402b28 <printf@plt+0x1618>
  402aa8:	ldrsh	w0, [x19, #6]
  402aac:	cbnz	w0, 402b64 <printf@plt+0x1654>
  402ab0:	ldr	w0, [x19, #16]
  402ab4:	cbnz	w0, 402ba0 <printf@plt+0x1690>
  402ab8:	ldr	w0, [x19, #32]
  402abc:	cbnz	w0, 402bd0 <printf@plt+0x16c0>
  402ac0:	ldr	w0, [x19, #40]
  402ac4:	cmp	w0, #0x1
  402ac8:	b.eq	402c04 <printf@plt+0x16f4>  // b.none
  402acc:	cmp	w0, #0x2
  402ad0:	b.ne	402ae4 <printf@plt+0x15d4>  // b.any
  402ad4:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402ad8:	mov	w0, #0x64                  	// #100
  402adc:	ldr	x1, [x1, #440]
  402ae0:	bl	4012d0 <putc@plt>
  402ae4:	ldrb	w0, [x19, #44]
  402ae8:	cbnz	w0, 402c1c <printf@plt+0x170c>
  402aec:	ldrb	w0, [x19, #45]
  402af0:	cbnz	w0, 402c34 <printf@plt+0x1724>
  402af4:	ldp	x19, x20, [sp, #16]
  402af8:	ldp	x29, x30, [sp], #32
  402afc:	ret
  402b00:	cmp	w0, #0x5
  402b04:	b.eq	402d08 <printf@plt+0x17f8>  // b.none
  402b08:	cmp	w0, #0x6
  402b0c:	b.ne	402cf4 <printf@plt+0x17e4>  // b.any
  402b10:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402b14:	mov	w0, #0x5e                  	// #94
  402b18:	ldr	x1, [x1, #440]
  402b1c:	bl	4012d0 <putc@plt>
  402b20:	ldrsh	w0, [x19, #2]
  402b24:	cbz	w0, 402aa8 <printf@plt+0x1598>
  402b28:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  402b2c:	mov	w0, #0x70                  	// #112
  402b30:	ldr	x1, [x20, #440]
  402b34:	bl	4012d0 <putc@plt>
  402b38:	ldrsh	w0, [x19]
  402b3c:	cmp	w0, #0x0
  402b40:	b.gt	402c90 <printf@plt+0x1780>
  402b44:	ldr	x0, [x20, #440]
  402b48:	b.ne	402d44 <printf@plt+0x1834>  // b.any
  402b4c:	ldrsh	w2, [x19, #2]
  402b50:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  402b54:	add	x1, x1, #0xe38
  402b58:	bl	4012c0 <fprintf@plt>
  402b5c:	ldrsh	w0, [x19, #6]
  402b60:	cbz	w0, 402ab0 <printf@plt+0x15a0>
  402b64:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  402b68:	mov	w0, #0x76                  	// #118
  402b6c:	ldr	x1, [x20, #440]
  402b70:	bl	4012d0 <putc@plt>
  402b74:	ldrsh	w0, [x19, #4]
  402b78:	cmp	w0, #0x0
  402b7c:	b.gt	402ca4 <printf@plt+0x1794>
  402b80:	ldr	x0, [x20, #440]
  402b84:	b.ne	402d30 <printf@plt+0x1820>  // b.any
  402b88:	ldrsh	w2, [x19, #6]
  402b8c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  402b90:	add	x1, x1, #0xe38
  402b94:	bl	4012c0 <fprintf@plt>
  402b98:	ldr	w0, [x19, #16]
  402b9c:	cbz	w0, 402ab8 <printf@plt+0x15a8>
  402ba0:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  402ba4:	mov	w0, #0x66                  	// #102
  402ba8:	ldr	x1, [x20, #440]
  402bac:	bl	4012d0 <putc@plt>
  402bb0:	ldr	x1, [x20, #440]
  402bb4:	add	x0, x19, #0x8
  402bb8:	bl	4117b0 <_ZdlPvm@@Base+0xb78>
  402bbc:	ldr	x1, [x20, #440]
  402bc0:	mov	w0, #0x20                  	// #32
  402bc4:	bl	4012d0 <putc@plt>
  402bc8:	ldr	w0, [x19, #32]
  402bcc:	cbz	w0, 402ac0 <printf@plt+0x15b0>
  402bd0:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  402bd4:	mov	w0, #0x6d                  	// #109
  402bd8:	ldr	x1, [x20, #440]
  402bdc:	bl	4012d0 <putc@plt>
  402be0:	ldr	x1, [x20, #440]
  402be4:	add	x0, x19, #0x18
  402be8:	bl	4117b0 <_ZdlPvm@@Base+0xb78>
  402bec:	ldr	x1, [x20, #440]
  402bf0:	mov	w0, #0x20                  	// #32
  402bf4:	bl	4012d0 <putc@plt>
  402bf8:	ldr	w0, [x19, #40]
  402bfc:	cmp	w0, #0x1
  402c00:	b.ne	402acc <printf@plt+0x15bc>  // b.any
  402c04:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402c08:	mov	w0, #0x74                  	// #116
  402c0c:	ldr	x1, [x1, #440]
  402c10:	bl	4012d0 <putc@plt>
  402c14:	ldrb	w0, [x19, #44]
  402c18:	cbz	w0, 402aec <printf@plt+0x15dc>
  402c1c:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402c20:	mov	w0, #0x7a                  	// #122
  402c24:	ldr	x1, [x1, #440]
  402c28:	bl	4012d0 <putc@plt>
  402c2c:	ldrb	w0, [x19, #45]
  402c30:	cbz	w0, 402af4 <printf@plt+0x15e4>
  402c34:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402c38:	mov	w0, #0x75                  	// #117
  402c3c:	ldp	x19, x20, [sp, #16]
  402c40:	ldp	x29, x30, [sp], #32
  402c44:	ldr	x1, [x1, #440]
  402c48:	b	4012d0 <putc@plt>
  402c4c:	cmp	w0, #0x2
  402c50:	b.eq	402d1c <printf@plt+0x180c>  // b.none
  402c54:	cmp	w0, #0x3
  402c58:	b.ne	402c70 <printf@plt+0x1760>  // b.any
  402c5c:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402c60:	mov	w0, #0x6e                  	// #110
  402c64:	ldr	x1, [x1, #440]
  402c68:	bl	4012d0 <putc@plt>
  402c6c:	b	402aa0 <printf@plt+0x1590>
  402c70:	cbz	w0, 402cb8 <printf@plt+0x17a8>
  402c74:	cmp	w0, #0x1
  402c78:	b.ne	402cf4 <printf@plt+0x17e4>  // b.any
  402c7c:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402c80:	mov	w0, #0x63                  	// #99
  402c84:	ldr	x1, [x1, #440]
  402c88:	bl	4012d0 <putc@plt>
  402c8c:	b	402aa0 <printf@plt+0x1590>
  402c90:	ldr	x1, [x20, #440]
  402c94:	mov	w0, #0x2b                  	// #43
  402c98:	bl	4012d0 <putc@plt>
  402c9c:	ldr	x0, [x20, #440]
  402ca0:	b	402b4c <printf@plt+0x163c>
  402ca4:	ldr	x1, [x20, #440]
  402ca8:	mov	w0, #0x2b                  	// #43
  402cac:	bl	4012d0 <putc@plt>
  402cb0:	ldr	x0, [x20, #440]
  402cb4:	b	402b88 <printf@plt+0x1678>
  402cb8:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402cbc:	mov	w0, #0x6c                  	// #108
  402cc0:	ldr	x1, [x1, #440]
  402cc4:	bl	4012d0 <putc@plt>
  402cc8:	b	402aa0 <printf@plt+0x1590>
  402ccc:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402cd0:	mov	w0, #0x61                  	// #97
  402cd4:	ldr	x1, [x1, #440]
  402cd8:	bl	4012d0 <putc@plt>
  402cdc:	b	402aa0 <printf@plt+0x1590>
  402ce0:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402ce4:	mov	w0, #0x5f                  	// #95
  402ce8:	ldr	x1, [x1, #440]
  402cec:	bl	4012d0 <putc@plt>
  402cf0:	b	402aa0 <printf@plt+0x1590>
  402cf4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  402cf8:	mov	w0, #0x241                 	// #577
  402cfc:	add	x1, x1, #0x9a8
  402d00:	bl	40f1f8 <printf@plt+0xdce8>
  402d04:	b	402aa0 <printf@plt+0x1590>
  402d08:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402d0c:	mov	w0, #0x73                  	// #115
  402d10:	ldr	x1, [x1, #440]
  402d14:	bl	4012d0 <putc@plt>
  402d18:	b	402aa0 <printf@plt+0x1590>
  402d1c:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  402d20:	mov	w0, #0x72                  	// #114
  402d24:	ldr	x1, [x1, #440]
  402d28:	bl	4012d0 <putc@plt>
  402d2c:	b	402aa0 <printf@plt+0x1590>
  402d30:	mov	x1, x0
  402d34:	mov	w0, #0x2d                  	// #45
  402d38:	bl	4012d0 <putc@plt>
  402d3c:	ldr	x0, [x20, #440]
  402d40:	b	402b88 <printf@plt+0x1678>
  402d44:	mov	x1, x0
  402d48:	mov	w0, #0x2d                  	// #45
  402d4c:	bl	4012d0 <putc@plt>
  402d50:	ldr	x0, [x20, #440]
  402d54:	b	402b4c <printf@plt+0x163c>
  402d58:	stp	x29, x30, [sp, #-96]!
  402d5c:	subs	w3, w2, #0x1
  402d60:	mov	x29, sp
  402d64:	stp	x21, x22, [sp, #32]
  402d68:	mov	x21, x0
  402d6c:	mov	x0, #0x0                   	// #0
  402d70:	stp	x19, x20, [sp, #16]
  402d74:	stp	x23, x24, [sp, #48]
  402d78:	stp	x25, x26, [sp, #64]
  402d7c:	stp	w1, w2, [x21]
  402d80:	b.le	402d94 <printf@plt+0x1884>
  402d84:	sbfiz	x0, x3, #2, #32
  402d88:	bl	401250 <_Znam@plt>
  402d8c:	ldr	w2, [x21, #4]
  402d90:	sub	w3, w2, #0x1
  402d94:	str	x0, [x21, #8]
  402d98:	cmp	w3, #0x0
  402d9c:	mov	x1, #0x0                   	// #0
  402da0:	mov	w4, #0xffffffff            	// #-1
  402da4:	b.le	402db8 <printf@plt+0x18a8>
  402da8:	str	w4, [x0, x1, lsl #2]
  402dac:	add	x1, x1, #0x1
  402db0:	cmp	w3, w1
  402db4:	b.gt	402da8 <printf@plt+0x1898>
  402db8:	sxtw	x20, w2
  402dbc:	mov	x22, #0x8                   	// #8
  402dc0:	add	x2, x22, w2, sxtw #4
  402dc4:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  402dc8:	cmp	x20, x0
  402dcc:	sub	x25, x20, #0x1
  402dd0:	csinv	x22, x2, xzr, ls  // ls = plast
  402dd4:	mov	x19, x25
  402dd8:	mov	x0, x22
  402ddc:	bl	401250 <_Znam@plt>
  402de0:	mov	x23, x0
  402de4:	mov	x24, x0
  402de8:	str	x20, [x23], #8
  402dec:	mov	x20, x23
  402df0:	tbnz	x25, #63, 402e10 <printf@plt+0x1900>
  402df4:	nop
  402df8:	mov	x0, x20
  402dfc:	bl	410d80 <_ZdlPvm@@Base+0x148>
  402e00:	sub	x19, x19, #0x1
  402e04:	add	x20, x20, #0x10
  402e08:	cmn	x19, #0x1
  402e0c:	b.ne	402df8 <printf@plt+0x18e8>  // b.any
  402e10:	ldrsw	x0, [x21, #4]
  402e14:	str	x23, [x21, #16]
  402e18:	bl	401250 <_Znam@plt>
  402e1c:	mov	x1, x0
  402e20:	ldrsw	x0, [x21, #4]
  402e24:	str	x1, [x21, #24]
  402e28:	bl	401250 <_Znam@plt>
  402e2c:	str	x0, [x21, #32]
  402e30:	ldr	w2, [x21, #4]
  402e34:	cmp	w2, #0x0
  402e38:	b.le	402e5c <printf@plt+0x194c>
  402e3c:	ldr	x3, [x21, #24]
  402e40:	mov	x1, #0x0                   	// #0
  402e44:	nop
  402e48:	strb	wzr, [x3, x1]
  402e4c:	strb	wzr, [x0, x1]
  402e50:	add	x1, x1, #0x1
  402e54:	cmp	w2, w1
  402e58:	b.gt	402e48 <printf@plt+0x1938>
  402e5c:	ldrsw	x0, [x21]
  402e60:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  402e64:	cmp	x0, x1
  402e68:	b.hi	403020 <printf@plt+0x1b10>  // b.pmore
  402e6c:	lsl	x0, x0, #3
  402e70:	bl	401250 <_Znam@plt>
  402e74:	ldr	w1, [x21]
  402e78:	str	x0, [x21, #40]
  402e7c:	cmp	w1, #0x0
  402e80:	b.le	402f18 <printf@plt+0x1a08>
  402e84:	stp	x27, x28, [sp, #80]
  402e88:	mov	x28, #0x9249                	// #37449
  402e8c:	movk	x28, #0x4924, lsl #16
  402e90:	movk	x28, #0x2492, lsl #32
  402e94:	mov	x25, #0x0                   	// #0
  402e98:	movk	x28, #0x249, lsl #48
  402e9c:	mov	x27, #0xffffffffffffffff    	// #-1
  402ea0:	ldr	w22, [x21, #4]
  402ea4:	mov	w0, #0x38                  	// #56
  402ea8:	mov	x1, #0x8                   	// #8
  402eac:	sxtw	x23, w22
  402eb0:	cmp	x23, x28
  402eb4:	smaddl	x22, w22, w0, x1
  402eb8:	csel	x22, x22, x27, ls  // ls = plast
  402ebc:	mov	x0, x22
  402ec0:	bl	401250 <_Znam@plt>
  402ec4:	mov	x24, x0
  402ec8:	subs	x20, x23, #0x1
  402ecc:	mov	x26, x0
  402ed0:	str	x23, [x24], #8
  402ed4:	mov	x19, x24
  402ed8:	b.mi	402efc <printf@plt+0x19ec>  // b.first
  402edc:	nop
  402ee0:	mov	x0, x19
  402ee4:	bl	402990 <printf@plt+0x1480>
  402ee8:	str	wzr, [x19, #48]
  402eec:	sub	x20, x20, #0x1
  402ef0:	cmn	x20, #0x1
  402ef4:	add	x19, x19, #0x38
  402ef8:	b.ne	402ee0 <printf@plt+0x19d0>  // b.any
  402efc:	ldr	x0, [x21, #40]
  402f00:	ldr	w1, [x21]
  402f04:	str	x24, [x0, x25, lsl #3]
  402f08:	add	x25, x25, #0x1
  402f0c:	cmp	w1, w25
  402f10:	b.gt	402ea0 <printf@plt+0x1990>
  402f14:	ldp	x27, x28, [sp, #80]
  402f18:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  402f1c:	sxtw	x0, w1
  402f20:	cmp	x2, w1, sxtw
  402f24:	b.cc	403020 <printf@plt+0x1b10>  // b.lo, b.ul, b.last
  402f28:	lsl	x0, x0, #3
  402f2c:	bl	401250 <_Znam@plt>
  402f30:	ldr	w1, [x21]
  402f34:	mov	x20, x0
  402f38:	str	x0, [x21, #48]
  402f3c:	cmp	w1, #0x0
  402f40:	b.le	402fac <printf@plt+0x1a9c>
  402f44:	ldr	w5, [x21, #4]
  402f48:	mov	x19, #0x0                   	// #0
  402f4c:	nop
  402f50:	add	w0, w5, #0x1
  402f54:	lsl	x22, x19, #3
  402f58:	sxtw	x0, w0
  402f5c:	bl	401250 <_Znam@plt>
  402f60:	ldr	w5, [x21, #4]
  402f64:	str	x0, [x20, x19, lsl #3]
  402f68:	tbnz	w5, #31, 402f94 <printf@plt+0x1a84>
  402f6c:	ldr	x3, [x21, #48]
  402f70:	sxtw	x4, w5
  402f74:	mov	x0, #0x0                   	// #0
  402f78:	add	x3, x3, x22
  402f7c:	nop
  402f80:	ldr	x1, [x3]
  402f84:	cmp	x4, x0
  402f88:	strb	wzr, [x1, x0]
  402f8c:	add	x0, x0, #0x1
  402f90:	b.ne	402f80 <printf@plt+0x1a70>  // b.any
  402f94:	ldr	w0, [x21]
  402f98:	add	x19, x19, #0x1
  402f9c:	cmp	w0, w19
  402fa0:	b.le	402fac <printf@plt+0x1a9c>
  402fa4:	ldr	x20, [x21, #48]
  402fa8:	b	402f50 <printf@plt+0x1a40>
  402fac:	ldp	x19, x20, [sp, #16]
  402fb0:	ldp	x21, x22, [sp, #32]
  402fb4:	ldp	x23, x24, [sp, #48]
  402fb8:	ldp	x25, x26, [sp, #64]
  402fbc:	ldp	x29, x30, [sp], #96
  402fc0:	ret
  402fc4:	sub	x19, x25, x19
  402fc8:	mov	x20, x0
  402fcc:	stp	x27, x28, [sp, #80]
  402fd0:	add	x19, x23, x19, lsl #4
  402fd4:	cmp	x19, x23
  402fd8:	b.ne	403028 <printf@plt+0x1b18>  // b.any
  402fdc:	mov	x1, x22
  402fe0:	mov	x0, x24
  402fe4:	bl	401500 <_ZdaPvm@plt>
  402fe8:	mov	x0, x20
  402fec:	bl	4014b0 <_Unwind_Resume@plt>
  402ff0:	sub	x20, x23, x20
  402ff4:	mov	x19, #0x38                  	// #56
  402ff8:	mov	x21, x0
  402ffc:	madd	x20, x20, x19, x24
  403000:	sub	x20, x20, #0x38
  403004:	cmp	x20, x24
  403008:	b.ne	403038 <printf@plt+0x1b28>  // b.any
  40300c:	mov	x1, x22
  403010:	mov	x0, x26
  403014:	bl	401500 <_ZdaPvm@plt>
  403018:	mov	x0, x21
  40301c:	bl	4014b0 <_Unwind_Resume@plt>
  403020:	stp	x27, x28, [sp, #80]
  403024:	bl	401420 <__cxa_throw_bad_array_new_length@plt>
  403028:	sub	x19, x19, #0x10
  40302c:	mov	x0, x19
  403030:	bl	410f48 <_ZdlPvm@@Base+0x310>
  403034:	b	402fd4 <printf@plt+0x1ac4>
  403038:	sub	x20, x20, #0x38
  40303c:	add	x0, x20, #0x18
  403040:	bl	410f48 <_ZdlPvm@@Base+0x310>
  403044:	add	x0, x20, #0x8
  403048:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40304c:	b	403004 <printf@plt+0x1af4>
  403050:	stp	x29, x30, [sp, #-96]!
  403054:	mov	x29, sp
  403058:	stp	x19, x20, [sp, #16]
  40305c:	mov	x20, x0
  403060:	ldr	w0, [x0]
  403064:	stp	x27, x28, [sp, #80]
  403068:	mov	w27, w1
  40306c:	add	w0, w27, w0
  403070:	ldr	x19, [x20, #48]
  403074:	stp	x21, x22, [sp, #32]
  403078:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40307c:	cmp	x1, w0, sxtw
  403080:	b.cc	4032a8 <printf@plt+0x1d98>  // b.lo, b.ul, b.last
  403084:	sxtw	x0, w0
  403088:	lsl	x0, x0, #3
  40308c:	bl	401250 <_Znam@plt>
  403090:	ldr	w2, [x20]
  403094:	mov	x1, #0x0                   	// #0
  403098:	str	x0, [x20, #48]
  40309c:	cmp	w2, #0x0
  4030a0:	b.le	403244 <printf@plt+0x1d34>
  4030a4:	nop
  4030a8:	ldr	x3, [x19, x1, lsl #3]
  4030ac:	str	x3, [x0, x1, lsl #3]
  4030b0:	add	x1, x1, #0x1
  4030b4:	cmp	w2, w1
  4030b8:	b.gt	4030a8 <printf@plt+0x1b98>
  4030bc:	mov	x0, x19
  4030c0:	bl	4013e0 <_ZdaPv@plt>
  4030c4:	ldr	w2, [x20]
  4030c8:	cmp	w27, #0x0
  4030cc:	b.le	403134 <printf@plt+0x1c24>
  4030d0:	ldr	w1, [x20, #4]
  4030d4:	mov	w19, #0x0                   	// #0
  4030d8:	add	w2, w19, w2
  4030dc:	add	w0, w1, #0x1
  4030e0:	ldr	x22, [x20, #48]
  4030e4:	sxtw	x21, w2
  4030e8:	sxtw	x0, w0
  4030ec:	bl	401250 <_Znam@plt>
  4030f0:	ldr	w1, [x20, #4]
  4030f4:	str	x0, [x22, x21, lsl #3]
  4030f8:	mov	x0, #0x0                   	// #0
  4030fc:	tbnz	w1, #31, 403124 <printf@plt+0x1c14>
  403100:	ldr	w1, [x20]
  403104:	ldr	x2, [x20, #48]
  403108:	add	w1, w19, w1
  40310c:	ldr	x1, [x2, w1, sxtw #3]
  403110:	strb	wzr, [x1, x0]
  403114:	add	x0, x0, #0x1
  403118:	ldr	w1, [x20, #4]
  40311c:	cmp	w1, w0
  403120:	b.ge	403100 <printf@plt+0x1bf0>  // b.tcont
  403124:	add	w19, w19, #0x1
  403128:	ldr	w2, [x20]
  40312c:	cmp	w27, w19
  403130:	b.ne	4030d8 <printf@plt+0x1bc8>  // b.any
  403134:	add	w2, w27, w2
  403138:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  40313c:	ldr	x19, [x20, #40]
  403140:	cmp	x0, w2, sxtw
  403144:	sxtw	x2, w2
  403148:	b.cc	4032a8 <printf@plt+0x1d98>  // b.lo, b.ul, b.last
  40314c:	lsl	x0, x2, #3
  403150:	bl	401250 <_Znam@plt>
  403154:	ldr	w3, [x20]
  403158:	mov	x1, #0x0                   	// #0
  40315c:	str	x0, [x20, #40]
  403160:	cmp	w3, #0x0
  403164:	b.le	40324c <printf@plt+0x1d3c>
  403168:	ldr	x2, [x19, x1, lsl #3]
  40316c:	str	x2, [x0, x1, lsl #3]
  403170:	add	x1, x1, #0x1
  403174:	cmp	w3, w1
  403178:	b.gt	403168 <printf@plt+0x1c58>
  40317c:	mov	x0, x19
  403180:	bl	4013e0 <_ZdaPv@plt>
  403184:	cmp	w27, #0x0
  403188:	b.le	403258 <printf@plt+0x1d48>
  40318c:	mov	x28, #0x9249                	// #37449
  403190:	stp	x23, x24, [sp, #48]
  403194:	movk	x28, #0x4924, lsl #16
  403198:	movk	x28, #0x2492, lsl #32
  40319c:	stp	x25, x26, [sp, #64]
  4031a0:	movk	x28, #0x249, lsl #48
  4031a4:	mov	w25, #0x0                   	// #0
  4031a8:	ldr	w22, [x20, #4]
  4031ac:	mov	w0, #0x38                  	// #56
  4031b0:	mov	x1, #0x8                   	// #8
  4031b4:	sxtw	x23, w22
  4031b8:	cmp	x23, x28
  4031bc:	smaddl	x22, w22, w0, x1
  4031c0:	csinv	x22, x22, xzr, ls  // ls = plast
  4031c4:	mov	x0, x22
  4031c8:	bl	401250 <_Znam@plt>
  4031cc:	mov	x24, x0
  4031d0:	subs	x21, x23, #0x1
  4031d4:	mov	x26, x0
  4031d8:	str	x23, [x24], #8
  4031dc:	mov	x19, x24
  4031e0:	b.mi	403204 <printf@plt+0x1cf4>  // b.first
  4031e4:	nop
  4031e8:	mov	x0, x19
  4031ec:	bl	402990 <printf@plt+0x1480>
  4031f0:	str	wzr, [x19, #48]
  4031f4:	sub	x21, x21, #0x1
  4031f8:	cmn	x21, #0x1
  4031fc:	add	x19, x19, #0x38
  403200:	b.ne	4031e8 <printf@plt+0x1cd8>  // b.any
  403204:	ldr	w0, [x20]
  403208:	ldr	x1, [x20, #40]
  40320c:	add	w2, w0, w25
  403210:	add	w25, w25, #0x1
  403214:	cmp	w27, w25
  403218:	str	x24, [x1, w2, sxtw #3]
  40321c:	b.ne	4031a8 <printf@plt+0x1c98>  // b.any
  403220:	add	w27, w27, w0
  403224:	ldp	x21, x22, [sp, #32]
  403228:	ldp	x23, x24, [sp, #48]
  40322c:	ldp	x25, x26, [sp, #64]
  403230:	str	w27, [x20]
  403234:	ldp	x19, x20, [sp, #16]
  403238:	ldp	x27, x28, [sp, #80]
  40323c:	ldp	x29, x30, [sp], #96
  403240:	ret
  403244:	cbz	x19, 4030c8 <printf@plt+0x1bb8>
  403248:	b	4030bc <printf@plt+0x1bac>
  40324c:	cbnz	x19, 40317c <printf@plt+0x1c6c>
  403250:	cmp	w27, #0x0
  403254:	b.gt	40318c <printf@plt+0x1c7c>
  403258:	ldr	w0, [x20]
  40325c:	ldp	x21, x22, [sp, #32]
  403260:	add	w27, w27, w0
  403264:	str	w27, [x20]
  403268:	ldp	x19, x20, [sp, #16]
  40326c:	ldp	x27, x28, [sp, #80]
  403270:	ldp	x29, x30, [sp], #96
  403274:	ret
  403278:	sub	x21, x23, x21
  40327c:	mov	x19, #0x38                  	// #56
  403280:	mov	x20, x0
  403284:	madd	x21, x21, x19, x24
  403288:	sub	x21, x21, #0x38
  40328c:	cmp	x21, x24
  403290:	b.ne	4032b4 <printf@plt+0x1da4>  // b.any
  403294:	mov	x1, x22
  403298:	mov	x0, x26
  40329c:	bl	401500 <_ZdaPvm@plt>
  4032a0:	mov	x0, x20
  4032a4:	bl	4014b0 <_Unwind_Resume@plt>
  4032a8:	stp	x23, x24, [sp, #48]
  4032ac:	stp	x25, x26, [sp, #64]
  4032b0:	bl	401420 <__cxa_throw_bad_array_new_length@plt>
  4032b4:	sub	x21, x21, #0x38
  4032b8:	add	x0, x21, #0x18
  4032bc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4032c0:	add	x0, x21, #0x8
  4032c4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4032c8:	b	40328c <printf@plt+0x1d7c>
  4032cc:	nop
  4032d0:	stp	x29, x30, [sp, #-64]!
  4032d4:	mov	x29, sp
  4032d8:	stp	x19, x20, [sp, #16]
  4032dc:	mov	x20, x0
  4032e0:	ldr	x0, [x0, #8]
  4032e4:	stp	x21, x22, [sp, #32]
  4032e8:	cbz	x0, 4032f0 <printf@plt+0x1de0>
  4032ec:	bl	4013e0 <_ZdaPv@plt>
  4032f0:	ldr	x0, [x20, #16]
  4032f4:	cbz	x0, 403340 <printf@plt+0x1e30>
  4032f8:	ldur	x1, [x0, #-8]
  4032fc:	lsl	x1, x1, #4
  403300:	add	x19, x0, x1
  403304:	cmp	x0, x19
  403308:	b.eq	403334 <printf@plt+0x1e24>  // b.none
  40330c:	nop
  403310:	mov	x21, x19
  403314:	sub	x19, x19, #0x10
  403318:	mov	x0, x19
  40331c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  403320:	ldr	x0, [x20, #16]
  403324:	cmp	x0, x19
  403328:	b.ne	403310 <printf@plt+0x1e00>  // b.any
  40332c:	ldur	x1, [x21, #-24]
  403330:	lsl	x1, x1, #4
  403334:	add	x1, x1, #0x8
  403338:	sub	x0, x19, #0x8
  40333c:	bl	401500 <_ZdaPvm@plt>
  403340:	ldr	x0, [x20, #24]
  403344:	cbz	x0, 40334c <printf@plt+0x1e3c>
  403348:	bl	4013e0 <_ZdaPv@plt>
  40334c:	ldr	x0, [x20, #32]
  403350:	cbz	x0, 403358 <printf@plt+0x1e48>
  403354:	bl	4013e0 <_ZdaPv@plt>
  403358:	ldr	w0, [x20]
  40335c:	mov	x22, #0x0                   	// #0
  403360:	cmp	w0, #0x0
  403364:	b.le	403418 <printf@plt+0x1f08>
  403368:	str	x23, [sp, #48]
  40336c:	b	403380 <printf@plt+0x1e70>
  403370:	ldr	w0, [x20]
  403374:	add	x22, x22, #0x1
  403378:	cmp	w0, w22
  40337c:	b.le	403414 <printf@plt+0x1f04>
  403380:	ldr	x0, [x20, #48]
  403384:	lsl	x21, x22, #3
  403388:	ldr	x0, [x0, x22, lsl #3]
  40338c:	cbz	x0, 403394 <printf@plt+0x1e84>
  403390:	bl	4013e0 <_ZdaPv@plt>
  403394:	ldr	x0, [x20, #40]
  403398:	ldr	x0, [x0, x21]
  40339c:	cbz	x0, 403370 <printf@plt+0x1e60>
  4033a0:	ldur	x2, [x0, #-8]
  4033a4:	lsl	x1, x2, #3
  4033a8:	sub	x1, x1, x2
  4033ac:	lsl	x1, x1, #3
  4033b0:	add	x19, x0, x1
  4033b4:	cmp	x0, x19
  4033b8:	b.eq	4033f8 <printf@plt+0x1ee8>  // b.none
  4033bc:	nop
  4033c0:	mov	x23, x19
  4033c4:	sub	x19, x19, #0x38
  4033c8:	add	x0, x19, #0x18
  4033cc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4033d0:	add	x0, x19, #0x8
  4033d4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4033d8:	ldr	x0, [x20, #40]
  4033dc:	ldr	x0, [x0, x21]
  4033e0:	cmp	x0, x19
  4033e4:	b.ne	4033c0 <printf@plt+0x1eb0>  // b.any
  4033e8:	ldur	x0, [x23, #-64]
  4033ec:	lsl	x1, x0, #3
  4033f0:	sub	x1, x1, x0
  4033f4:	lsl	x1, x1, #3
  4033f8:	sub	x0, x19, #0x8
  4033fc:	add	x1, x1, #0x8
  403400:	bl	401500 <_ZdaPvm@plt>
  403404:	add	x22, x22, #0x1
  403408:	ldr	w0, [x20]
  40340c:	cmp	w0, w22
  403410:	b.gt	403380 <printf@plt+0x1e70>
  403414:	ldr	x23, [sp, #48]
  403418:	ldr	x0, [x20, #48]
  40341c:	cbz	x0, 403424 <printf@plt+0x1f14>
  403420:	bl	4013e0 <_ZdaPv@plt>
  403424:	ldr	x0, [x20, #40]
  403428:	cbz	x0, 40343c <printf@plt+0x1f2c>
  40342c:	ldp	x19, x20, [sp, #16]
  403430:	ldp	x21, x22, [sp, #32]
  403434:	ldp	x29, x30, [sp], #64
  403438:	b	4013e0 <_ZdaPv@plt>
  40343c:	ldp	x19, x20, [sp, #16]
  403440:	ldp	x21, x22, [sp, #32]
  403444:	ldp	x29, x30, [sp], #64
  403448:	ret
  40344c:	nop
  403450:	stp	x29, x30, [sp, #-48]!
  403454:	mov	x29, sp
  403458:	stp	x19, x20, [sp, #16]
  40345c:	mov	x19, x0
  403460:	mov	x20, x2
  403464:	str	x21, [sp, #32]
  403468:	mov	w21, w1
  40346c:	bl	402990 <printf@plt+0x1480>
  403470:	str	w21, [x19, #48]
  403474:	str	x20, [x19, #56]
  403478:	add	x0, x19, #0x40
  40347c:	bl	410d80 <_ZdlPvm@@Base+0x148>
  403480:	mov	x0, #0xffffffff            	// #4294967295
  403484:	ldr	x21, [sp, #32]
  403488:	stp	x0, xzr, [x19, #80]
  40348c:	str	xzr, [x19, #96]
  403490:	ldp	x19, x20, [sp, #16]
  403494:	ldp	x29, x30, [sp], #48
  403498:	ret
  40349c:	mov	x20, x0
  4034a0:	add	x0, x19, #0x18
  4034a4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4034a8:	add	x0, x19, #0x8
  4034ac:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4034b0:	mov	x0, x20
  4034b4:	bl	4014b0 <_Unwind_Resume@plt>
  4034b8:	stp	x29, x30, [sp, #-32]!
  4034bc:	mov	x29, sp
  4034c0:	str	x19, [sp, #16]
  4034c4:	mov	x19, x0
  4034c8:	add	x0, x0, #0x40
  4034cc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4034d0:	add	x0, x19, #0x18
  4034d4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4034d8:	add	x0, x19, #0x8
  4034dc:	ldr	x19, [sp, #16]
  4034e0:	ldp	x29, x30, [sp], #32
  4034e4:	b	410f48 <_ZdlPvm@@Base+0x310>
  4034e8:	cbz	x0, 40352c <printf@plt+0x201c>
  4034ec:	stp	x29, x30, [sp, #-32]!
  4034f0:	mov	x29, sp
  4034f4:	stp	x19, x20, [sp, #16]
  4034f8:	mov	x19, x0
  4034fc:	nop
  403500:	mov	x0, x19
  403504:	mov	x20, x19
  403508:	ldr	x19, [x19, #56]
  40350c:	bl	4034b8 <printf@plt+0x1fa8>
  403510:	mov	x0, x20
  403514:	mov	x1, #0x68                  	// #104
  403518:	bl	410c38 <_ZdlPvm@@Base>
  40351c:	cbnz	x19, 403500 <printf@plt+0x1ff0>
  403520:	ldp	x19, x20, [sp, #16]
  403524:	ldp	x29, x30, [sp], #32
  403528:	ret
  40352c:	ret
  403530:	stp	x29, x30, [sp, #-48]!
  403534:	mov	x29, sp
  403538:	stp	x19, x20, [sp, #16]
  40353c:	mov	x19, x0
  403540:	ldr	w0, [x0, #88]
  403544:	str	x21, [sp, #32]
  403548:	cmp	w0, #0x0
  40354c:	b.le	40357c <printf@plt+0x206c>
  403550:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  403554:	add	x20, x20, #0x1b8
  403558:	mov	w21, #0x0                   	// #0
  40355c:	nop
  403560:	ldr	x1, [x20]
  403564:	mov	w0, #0x7c                  	// #124
  403568:	add	w21, w21, #0x1
  40356c:	bl	4012d0 <putc@plt>
  403570:	ldr	w0, [x19, #88]
  403574:	cmp	w0, w21
  403578:	b.gt	403560 <printf@plt+0x2050>
  40357c:	mov	x0, x19
  403580:	bl	402a58 <printf@plt+0x1548>
  403584:	ldr	w0, [x19, #72]
  403588:	cbnz	w0, 403648 <printf@plt+0x2138>
  40358c:	ldr	w0, [x19, #96]
  403590:	cbnz	w0, 403634 <printf@plt+0x2124>
  403594:	ldr	w0, [x19, #100]
  403598:	cbnz	w0, 403604 <printf@plt+0x20f4>
  40359c:	ldr	w2, [x19, #80]
  4035a0:	tbnz	w2, #31, 4035b8 <printf@plt+0x20a8>
  4035a4:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  4035a8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  4035ac:	add	x1, x1, #0xad8
  4035b0:	ldr	x0, [x20, #440]
  4035b4:	bl	4012c0 <fprintf@plt>
  4035b8:	ldr	w0, [x19, #84]
  4035bc:	cmp	w0, #0x0
  4035c0:	b.le	4035ec <printf@plt+0x20dc>
  4035c4:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  4035c8:	add	x20, x20, #0x1b8
  4035cc:	mov	w21, #0x0                   	// #0
  4035d0:	ldr	x1, [x20]
  4035d4:	mov	w0, #0x7c                  	// #124
  4035d8:	add	w21, w21, #0x1
  4035dc:	bl	4012d0 <putc@plt>
  4035e0:	ldr	w0, [x19, #84]
  4035e4:	cmp	w0, w21
  4035e8:	b.gt	4035d0 <printf@plt+0x20c0>
  4035ec:	ldr	w0, [x19, #92]
  4035f0:	cbnz	w0, 403618 <printf@plt+0x2108>
  4035f4:	ldp	x19, x20, [sp, #16]
  4035f8:	ldr	x21, [sp, #32]
  4035fc:	ldp	x29, x30, [sp], #48
  403600:	ret
  403604:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  403608:	mov	w0, #0x78                  	// #120
  40360c:	ldr	x1, [x20, #440]
  403610:	bl	4012d0 <putc@plt>
  403614:	b	40359c <printf@plt+0x208c>
  403618:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40361c:	mov	w0, #0x2c                  	// #44
  403620:	ldp	x19, x20, [sp, #16]
  403624:	ldr	x21, [sp, #32]
  403628:	ldp	x29, x30, [sp], #48
  40362c:	ldr	x1, [x1, #440]
  403630:	b	4012d0 <putc@plt>
  403634:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  403638:	mov	w0, #0x65                  	// #101
  40363c:	ldr	x1, [x20, #440]
  403640:	bl	4012d0 <putc@plt>
  403644:	b	403594 <printf@plt+0x2084>
  403648:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40364c:	mov	w0, #0x77                  	// #119
  403650:	ldr	x1, [x20, #440]
  403654:	bl	4012d0 <putc@plt>
  403658:	ldr	x1, [x20, #440]
  40365c:	mov	w0, #0x28                  	// #40
  403660:	bl	4012d0 <putc@plt>
  403664:	ldr	x1, [x20, #440]
  403668:	add	x0, x19, #0x40
  40366c:	bl	4117b0 <_ZdlPvm@@Base+0xb78>
  403670:	ldr	x1, [x20, #440]
  403674:	mov	w0, #0x29                  	// #41
  403678:	bl	4012d0 <putc@plt>
  40367c:	b	40358c <printf@plt+0x207c>
  403680:	stp	x29, x30, [sp, #-160]!
  403684:	mov	x29, sp
  403688:	stp	x19, x20, [sp, #16]
  40368c:	mov	x19, x1
  403690:	mov	x20, #0x0                   	// #0
  403694:	stp	x21, x22, [sp, #32]
  403698:	mov	x21, x2
  40369c:	stp	x23, x24, [sp, #48]
  4036a0:	mov	x23, x0
  4036a4:	stp	x25, x26, [sp, #64]
  4036a8:	adrp	x25, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4036ac:	add	x25, x25, #0x758
  4036b0:	stp	x27, x28, [sp, #80]
  4036b4:	bl	401b00 <printf@plt+0x5f0>
  4036b8:	mov	w22, w0
  4036bc:	adrp	x26, 412000 <_ZdlPvm@@Base+0x13c8>
  4036c0:	cmn	w22, #0x1
  4036c4:	b.eq	4043a4 <printf@plt+0x2e94>  // b.none
  4036c8:	add	x24, x26, #0x370
  4036cc:	mov	w27, #0x0                   	// #0
  4036d0:	b	4036f4 <printf@plt+0x21e4>
  4036d4:	ldrb	w0, [x19, #10]
  4036d8:	cmp	w0, w22
  4036dc:	b.ne	404264 <printf@plt+0x2d54>  // b.any
  4036e0:	mov	x0, x23
  4036e4:	bl	401b00 <printf@plt+0x5f0>
  4036e8:	mov	w22, w0
  4036ec:	cmn	w0, #0x1
  4036f0:	b.eq	403ce8 <printf@plt+0x27d8>  // b.none
  4036f4:	sub	w0, w22, #0x9
  4036f8:	cmp	w0, #0x73
  4036fc:	b.hi	4036d4 <printf@plt+0x21c4>  // b.pmore
  403700:	ldrh	w0, [x24, w0, uxtw #1]
  403704:	adr	x1, 403710 <printf@plt+0x2200>
  403708:	add	x0, x1, w0, sxth #2
  40370c:	br	x0
  403710:	mov	w28, #0x5                   	// #5
  403714:	nop
  403718:	mov	x0, x23
  40371c:	bl	401b00 <printf@plt+0x5f0>
  403720:	mov	w22, w0
  403724:	mov	x0, #0x68                  	// #104
  403728:	bl	410bd0 <_Znwm@@Base>
  40372c:	mov	x24, x0
  403730:	mov	x2, x20
  403734:	mov	w1, w28
  403738:	bl	403450 <printf@plt+0x1f40>
  40373c:	cbnz	w27, 403f28 <printf@plt+0x2a18>
  403740:	adrp	x27, 412000 <_ZdlPvm@@Base+0x13c8>
  403744:	add	x27, x27, #0x458
  403748:	sub	w0, w22, #0x9
  40374c:	cmp	w0, #0x73
  403750:	b.ls	403778 <printf@plt+0x2268>  // b.plast
  403754:	ldrb	w0, [x19, #10]
  403758:	cmp	w0, w22
  40375c:	b.ne	4043ec <printf@plt+0x2edc>  // b.any
  403760:	mov	x0, x23
  403764:	bl	401b00 <printf@plt+0x5f0>
  403768:	mov	w22, w0
  40376c:	sub	w0, w22, #0x9
  403770:	cmp	w0, #0x73
  403774:	b.hi	403754 <printf@plt+0x2244>  // b.pmore
  403778:	ldrh	w0, [x27, w0, uxtw #1]
  40377c:	adr	x1, 403788 <printf@plt+0x2278>
  403780:	add	x0, x1, w0, sxth #2
  403784:	br	x0
  403788:	mov	x0, x23
  40378c:	bl	401b00 <printf@plt+0x5f0>
  403790:	cmp	w0, #0x20
  403794:	mov	w20, w0
  403798:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40379c:	b.eq	403788 <printf@plt+0x2278>  // b.none
  4037a0:	cmn	w0, #0x1
  4037a4:	b.eq	403e4c <printf@plt+0x293c>  // b.none
  4037a8:	mov	w1, w0
  4037ac:	add	x28, x24, #0x8
  4037b0:	cmp	w0, #0x28
  4037b4:	b.ne	4038c8 <printf@plt+0x23b8>  // b.any
  4037b8:	add	x20, x24, #0x8
  4037bc:	b	4037d0 <printf@plt+0x22c0>
  4037c0:	ldr	x1, [x20]
  4037c4:	add	w2, w0, #0x1
  4037c8:	str	w2, [x20, #8]
  4037cc:	strb	w22, [x1, w0, sxtw]
  4037d0:	mov	x0, x23
  4037d4:	bl	401b00 <printf@plt+0x5f0>
  4037d8:	cmp	w0, #0x20
  4037dc:	mov	w22, w0
  4037e0:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  4037e4:	b.eq	403d94 <printf@plt+0x2884>  // b.none
  4037e8:	cmp	w0, #0x9
  4037ec:	b.eq	403d94 <printf@plt+0x2884>  // b.none
  4037f0:	cmp	w0, #0x29
  4037f4:	b.eq	403760 <printf@plt+0x2250>  // b.none
  4037f8:	and	w22, w0, #0xff
  4037fc:	ldp	w0, w1, [x20, #8]
  403800:	cmp	w1, w0
  403804:	b.gt	4037c0 <printf@plt+0x22b0>
  403808:	mov	x0, x20
  40380c:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  403810:	ldr	w0, [x20, #8]
  403814:	b	4037c0 <printf@plt+0x22b0>
  403818:	mov	x0, x23
  40381c:	bl	401b00 <printf@plt+0x5f0>
  403820:	cmp	w0, #0x20
  403824:	mov	w22, w0
  403828:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40382c:	b.eq	403818 <printf@plt+0x2308>  // b.none
  403830:	cmp	w0, #0x28
  403834:	add	x20, x24, #0x40
  403838:	b.eq	403e88 <printf@plt+0x2978>  // b.none
  40383c:	sub	w0, w0, #0x2b
  403840:	tst	w0, #0xfffffffd
  403844:	b.ne	403d80 <printf@plt+0x2870>  // b.any
  403848:	mov	w1, w22
  40384c:	mov	x0, x20
  403850:	bl	411060 <_ZdlPvm@@Base+0x428>
  403854:	mov	x0, x23
  403858:	bl	401b00 <printf@plt+0x5f0>
  40385c:	mov	w22, w0
  403860:	cmn	w22, #0x1
  403864:	b.eq	403874 <printf@plt+0x2364>  // b.none
  403868:	and	w0, w22, #0xff
  40386c:	ldrb	w0, [x25, w0, sxtw]
  403870:	cbnz	w0, 4039c0 <printf@plt+0x24b0>
  403874:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  403878:	add	x3, x3, #0x58
  40387c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  403880:	mov	x2, x3
  403884:	mov	x1, x3
  403888:	add	x0, x0, #0xf50
  40388c:	bl	40fa98 <printf@plt+0xe588>
  403890:	str	wzr, [x24, #100]
  403894:	b	403748 <printf@plt+0x2238>
  403898:	mov	x0, x23
  40389c:	bl	401b00 <printf@plt+0x5f0>
  4038a0:	cmp	w0, #0x20
  4038a4:	mov	w20, w0
  4038a8:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4038ac:	b.eq	403898 <printf@plt+0x2388>  // b.none
  4038b0:	cmn	w0, #0x1
  4038b4:	b.eq	403e14 <printf@plt+0x2904>  // b.none
  4038b8:	mov	w1, w0
  4038bc:	add	x28, x24, #0x18
  4038c0:	cmp	w0, #0x28
  4038c4:	b.eq	403db4 <printf@plt+0x28a4>  // b.none
  4038c8:	and	w20, w20, #0xff
  4038cc:	mov	x0, x28
  4038d0:	bl	411060 <_ZdlPvm@@Base+0x428>
  4038d4:	mov	x0, x23
  4038d8:	bl	401b00 <printf@plt+0x5f0>
  4038dc:	mov	w22, w0
  4038e0:	ldrb	w0, [x25, w20, sxtw]
  4038e4:	cbnz	w0, 403748 <printf@plt+0x2238>
  4038e8:	cmp	w22, #0x20
  4038ec:	ccmn	w22, #0x1, #0x4, ne  // ne = any
  4038f0:	b.eq	403748 <printf@plt+0x2238>  // b.none
  4038f4:	cmp	w22, #0x2e
  4038f8:	ccmp	w22, #0x9, #0x4, ne  // ne = any
  4038fc:	b.eq	403748 <printf@plt+0x2238>  // b.none
  403900:	cmp	w22, #0xa
  403904:	b.eq	403f40 <printf@plt+0x2a30>  // b.none
  403908:	ldp	w1, w0, [x28, #8]
  40390c:	and	w22, w22, #0xff
  403910:	cmp	w1, w0
  403914:	b.ge	403f90 <printf@plt+0x2a80>  // b.tcont
  403918:	ldr	x2, [x28]
  40391c:	add	w0, w1, #0x1
  403920:	str	w0, [x28, #8]
  403924:	mov	x0, x23
  403928:	strb	w22, [x2, w1, sxtw]
  40392c:	bl	401b00 <printf@plt+0x5f0>
  403930:	mov	w22, w0
  403934:	b	403748 <printf@plt+0x2238>
  403938:	mov	w20, #0x0                   	// #0
  40393c:	b	40394c <printf@plt+0x243c>
  403940:	and	w0, w0, #0xff
  403944:	ldrb	w0, [x25, w0, sxtw]
  403948:	cbz	w0, 403d78 <printf@plt+0x2868>
  40394c:	add	w20, w20, w20, lsl #2
  403950:	sub	w22, w22, #0x30
  403954:	mov	x0, x23
  403958:	bl	401b00 <printf@plt+0x5f0>
  40395c:	add	w20, w22, w20, lsl #1
  403960:	cmn	w0, #0x1
  403964:	mov	w22, w0
  403968:	b.ne	403940 <printf@plt+0x2430>  // b.any
  40396c:	ldr	w0, [x24, #84]
  403970:	str	w20, [x24, #80]
  403974:	cmp	w0, #0x2
  403978:	b.gt	403c44 <printf@plt+0x2734>
  40397c:	mov	x20, x24
  403980:	b	4036c0 <printf@plt+0x21b0>
  403984:	mov	x0, x20
  403988:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  40398c:	ldr	w1, [x20, #8]
  403990:	ldr	x2, [x20]
  403994:	add	w0, w1, #0x1
  403998:	str	w0, [x20, #8]
  40399c:	mov	x0, x23
  4039a0:	strb	w22, [x2, w1, sxtw]
  4039a4:	bl	401b00 <printf@plt+0x5f0>
  4039a8:	mov	w22, w0
  4039ac:	cmn	w0, #0x1
  4039b0:	b.eq	403890 <printf@plt+0x2380>  // b.none
  4039b4:	and	w0, w0, #0xff
  4039b8:	ldrb	w0, [x25, w0, sxtw]
  4039bc:	cbz	w0, 403890 <printf@plt+0x2380>
  4039c0:	ldp	w1, w0, [x20, #8]
  4039c4:	and	w22, w22, #0xff
  4039c8:	cmp	w1, w0
  4039cc:	b.lt	403990 <printf@plt+0x2480>  // b.tstop
  4039d0:	b	403984 <printf@plt+0x2474>
  4039d4:	mov	x0, x23
  4039d8:	bl	401b00 <printf@plt+0x5f0>
  4039dc:	mov	w1, #0x2                   	// #2
  4039e0:	mov	w22, w0
  4039e4:	str	w1, [x24, #40]
  4039e8:	b	403748 <printf@plt+0x2238>
  4039ec:	mov	x0, x23
  4039f0:	bl	401b00 <printf@plt+0x5f0>
  4039f4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  4039f8:	mov	w22, w0
  4039fc:	add	x1, x1, #0xe88
  403a00:	add	x0, x24, #0x8
  403a04:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  403a08:	b	403748 <printf@plt+0x2238>
  403a0c:	mov	x0, x23
  403a10:	bl	401b00 <printf@plt+0x5f0>
  403a14:	mov	x1, #0x1                   	// #1
  403a18:	mov	w22, w0
  403a1c:	str	x1, [x24, #96]
  403a20:	b	403748 <printf@plt+0x2238>
  403a24:	mov	x0, x23
  403a28:	bl	401b00 <printf@plt+0x5f0>
  403a2c:	mov	x1, #0x100000000           	// #4294967296
  403a30:	str	x1, [x24, #96]
  403a34:	mov	w22, w0
  403a38:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  403a3c:	add	x0, x24, #0x40
  403a40:	add	x1, x1, #0xf0
  403a44:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  403a48:	b	403748 <printf@plt+0x2238>
  403a4c:	mov	x0, x23
  403a50:	bl	401b00 <printf@plt+0x5f0>
  403a54:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  403a58:	mov	w22, w0
  403a5c:	add	x1, x1, #0xea8
  403a60:	add	x0, x24, #0x8
  403a64:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  403a68:	b	403748 <printf@plt+0x2238>
  403a6c:	mov	x0, x23
  403a70:	bl	401b00 <printf@plt+0x5f0>
  403a74:	mov	w1, #0x1                   	// #1
  403a78:	mov	w22, w0
  403a7c:	str	w1, [x24, #40]
  403a80:	b	403748 <printf@plt+0x2238>
  403a84:	mov	x0, x23
  403a88:	bl	401b00 <printf@plt+0x5f0>
  403a8c:	strh	wzr, [x24, #2]
  403a90:	mov	w22, w0
  403a94:	sub	w0, w0, #0x2b
  403a98:	tst	w0, #0xfffffffd
  403a9c:	b.eq	403d38 <printf@plt+0x2828>  // b.none
  403aa0:	strh	wzr, [x24]
  403aa4:	cmn	w22, #0x1
  403aa8:	b.eq	403ab8 <printf@plt+0x25a8>  // b.none
  403aac:	and	w0, w22, #0xff
  403ab0:	ldrb	w0, [x25, w0, sxtw]
  403ab4:	cbnz	w0, 403b1c <printf@plt+0x260c>
  403ab8:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  403abc:	add	x3, x3, #0x58
  403ac0:	mov	x2, x3
  403ac4:	mov	x1, x3
  403ac8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  403acc:	add	x0, x0, #0xec8
  403ad0:	bl	40fa98 <printf@plt+0xe588>
  403ad4:	strh	wzr, [x24]
  403ad8:	ldrh	w0, [x24, #2]
  403adc:	add	w0, w0, #0x63
  403ae0:	and	w0, w0, #0xffff
  403ae4:	cmp	w0, #0xc6
  403ae8:	b.ls	403748 <printf@plt+0x2238>  // b.plast
  403aec:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  403af0:	add	x3, x3, #0x58
  403af4:	mov	x2, x3
  403af8:	mov	x1, x3
  403afc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  403b00:	add	x0, x0, #0xef0
  403b04:	bl	40fa98 <printf@plt+0xe588>
  403b08:	str	wzr, [x24]
  403b0c:	b	403748 <printf@plt+0x2238>
  403b10:	and	w0, w0, #0xff
  403b14:	ldrb	w0, [x25, w0, sxtw]
  403b18:	cbz	w0, 403ad8 <printf@plt+0x25c8>
  403b1c:	ldrh	w2, [x24, #2]
  403b20:	sub	w22, w22, #0x30
  403b24:	mov	x0, x23
  403b28:	ubfiz	w1, w2, #2, #14
  403b2c:	add	w1, w1, w2
  403b30:	add	w22, w22, w1, lsl #1
  403b34:	strh	w22, [x24, #2]
  403b38:	bl	401b00 <printf@plt+0x5f0>
  403b3c:	mov	w22, w0
  403b40:	cmn	w0, #0x1
  403b44:	b.ne	403b10 <printf@plt+0x2600>  // b.any
  403b48:	b	403ad8 <printf@plt+0x25c8>
  403b4c:	mov	x0, x23
  403b50:	bl	401b00 <printf@plt+0x5f0>
  403b54:	strh	wzr, [x24, #6]
  403b58:	mov	w22, w0
  403b5c:	sub	w0, w0, #0x2b
  403b60:	tst	w0, #0xfffffffd
  403b64:	b.eq	403d58 <printf@plt+0x2848>  // b.none
  403b68:	strh	wzr, [x24, #4]
  403b6c:	cmn	w22, #0x1
  403b70:	b.eq	403b80 <printf@plt+0x2670>  // b.none
  403b74:	and	w0, w22, #0xff
  403b78:	ldrb	w0, [x25, w0, sxtw]
  403b7c:	cbnz	w0, 403be4 <printf@plt+0x26d4>
  403b80:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  403b84:	add	x3, x3, #0x58
  403b88:	mov	x2, x3
  403b8c:	mov	x1, x3
  403b90:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  403b94:	add	x0, x0, #0xf08
  403b98:	bl	40fa98 <printf@plt+0xe588>
  403b9c:	strh	wzr, [x24, #4]
  403ba0:	ldrh	w0, [x24, #6]
  403ba4:	add	w0, w0, #0x48
  403ba8:	and	w0, w0, #0xffff
  403bac:	cmp	w0, #0x90
  403bb0:	b.ls	403748 <printf@plt+0x2238>  // b.plast
  403bb4:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  403bb8:	add	x3, x3, #0x58
  403bbc:	mov	x2, x3
  403bc0:	mov	x1, x3
  403bc4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  403bc8:	add	x0, x0, #0xf30
  403bcc:	bl	40fa98 <printf@plt+0xe588>
  403bd0:	str	wzr, [x24, #4]
  403bd4:	b	403748 <printf@plt+0x2238>
  403bd8:	and	w0, w0, #0xff
  403bdc:	ldrb	w0, [x25, w0, sxtw]
  403be0:	cbz	w0, 403ba0 <printf@plt+0x2690>
  403be4:	ldrh	w2, [x24, #6]
  403be8:	sub	w22, w22, #0x30
  403bec:	mov	x0, x23
  403bf0:	ubfiz	w1, w2, #2, #14
  403bf4:	add	w1, w1, w2
  403bf8:	add	w22, w22, w1, lsl #1
  403bfc:	strh	w22, [x24, #6]
  403c00:	bl	401b00 <printf@plt+0x5f0>
  403c04:	mov	w22, w0
  403c08:	cmn	w0, #0x1
  403c0c:	b.ne	403bd8 <printf@plt+0x26c8>  // b.any
  403c10:	b	403ba0 <printf@plt+0x2690>
  403c14:	mov	x0, x23
  403c18:	bl	401b00 <printf@plt+0x5f0>
  403c1c:	mov	w1, #0x1                   	// #1
  403c20:	mov	w22, w0
  403c24:	strb	w1, [x24, #45]
  403c28:	b	403748 <printf@plt+0x2238>
  403c2c:	mov	x0, x23
  403c30:	bl	401b00 <printf@plt+0x5f0>
  403c34:	mov	w1, #0x1                   	// #1
  403c38:	mov	w22, w0
  403c3c:	strb	w1, [x24, #44]
  403c40:	b	403748 <printf@plt+0x2238>
  403c44:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  403c48:	add	x3, x3, #0x58
  403c4c:	mov	w20, #0x0                   	// #0
  403c50:	mov	w0, #0x2                   	// #2
  403c54:	str	w0, [x24, #84]
  403c58:	mov	x2, x3
  403c5c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  403c60:	mov	x1, x3
  403c64:	add	x0, x0, #0xf70
  403c68:	bl	40fa98 <printf@plt+0xe588>
  403c6c:	cbz	w20, 40397c <printf@plt+0x246c>
  403c70:	mov	x0, x23
  403c74:	bl	401b00 <printf@plt+0x5f0>
  403c78:	mov	w1, #0x1                   	// #1
  403c7c:	mov	w22, w0
  403c80:	mov	x20, x24
  403c84:	str	w1, [x24, #92]
  403c88:	b	4036c0 <printf@plt+0x21b0>
  403c8c:	mov	x0, x23
  403c90:	bl	401b00 <printf@plt+0x5f0>
  403c94:	ldr	w1, [x24, #84]
  403c98:	mov	w22, w0
  403c9c:	add	w1, w1, #0x1
  403ca0:	str	w1, [x24, #84]
  403ca4:	b	403748 <printf@plt+0x2238>
  403ca8:	mov	w28, #0x3                   	// #3
  403cac:	b	403718 <printf@plt+0x2208>
  403cb0:	mov	w28, #0x0                   	// #0
  403cb4:	b	403718 <printf@plt+0x2208>
  403cb8:	mov	w28, #0x1                   	// #1
  403cbc:	b	403718 <printf@plt+0x2208>
  403cc0:	mov	w28, #0x4                   	// #4
  403cc4:	b	403718 <printf@plt+0x2208>
  403cc8:	mov	w28, #0x2                   	// #2
  403ccc:	b	403718 <printf@plt+0x2208>
  403cd0:	mov	x0, x23
  403cd4:	add	w27, w27, #0x1
  403cd8:	bl	401b00 <printf@plt+0x5f0>
  403cdc:	mov	w22, w0
  403ce0:	cmn	w0, #0x1
  403ce4:	b.ne	4036f4 <printf@plt+0x21e4>  // b.any
  403ce8:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  403cec:	add	x3, x3, #0x58
  403cf0:	mov	x2, x3
  403cf4:	mov	x1, x3
  403cf8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  403cfc:	add	x0, x0, #0xe40
  403d00:	bl	40fa98 <printf@plt+0xe588>
  403d04:	mov	x0, x20
  403d08:	mov	x20, #0x0                   	// #0
  403d0c:	bl	4034e8 <printf@plt+0x1fd8>
  403d10:	mov	x0, x20
  403d14:	ldp	x19, x20, [sp, #16]
  403d18:	ldp	x21, x22, [sp, #32]
  403d1c:	ldp	x23, x24, [sp, #48]
  403d20:	ldp	x25, x26, [sp, #64]
  403d24:	ldp	x27, x28, [sp, #80]
  403d28:	ldp	x29, x30, [sp], #160
  403d2c:	ret
  403d30:	mov	w28, #0x6                   	// #6
  403d34:	b	403718 <printf@plt+0x2208>
  403d38:	cmp	w22, #0x2b
  403d3c:	mov	w0, #0xffffffff            	// #-1
  403d40:	cneg	w0, w0, eq  // eq = none
  403d44:	strh	w0, [x24]
  403d48:	mov	x0, x23
  403d4c:	bl	401b00 <printf@plt+0x5f0>
  403d50:	mov	w22, w0
  403d54:	b	403aa4 <printf@plt+0x2594>
  403d58:	cmp	w22, #0x2b
  403d5c:	mov	w0, #0xffffffff            	// #-1
  403d60:	cneg	w0, w0, eq  // eq = none
  403d64:	strh	w0, [x24, #4]
  403d68:	mov	x0, x23
  403d6c:	bl	401b00 <printf@plt+0x5f0>
  403d70:	mov	w22, w0
  403d74:	b	403b6c <printf@plt+0x265c>
  403d78:	str	w20, [x24, #80]
  403d7c:	b	403748 <printf@plt+0x2238>
  403d80:	mov	x0, x20
  403d84:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  403d88:	add	x1, x1, #0xf0
  403d8c:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  403d90:	b	403860 <printf@plt+0x2350>
  403d94:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  403d98:	add	x3, x3, #0x58
  403d9c:	mov	x2, x3
  403da0:	mov	x1, x3
  403da4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  403da8:	add	x0, x0, #0xe28
  403dac:	bl	40fa98 <printf@plt+0xe588>
  403db0:	b	403748 <printf@plt+0x2238>
  403db4:	add	x20, x24, #0x18
  403db8:	b	403dcc <printf@plt+0x28bc>
  403dbc:	ldr	x1, [x20]
  403dc0:	add	w2, w0, #0x1
  403dc4:	str	w2, [x20, #8]
  403dc8:	strb	w22, [x1, w0, sxtw]
  403dcc:	mov	x0, x23
  403dd0:	bl	401b00 <printf@plt+0x5f0>
  403dd4:	cmp	w0, #0x20
  403dd8:	mov	w22, w0
  403ddc:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403de0:	b.eq	403d94 <printf@plt+0x2884>  // b.none
  403de4:	cmp	w0, #0x9
  403de8:	b.eq	403d94 <printf@plt+0x2884>  // b.none
  403dec:	cmp	w0, #0x29
  403df0:	b.eq	403760 <printf@plt+0x2250>  // b.none
  403df4:	and	w22, w0, #0xff
  403df8:	ldp	w0, w1, [x20, #8]
  403dfc:	cmp	w0, w1
  403e00:	b.lt	403dbc <printf@plt+0x28ac>  // b.tstop
  403e04:	mov	x0, x20
  403e08:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  403e0c:	ldr	w0, [x20, #8]
  403e10:	b	403dbc <printf@plt+0x28ac>
  403e14:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  403e18:	add	x3, x3, #0x58
  403e1c:	mov	x2, x3
  403e20:	mov	x1, x3
  403e24:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  403e28:	add	x0, x0, #0xeb0
  403e2c:	str	x3, [sp, #96]
  403e30:	bl	40fa98 <printf@plt+0xe588>
  403e34:	ldr	w0, [x24, #84]
  403e38:	ldr	x3, [sp, #96]
  403e3c:	cmp	w0, #0x2
  403e40:	b.gt	403e7c <printf@plt+0x296c>
  403e44:	mov	x20, x24
  403e48:	b	403cf0 <printf@plt+0x27e0>
  403e4c:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  403e50:	add	x3, x3, #0x58
  403e54:	mov	x2, x3
  403e58:	mov	x1, x3
  403e5c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  403e60:	add	x0, x0, #0xe90
  403e64:	str	x3, [sp, #96]
  403e68:	bl	40fa98 <printf@plt+0xe588>
  403e6c:	ldr	w0, [x24, #84]
  403e70:	ldr	x3, [sp, #96]
  403e74:	cmp	w0, #0x2
  403e78:	b.le	403e44 <printf@plt+0x2934>
  403e7c:	mov	w20, #0x0                   	// #0
  403e80:	mov	w22, #0xffffffff            	// #-1
  403e84:	b	403c50 <printf@plt+0x2740>
  403e88:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  403e8c:	add	x1, x1, #0xf0
  403e90:	mov	x0, x20
  403e94:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  403e98:	mov	x0, x23
  403e9c:	bl	401b00 <printf@plt+0x5f0>
  403ea0:	cmp	w0, #0x29
  403ea4:	b.ne	403ecc <printf@plt+0x29bc>  // b.any
  403ea8:	b	403f14 <printf@plt+0x2a04>
  403eac:	ldr	x2, [x20]
  403eb0:	add	w0, w1, #0x1
  403eb4:	str	w0, [x20, #8]
  403eb8:	mov	x0, x23
  403ebc:	strb	w22, [x2, w1, sxtw]
  403ec0:	bl	401b00 <printf@plt+0x5f0>
  403ec4:	cmp	w0, #0x29
  403ec8:	b.eq	403f14 <printf@plt+0x2a04>  // b.none
  403ecc:	cmp	w0, #0xa
  403ed0:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  403ed4:	b.eq	403f48 <printf@plt+0x2a38>  // b.none
  403ed8:	and	w22, w0, #0xff
  403edc:	ldp	w1, w0, [x20, #8]
  403ee0:	cmp	w1, w0
  403ee4:	b.lt	403eac <printf@plt+0x299c>  // b.tstop
  403ee8:	mov	x0, x20
  403eec:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  403ef0:	ldr	w1, [x20, #8]
  403ef4:	ldr	x2, [x20]
  403ef8:	add	w0, w1, #0x1
  403efc:	str	w0, [x20, #8]
  403f00:	mov	x0, x23
  403f04:	strb	w22, [x2, w1, sxtw]
  403f08:	bl	401b00 <printf@plt+0x5f0>
  403f0c:	cmp	w0, #0x29
  403f10:	b.ne	403ecc <printf@plt+0x29bc>  // b.any
  403f14:	mov	x0, x23
  403f18:	bl	401b00 <printf@plt+0x5f0>
  403f1c:	mov	w22, w0
  403f20:	str	wzr, [x24, #100]
  403f24:	b	403748 <printf@plt+0x2238>
  403f28:	str	w27, [x24, #88]
  403f2c:	b	403740 <printf@plt+0x2230>
  403f30:	mov	w28, #0x7                   	// #7
  403f34:	b	403718 <printf@plt+0x2208>
  403f38:	mov	w28, #0x8                   	// #8
  403f3c:	b	403718 <printf@plt+0x2208>
  403f40:	mov	w22, #0xa                   	// #10
  403f44:	b	403754 <printf@plt+0x2244>
  403f48:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  403f4c:	add	x3, x3, #0x58
  403f50:	mov	x2, x3
  403f54:	mov	x1, x3
  403f58:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  403f5c:	add	x0, x0, #0xe28
  403f60:	bl	40fa98 <printf@plt+0xe588>
  403f64:	mov	x20, #0x0                   	// #0
  403f68:	mov	x0, x24
  403f6c:	bl	4034e8 <printf@plt+0x1fd8>
  403f70:	mov	x0, x20
  403f74:	ldp	x19, x20, [sp, #16]
  403f78:	ldp	x21, x22, [sp, #32]
  403f7c:	ldp	x23, x24, [sp, #48]
  403f80:	ldp	x25, x26, [sp, #64]
  403f84:	ldp	x27, x28, [sp, #80]
  403f88:	ldp	x29, x30, [sp], #160
  403f8c:	ret
  403f90:	mov	x0, x28
  403f94:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  403f98:	ldr	w1, [x28, #8]
  403f9c:	b	403918 <printf@plt+0x2408>
  403fa0:	mov	x0, x23
  403fa4:	bl	401b00 <printf@plt+0x5f0>
  403fa8:	cmp	w0, #0x20
  403fac:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  403fb0:	b.eq	403fa0 <printf@plt+0x2a90>  // b.none
  403fb4:	cmp	w0, #0xa
  403fb8:	b.ne	40445c <printf@plt+0x2f4c>  // b.any
  403fbc:	cbz	x20, 404434 <printf@plt+0x2f24>
  403fc0:	mov	w1, #0x1                   	// #1
  403fc4:	mov	x0, #0x0                   	// #0
  403fc8:	str	w1, [x20, #92]
  403fcc:	b	403fd8 <printf@plt+0x2ac8>
  403fd0:	mov	x0, x20
  403fd4:	mov	x20, x1
  403fd8:	ldr	x1, [x20, #56]
  403fdc:	str	x0, [x20, #56]
  403fe0:	str	x20, [sp, #104]
  403fe4:	cbnz	x1, 403fd0 <printf@plt+0x2ac0>
  403fe8:	mov	x1, x20
  403fec:	mov	w2, #0x0                   	// #0
  403ff0:	mov	w22, #0x0                   	// #0
  403ff4:	mov	w24, #0x0                   	// #0
  403ff8:	ldr	w1, [x1, #92]
  403ffc:	cbz	w1, 404020 <printf@plt+0x2b10>
  404000:	cmp	w2, w24
  404004:	add	w22, w22, #0x1
  404008:	csinc	w24, w24, w2, lt  // lt = tstop
  40400c:	mov	w2, #0x0                   	// #0
  404010:	cbz	x0, 404028 <printf@plt+0x2b18>
  404014:	mov	x1, x0
  404018:	ldr	x0, [x0, #56]
  40401c:	b	403ff8 <printf@plt+0x2ae8>
  404020:	add	w2, w2, #0x1
  404024:	b	404010 <printf@plt+0x2b00>
  404028:	cbz	x21, 404414 <printf@plt+0x2f04>
  40402c:	ldr	w0, [x21, #4]
  404030:	cmp	w0, w24
  404034:	b.lt	4043c0 <printf@plt+0x2eb0>  // b.tstop
  404038:	ldr	w26, [x21]
  40403c:	mov	w1, w22
  404040:	mov	x0, x21
  404044:	mov	x20, x21
  404048:	bl	403050 <printf@plt+0x1b40>
  40404c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  404050:	add	x0, x0, #0x48
  404054:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  404058:	mov	w23, #0x0                   	// #0
  40405c:	add	x28, x3, #0x58
  404060:	str	wzr, [sp, #96]
  404064:	str	x0, [sp, #120]
  404068:	sub	w0, w24, #0x1
  40406c:	str	w0, [sp, #116]
  404070:	ldr	x25, [sp, #104]
  404074:	b	4041b4 <printf@plt+0x2ca4>
  404078:	ldr	x0, [x20, #8]
  40407c:	ldr	w1, [x25, #80]
  404080:	ldr	w2, [x0, x22, lsl #2]
  404084:	cmp	w1, w2
  404088:	b.le	4040a8 <printf@plt+0x2b98>
  40408c:	cbz	x21, 4043b8 <printf@plt+0x2ea8>
  404090:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  404094:	mov	x3, x28
  404098:	add	x0, x0, #0x10
  40409c:	mov	x2, x28
  4040a0:	mov	x1, x28
  4040a4:	bl	40fa98 <printf@plt+0xe588>
  4040a8:	ldr	w0, [x25, #96]
  4040ac:	cbz	w0, 4040d8 <printf@plt+0x2bc8>
  4040b0:	ldr	x0, [x20, #24]
  4040b4:	ldrb	w1, [x0, x22]
  4040b8:	cbnz	w1, 4040d8 <printf@plt+0x2bc8>
  4040bc:	cbz	x21, 40429c <printf@plt+0x2d8c>
  4040c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4040c4:	mov	x3, x28
  4040c8:	add	x0, x0, #0x78
  4040cc:	mov	x2, x28
  4040d0:	mov	x1, x28
  4040d4:	bl	40fa98 <printf@plt+0xe588>
  4040d8:	ldr	w0, [x25, #100]
  4040dc:	cbz	w0, 404108 <printf@plt+0x2bf8>
  4040e0:	ldr	x0, [x20, #32]
  4040e4:	ldrb	w1, [x0, x22]
  4040e8:	cbnz	w1, 404108 <printf@plt+0x2bf8>
  4040ec:	cbz	x21, 4042a8 <printf@plt+0x2d98>
  4040f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4040f4:	mov	x3, x28
  4040f8:	add	x0, x0, #0xb8
  4040fc:	mov	x2, x28
  404100:	mov	x1, x28
  404104:	bl	40fa98 <printf@plt+0xe588>
  404108:	ldr	w2, [x25, #72]
  40410c:	cbz	w2, 40416c <printf@plt+0x2c5c>
  404110:	ldr	x0, [x20, #16]
  404114:	lsl	x6, x22, #4
  404118:	add	x5, x0, x6
  40411c:	ldr	w1, [x5, #8]
  404120:	cbz	w1, 404160 <printf@plt+0x2c50>
  404124:	cmp	w2, w1
  404128:	b.eq	404384 <printf@plt+0x2e74>  // b.none
  40412c:	add	w1, w23, #0x1
  404130:	add	x0, sp, #0x90
  404134:	str	x6, [sp, #128]
  404138:	bl	40f668 <printf@plt+0xe158>
  40413c:	mov	x3, x28
  404140:	mov	x2, x28
  404144:	add	x1, sp, #0x90
  404148:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40414c:	add	x0, x0, #0xf8
  404150:	bl	40fa98 <printf@plt+0xe588>
  404154:	ldr	x5, [x20, #16]
  404158:	ldr	x6, [sp, #128]
  40415c:	add	x5, x5, x6
  404160:	mov	x0, x5
  404164:	add	x1, x25, #0x40
  404168:	bl	410f58 <_ZdlPvm@@Base+0x320>
  40416c:	ldr	w0, [x25, #88]
  404170:	cbz	w0, 404184 <printf@plt+0x2c74>
  404174:	cbnz	w23, 40424c <printf@plt+0x2d3c>
  404178:	ldr	x1, [x20, #48]
  40417c:	ldr	x1, [x1, x27, lsl #3]
  404180:	strb	w0, [x1, x22]
  404184:	ldr	x0, [x20, #48]
  404188:	add	w23, w23, #0x1
  40418c:	ldr	w1, [x25, #84]
  404190:	ldr	x0, [x0, x27, lsl #3]
  404194:	add	x22, x0, x22
  404198:	strb	w1, [x22, #1]
  40419c:	ldr	w0, [x25, #92]
  4041a0:	cbz	w0, 4041ac <printf@plt+0x2c9c>
  4041a4:	add	w26, w26, #0x1
  4041a8:	mov	w23, #0x0                   	// #0
  4041ac:	ldr	x25, [x25, #56]
  4041b0:	cbz	x25, 4042bc <printf@plt+0x2dac>
  4041b4:	ldr	x2, [x20, #40]
  4041b8:	sxtw	x27, w26
  4041bc:	mov	w0, #0x38                  	// #56
  4041c0:	add	x1, x25, #0x8
  4041c4:	ldp	w7, w6, [x25]
  4041c8:	smull	x0, w23, w0
  4041cc:	ldr	x5, [x2, x27, lsl #3]
  4041d0:	sxtw	x22, w23
  4041d4:	add	x2, x5, x0
  4041d8:	str	x2, [sp, #128]
  4041dc:	str	w7, [x5, x0]
  4041e0:	add	x0, x2, #0x8
  4041e4:	str	w6, [x2, #4]
  4041e8:	bl	410f58 <_ZdlPvm@@Base+0x320>
  4041ec:	ldr	x2, [sp, #128]
  4041f0:	add	x1, x25, #0x18
  4041f4:	add	x0, x2, #0x18
  4041f8:	bl	410f58 <_ZdlPvm@@Base+0x320>
  4041fc:	ldr	x2, [sp, #128]
  404200:	ldr	w0, [x25, #40]
  404204:	str	w0, [x2, #40]
  404208:	ldr	w0, [sp, #116]
  40420c:	cmp	w0, w23
  404210:	ldrb	w0, [x25, #44]
  404214:	strb	w0, [x2, #44]
  404218:	ldrb	w0, [x25, #45]
  40421c:	strb	w0, [x2, #45]
  404220:	ldr	w0, [x25, #48]
  404224:	str	w0, [x2, #48]
  404228:	b.gt	404078 <printf@plt+0x2b68>
  40422c:	ldr	w0, [x25, #80]
  404230:	tbnz	w0, #31, 4040a8 <printf@plt+0x2b98>
  404234:	ldr	x0, [sp, #120]
  404238:	mov	x3, x28
  40423c:	mov	x2, x28
  404240:	mov	x1, x28
  404244:	bl	40fa98 <printf@plt+0xe588>
  404248:	b	4040a8 <printf@plt+0x2b98>
  40424c:	mov	w0, #0x4b3                 	// #1203
  404250:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  404254:	add	x1, x1, #0x9a8
  404258:	bl	40f1f8 <printf@plt+0xdce8>
  40425c:	ldr	w0, [x25, #88]
  404260:	b	404178 <printf@plt+0x2c68>
  404264:	mov	w1, w22
  404268:	add	x0, sp, #0x90
  40426c:	bl	40f688 <printf@plt+0xe178>
  404270:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  404274:	add	x3, x3, #0x58
  404278:	add	x1, sp, #0x90
  40427c:	mov	x2, x3
  404280:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  404284:	add	x0, x0, #0xe68
  404288:	bl	40fa98 <printf@plt+0xe588>
  40428c:	mov	x0, x20
  404290:	mov	x20, #0x0                   	// #0
  404294:	bl	4034e8 <printf@plt+0x1fd8>
  404298:	b	403d10 <printf@plt+0x2800>
  40429c:	mov	w1, #0x1                   	// #1
  4042a0:	strb	w1, [x0, x22]
  4042a4:	b	4040d8 <printf@plt+0x2bc8>
  4042a8:	mov	w1, #0x1                   	// #1
  4042ac:	mov	w2, #0x1                   	// #1
  4042b0:	strb	w1, [x0, x22]
  4042b4:	str	w2, [sp, #96]
  4042b8:	b	404108 <printf@plt+0x2bf8>
  4042bc:	ldr	x0, [sp, #104]
  4042c0:	bl	4034e8 <printf@plt+0x1fd8>
  4042c4:	cbz	w24, 404310 <printf@plt+0x2e00>
  4042c8:	ldr	w0, [x20]
  4042cc:	mov	x3, #0xfffffffffffffff8    	// #-8
  4042d0:	ldr	x1, [x20, #40]
  4042d4:	mov	w2, #0x38                  	// #56
  4042d8:	add	x0, x3, w0, sxtw #3
  4042dc:	ldr	w3, [sp, #116]
  4042e0:	ldr	x0, [x1, x0]
  4042e4:	add	x1, x0, #0x30
  4042e8:	umaddl	x0, w3, w2, x0
  4042ec:	add	x0, x0, #0x68
  4042f0:	ldr	w2, [x1]
  4042f4:	sub	w3, w2, #0x7
  4042f8:	cmp	w3, #0x1
  4042fc:	ccmp	w2, #0x5, #0x4, hi  // hi = pmore
  404300:	b.ne	404348 <printf@plt+0x2e38>  // b.any
  404304:	add	x1, x1, #0x38
  404308:	cmp	x0, x1
  40430c:	b.ne	4042f0 <printf@plt+0x2de0>  // b.any
  404310:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  404314:	add	x3, x3, #0x58
  404318:	mov	x1, x3
  40431c:	mov	x2, x3
  404320:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  404324:	add	x0, x0, #0x158
  404328:	bl	40fa98 <printf@plt+0xe588>
  40432c:	mov	x0, x20
  404330:	bl	4032d0 <printf@plt+0x1dc0>
  404334:	mov	x0, x20
  404338:	mov	x1, #0x38                  	// #56
  40433c:	mov	x20, #0x0                   	// #0
  404340:	bl	410c38 <_ZdlPvm@@Base>
  404344:	b	403d10 <printf@plt+0x2800>
  404348:	ldr	w0, [sp, #96]
  40434c:	cbz	w0, 403d10 <printf@plt+0x2800>
  404350:	ldr	w0, [x19]
  404354:	tbz	w0, #1, 403d10 <printf@plt+0x2800>
  404358:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40435c:	add	x3, x3, #0x58
  404360:	mov	x2, x3
  404364:	mov	x1, x3
  404368:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40436c:	add	x0, x0, #0x118
  404370:	bl	40fa98 <printf@plt+0xe588>
  404374:	ldr	w0, [x19]
  404378:	and	w0, w0, #0xfffffffd
  40437c:	str	w0, [x19]
  404380:	b	403d10 <printf@plt+0x2800>
  404384:	ldr	x0, [x0, x6]
  404388:	sxtw	x2, w2
  40438c:	ldr	x1, [x25, #64]
  404390:	stp	x6, x5, [sp, #128]
  404394:	bl	4012f0 <memcmp@plt>
  404398:	ldp	x6, x5, [sp, #128]
  40439c:	cbz	w0, 404160 <printf@plt+0x2c50>
  4043a0:	b	40412c <printf@plt+0x2c1c>
  4043a4:	mov	x24, x20
  4043a8:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4043ac:	mov	x20, x24
  4043b0:	add	x3, x3, #0x58
  4043b4:	b	403cf0 <printf@plt+0x27e0>
  4043b8:	str	w1, [x0, x22, lsl #2]
  4043bc:	b	4040a8 <printf@plt+0x2b98>
  4043c0:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4043c4:	add	x3, x3, #0x58
  4043c8:	mov	x2, x3
  4043cc:	mov	x1, x3
  4043d0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  4043d4:	add	x0, x0, #0xfd0
  4043d8:	bl	40fa98 <printf@plt+0xe588>
  4043dc:	mov	x0, x20
  4043e0:	mov	x20, #0x0                   	// #0
  4043e4:	bl	4034e8 <printf@plt+0x1fd8>
  4043e8:	b	403d10 <printf@plt+0x2800>
  4043ec:	cmp	w22, #0xa
  4043f0:	ldr	w0, [x24, #84]
  4043f4:	cset	w20, eq  // eq = none
  4043f8:	cmp	w22, #0x2c
  4043fc:	csinc	w20, w20, wzr, ne  // ne = any
  404400:	cmp	w0, #0x2
  404404:	b.le	403c6c <printf@plt+0x275c>
  404408:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40440c:	add	x3, x3, #0x58
  404410:	b	403c50 <printf@plt+0x2740>
  404414:	mov	x0, #0x38                  	// #56
  404418:	bl	410bd0 <_Znwm@@Base>
  40441c:	mov	w1, w22
  404420:	mov	x20, x0
  404424:	mov	w2, w24
  404428:	bl	402d58 <printf@plt+0x1848>
  40442c:	mov	w26, #0x0                   	// #0
  404430:	b	40404c <printf@plt+0x2b3c>
  404434:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  404438:	add	x3, x3, #0x58
  40443c:	mov	x2, x3
  404440:	mov	x1, x3
  404444:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  404448:	add	x0, x0, #0xfc0
  40444c:	bl	40fa98 <printf@plt+0xe588>
  404450:	mov	x0, #0x0                   	// #0
  404454:	bl	4034e8 <printf@plt+0x1fd8>
  404458:	b	403d10 <printf@plt+0x2800>
  40445c:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  404460:	add	x3, x3, #0x58
  404464:	mov	x2, x3
  404468:	mov	x1, x3
  40446c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x3c8>
  404470:	add	x0, x0, #0xfa0
  404474:	bl	40fa98 <printf@plt+0xe588>
  404478:	mov	x0, x20
  40447c:	mov	x20, #0x0                   	// #0
  404480:	bl	4034e8 <printf@plt+0x1fd8>
  404484:	b	403d10 <printf@plt+0x2800>
  404488:	mov	x1, #0x68                  	// #104
  40448c:	mov	x19, x0
  404490:	mov	x0, x24
  404494:	bl	410c38 <_ZdlPvm@@Base>
  404498:	mov	x0, x19
  40449c:	bl	4014b0 <_Unwind_Resume@plt>
  4044a0:	mov	x1, #0x38                  	// #56
  4044a4:	mov	x19, x0
  4044a8:	mov	x0, x20
  4044ac:	bl	410c38 <_ZdlPvm@@Base>
  4044b0:	mov	x0, x19
  4044b4:	bl	4014b0 <_Unwind_Resume@plt>
  4044b8:	stp	x29, x30, [sp, #-192]!
  4044bc:	mov	x29, sp
  4044c0:	stp	x19, x20, [sp, #16]
  4044c4:	mov	x19, x2
  4044c8:	stp	x21, x22, [sp, #32]
  4044cc:	stp	x23, x24, [sp, #48]
  4044d0:	stp	x25, x26, [sp, #64]
  4044d4:	stp	x27, x28, [sp, #80]
  4044d8:	mov	x27, x1
  4044dc:	mov	x1, x0
  4044e0:	str	x1, [sp, #112]
  4044e4:	mov	x0, #0x88                  	// #136
  4044e8:	ldrb	w1, [x2, #10]
  4044ec:	ldr	w21, [x27, #4]
  4044f0:	str	w1, [sp, #124]
  4044f4:	str	x2, [sp, #128]
  4044f8:	bl	410bd0 <_Znwm@@Base>
  4044fc:	mov	x24, x0
  404500:	ldrb	w4, [x19, #11]
  404504:	mov	w1, w21
  404508:	ldp	w2, w3, [x19]
  40450c:	bl	407d08 <printf@plt+0x67f8>
  404510:	ldrb	w1, [x19, #8]
  404514:	cbnz	w1, 404ca8 <printf@plt+0x3798>
  404518:	sub	w0, w21, #0x1
  40451c:	mov	w2, #0x38                  	// #56
  404520:	mov	w1, w0
  404524:	mov	x0, #0x68                  	// #104
  404528:	mov	w23, #0x0                   	// #0
  40452c:	str	wzr, [sp, #120]
  404530:	str	w1, [sp, #148]
  404534:	umaddl	x0, w1, w2, x0
  404538:	str	x0, [sp, #136]
  40453c:	nop
  404540:	ldr	x0, [sp, #112]
  404544:	bl	401b00 <printf@plt+0x5f0>
  404548:	mov	w28, w0
  40454c:	cmn	w0, #0x1
  404550:	b.eq	4045a4 <printf@plt+0x3094>  // b.none
  404554:	cmp	w0, #0x2e
  404558:	b.eq	404b20 <printf@plt+0x3610>  // b.none
  40455c:	cmp	w0, #0x5f
  404560:	mov	w0, #0x3d                  	// #61
  404564:	ccmp	w28, w0, #0x4, ne  // ne = any
  404568:	b.ne	4046c4 <printf@plt+0x31b4>  // b.any
  40456c:	ldr	x0, [sp, #112]
  404570:	bl	401b00 <printf@plt+0x5f0>
  404574:	cmp	w0, #0xa
  404578:	b.ne	4046b8 <printf@plt+0x31a8>  // b.any
  40457c:	mov	w1, w23
  404580:	mov	x0, x24
  404584:	cmp	w28, #0x5f
  404588:	b.eq	404c08 <printf@plt+0x36f8>  // b.none
  40458c:	bl	408378 <printf@plt+0x6e68>
  404590:	ldr	x0, [sp, #112]
  404594:	bl	401b00 <printf@plt+0x5f0>
  404598:	mov	w28, w0
  40459c:	cmn	w0, #0x1
  4045a0:	b.ne	404554 <printf@plt+0x3044>  // b.any
  4045a4:	cbz	w23, 40509c <printf@plt+0x3b8c>
  4045a8:	ldr	w0, [sp, #148]
  4045ac:	mov	x19, #0x0                   	// #0
  4045b0:	cmp	w0, #0x0
  4045b4:	b.le	4045e4 <printf@plt+0x30d4>
  4045b8:	ldr	w20, [sp, #148]
  4045bc:	nop
  4045c0:	ldr	x1, [x27, #8]
  4045c4:	ldr	w2, [x1, x19, lsl #2]
  4045c8:	tbnz	w2, #31, 4045d8 <printf@plt+0x30c8>
  4045cc:	mov	w1, w19
  4045d0:	mov	x0, x24
  4045d4:	bl	4080d0 <printf@plt+0x6bc0>
  4045d8:	add	x19, x19, #0x1
  4045dc:	cmp	w20, w19
  4045e0:	b.gt	4045c0 <printf@plt+0x30b0>
  4045e4:	cmp	w21, #0x0
  4045e8:	b.le	404698 <printf@plt+0x3188>
  4045ec:	mov	x19, #0x0                   	// #0
  4045f0:	b	404600 <printf@plt+0x30f0>
  4045f4:	add	x19, x19, #0x1
  4045f8:	cmp	w21, w19
  4045fc:	b.le	404628 <printf@plt+0x3118>
  404600:	ldr	x2, [x27, #16]
  404604:	add	x2, x2, x19, lsl #4
  404608:	ldr	w1, [x2, #8]
  40460c:	cbz	w1, 4045f4 <printf@plt+0x30e4>
  404610:	mov	w1, w19
  404614:	mov	x0, x24
  404618:	add	x19, x19, #0x1
  40461c:	bl	408058 <printf@plt+0x6b48>
  404620:	cmp	w21, w19
  404624:	b.gt	404600 <printf@plt+0x30f0>
  404628:	mov	x19, #0x0                   	// #0
  40462c:	b	40463c <printf@plt+0x312c>
  404630:	add	x19, x19, #0x1
  404634:	cmp	w21, w19
  404638:	b.le	404660 <printf@plt+0x3150>
  40463c:	ldr	x1, [x27, #24]
  404640:	ldrb	w1, [x1, x19]
  404644:	cbz	w1, 404630 <printf@plt+0x3120>
  404648:	mov	w1, w19
  40464c:	mov	x0, x24
  404650:	add	x19, x19, #0x1
  404654:	bl	408140 <printf@plt+0x6c30>
  404658:	cmp	w21, w19
  40465c:	b.gt	40463c <printf@plt+0x312c>
  404660:	mov	x19, #0x0                   	// #0
  404664:	b	404674 <printf@plt+0x3164>
  404668:	add	x19, x19, #0x1
  40466c:	cmp	w21, w19
  404670:	b.le	404698 <printf@plt+0x3188>
  404674:	ldr	x1, [x27, #32]
  404678:	ldrb	w1, [x1, x19]
  40467c:	cbz	w1, 404668 <printf@plt+0x3158>
  404680:	mov	w1, w19
  404684:	mov	x0, x24
  404688:	add	x19, x19, #0x1
  40468c:	bl	4081a8 <printf@plt+0x6c98>
  404690:	cmp	w21, w19
  404694:	b.gt	404674 <printf@plt+0x3164>
  404698:	mov	x0, x24
  40469c:	ldp	x19, x20, [sp, #16]
  4046a0:	ldp	x21, x22, [sp, #32]
  4046a4:	ldp	x23, x24, [sp, #48]
  4046a8:	ldp	x25, x26, [sp, #64]
  4046ac:	ldp	x27, x28, [sp, #80]
  4046b0:	ldp	x29, x30, [sp], #192
  4046b4:	ret
  4046b8:	mov	w1, w0
  4046bc:	ldr	x0, [sp, #112]
  4046c0:	bl	401a28 <printf@plt+0x518>
  4046c4:	add	x0, sp, #0xa0
  4046c8:	bl	410d80 <_ZdlPvm@@Base+0x148>
  4046cc:	ldr	w0, [x27]
  4046d0:	ldr	w1, [sp, #120]
  4046d4:	cmp	w0, w1
  4046d8:	b.gt	4049cc <printf@plt+0x34bc>
  4046dc:	ldr	x1, [x27, #40]
  4046e0:	sub	w0, w0, #0x1
  4046e4:	str	w0, [sp, #120]
  4046e8:	sbfiz	x2, x0, #3, #32
  4046ec:	str	x2, [sp, #104]
  4046f0:	ldr	x22, [x1, w0, sxtw #3]
  4046f4:	nop
  4046f8:	mov	w19, #0x0                   	// #0
  4046fc:	str	wzr, [sp, #144]
  404700:	ldr	w0, [sp, #124]
  404704:	cmp	w28, #0xa
  404708:	ccmp	w28, w0, #0x4, ne  // ne = any
  40470c:	b.ne	4048a0 <printf@plt+0x3390>  // b.any
  404710:	ldr	x0, [sp, #128]
  404714:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  404718:	cmp	w28, #0xa
  40471c:	ldr	w25, [x1, #228]
  404720:	cset	w1, eq  // eq = none
  404724:	ldr	w0, [x0]
  404728:	sub	w25, w25, w1
  40472c:	tbnz	w0, #6, 404978 <printf@plt+0x3468>
  404730:	cmp	w19, w21
  404734:	b.ge	4048c8 <printf@plt+0x33b8>  // b.tcont
  404738:	mov	w0, #0x38                  	// #56
  40473c:	adrp	x26, 415000 <_ZdlPvm@@Base+0x43c8>
  404740:	add	x26, x26, #0xf0
  404744:	smaddl	x20, w19, w0, x22
  404748:	b	404794 <printf@plt+0x3284>
  40474c:	mov	x1, x26
  404750:	add	x0, sp, #0xb0
  404754:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  404758:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40475c:	mov	w6, w25
  404760:	mov	x4, x20
  404764:	add	x3, sp, #0xb0
  404768:	ldr	x5, [x0, #112]
  40476c:	mov	w2, w19
  404770:	mov	w1, w23
  404774:	mov	x0, x24
  404778:	bl	4088e0 <printf@plt+0x73d0>
  40477c:	add	x0, sp, #0xb0
  404780:	add	w19, w19, #0x1
  404784:	bl	410f48 <_ZdlPvm@@Base+0x310>
  404788:	add	x20, x20, #0x38
  40478c:	cmp	w21, w19
  404790:	b.eq	4048c4 <printf@plt+0x33b4>  // b.none
  404794:	ldr	w0, [x20, #48]
  404798:	cmp	w0, #0x5
  40479c:	b.eq	40474c <printf@plt+0x323c>  // b.none
  4047a0:	cmp	w28, #0xa
  4047a4:	b.eq	4048e0 <printf@plt+0x33d0>  // b.none
  4047a8:	cmp	w19, w21
  4047ac:	b.ge	404984 <printf@plt+0x3474>  // b.tcont
  4047b0:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4047b4:	mov	w1, #0x38                  	// #56
  4047b8:	mov	w6, w25
  4047bc:	add	x3, sp, #0xa0
  4047c0:	smaddl	x4, w19, w1, x22
  4047c4:	mov	w2, w19
  4047c8:	ldr	x5, [x0, #112]
  4047cc:	mov	w1, w23
  4047d0:	mov	x0, x24
  4047d4:	bl	4088e0 <printf@plt+0x73d0>
  4047d8:	add	w19, w19, #0x1
  4047dc:	cmp	w28, #0xa
  4047e0:	b.eq	404808 <printf@plt+0x32f8>  // b.none
  4047e4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  4047e8:	add	x0, sp, #0xa0
  4047ec:	add	x1, x1, #0xf0
  4047f0:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  4047f4:	ldr	x0, [sp, #112]
  4047f8:	bl	401b00 <printf@plt+0x5f0>
  4047fc:	mov	w28, w0
  404800:	cmn	w0, #0x1
  404804:	b.ne	404700 <printf@plt+0x31f0>  // b.any
  404808:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40480c:	add	x0, sp, #0xa0
  404810:	add	x1, x1, #0xf0
  404814:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  404818:	cmp	w19, w21
  40481c:	b.ge	40486c <printf@plt+0x335c>  // b.tcont
  404820:	mov	w0, #0x38                  	// #56
  404824:	adrp	x20, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  404828:	add	x20, x20, #0xe4
  40482c:	smaddl	x22, w19, w0, x22
  404830:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  404834:	add	x25, x0, #0x70
  404838:	ldr	x5, [x25]
  40483c:	mov	x4, x22
  404840:	ldr	w6, [x20]
  404844:	add	x3, sp, #0xa0
  404848:	mov	w2, w19
  40484c:	mov	w1, w23
  404850:	mov	x0, x24
  404854:	sub	w6, w6, #0x1
  404858:	bl	4088e0 <printf@plt+0x73d0>
  40485c:	add	w19, w19, #0x1
  404860:	add	x22, x22, #0x38
  404864:	cmp	w21, w19
  404868:	b.ne	404838 <printf@plt+0x3328>  // b.any
  40486c:	ldr	x2, [x27, #48]
  404870:	mov	w1, w23
  404874:	ldr	x3, [sp, #104]
  404878:	mov	x0, x24
  40487c:	ldr	x2, [x2, x3]
  404880:	bl	409198 <printf@plt+0x7c88>
  404884:	ldr	w0, [sp, #120]
  404888:	add	w23, w23, #0x1
  40488c:	add	w0, w0, #0x1
  404890:	str	w0, [sp, #120]
  404894:	add	x0, sp, #0xa0
  404898:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40489c:	b	404540 <printf@plt+0x3030>
  4048a0:	ldp	w0, w1, [sp, #168]
  4048a4:	and	w28, w28, #0xff
  4048a8:	cmp	w0, w1
  4048ac:	b.ge	4049bc <printf@plt+0x34ac>  // b.tcont
  4048b0:	ldr	x1, [sp, #160]
  4048b4:	add	w2, w0, #0x1
  4048b8:	str	w2, [sp, #168]
  4048bc:	strb	w28, [x1, w0, sxtw]
  4048c0:	b	4047f4 <printf@plt+0x32e4>
  4048c4:	mov	w19, w21
  4048c8:	cmp	w28, #0xa
  4048cc:	b.eq	4048e0 <printf@plt+0x33d0>  // b.none
  4048d0:	ldr	w0, [sp, #168]
  4048d4:	cbnz	w0, 40498c <printf@plt+0x347c>
  4048d8:	add	w19, w19, #0x1
  4048dc:	b	4047e4 <printf@plt+0x32d4>
  4048e0:	ldr	w0, [sp, #168]
  4048e4:	mov	w28, #0xa                   	// #10
  4048e8:	cmp	w0, #0x2
  4048ec:	b.ne	4047a8 <printf@plt+0x3298>  // b.any
  4048f0:	ldr	x0, [sp, #160]
  4048f4:	ldrb	w1, [x0]
  4048f8:	cmp	w1, #0x54
  4048fc:	b.eq	404ae0 <printf@plt+0x35d0>  // b.none
  404900:	cmp	w21, w19
  404904:	b.gt	4047b0 <printf@plt+0x32a0>
  404908:	cmp	w1, #0x5c
  40490c:	b.eq	4049a4 <printf@plt+0x3494>  // b.none
  404910:	ldr	w0, [sp, #144]
  404914:	cbnz	w0, 4047d8 <printf@plt+0x32c8>
  404918:	cmp	w28, #0xa
  40491c:	b.eq	404afc <printf@plt+0x35ec>  // b.none
  404920:	ldp	w1, w0, [sp, #168]
  404924:	cmp	w1, w0
  404928:	b.ge	404ad0 <printf@plt+0x35c0>  // b.tcont
  40492c:	ldr	x2, [sp, #160]
  404930:	add	w0, w1, #0x1
  404934:	str	w0, [sp, #168]
  404938:	add	x0, sp, #0xb0
  40493c:	strb	wzr, [x2, w1, sxtw]
  404940:	ldr	x1, [sp, #160]
  404944:	bl	40f640 <printf@plt+0xe130>
  404948:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40494c:	add	x3, x3, #0x58
  404950:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  404954:	mov	x2, x3
  404958:	add	x1, sp, #0xb0
  40495c:	add	x0, x0, #0x188
  404960:	bl	40fa98 <printf@plt+0xe588>
  404964:	cmp	w28, #0xa
  404968:	b.eq	404b10 <printf@plt+0x3600>  // b.none
  40496c:	add	w19, w19, #0x1
  404970:	str	wzr, [sp, #144]
  404974:	b	4047e4 <printf@plt+0x32d4>
  404978:	add	x0, sp, #0xa0
  40497c:	bl	4116c0 <_ZdlPvm@@Base+0xa88>
  404980:	b	404730 <printf@plt+0x3220>
  404984:	ldr	w0, [sp, #168]
  404988:	cbz	w0, 4047d8 <printf@plt+0x32c8>
  40498c:	cmp	w0, #0x1
  404990:	b.le	404910 <printf@plt+0x3400>
  404994:	ldr	x0, [sp, #160]
  404998:	ldrb	w1, [x0]
  40499c:	cmp	w1, #0x5c
  4049a0:	b.ne	404910 <printf@plt+0x3400>  // b.any
  4049a4:	ldrb	w0, [x0, #1]
  4049a8:	cmp	w0, #0x22
  4049ac:	b.ne	404910 <printf@plt+0x3400>  // b.any
  4049b0:	mov	w0, #0x1                   	// #1
  4049b4:	str	w0, [sp, #144]
  4049b8:	b	4047d8 <printf@plt+0x32c8>
  4049bc:	add	x0, sp, #0xa0
  4049c0:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  4049c4:	ldr	w0, [sp, #168]
  4049c8:	b	4048b0 <printf@plt+0x33a0>
  4049cc:	ldr	w1, [sp, #120]
  4049d0:	sub	w0, w0, #0x1
  4049d4:	cmp	w1, w0
  4049d8:	b.ge	4051d8 <printf@plt+0x3cc8>  // b.tcont
  4049dc:	adrp	x26, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4049e0:	add	x26, x26, #0xe4
  4049e4:	sbfiz	x0, x1, #3, #32
  4049e8:	str	x0, [sp, #104]
  4049ec:	nop
  4049f0:	cmp	w21, #0x0
  4049f4:	b.le	404a7c <printf@plt+0x356c>
  4049f8:	ldr	x0, [x27, #40]
  4049fc:	ldr	x1, [sp, #104]
  404a00:	ldr	x22, [x0, x1]
  404a04:	ldr	x0, [sp, #136]
  404a08:	add	x1, x22, #0x30
  404a0c:	add	x2, x22, x0
  404a10:	ldr	w0, [x1]
  404a14:	sub	w0, w0, #0x7
  404a18:	cmp	w0, #0x1
  404a1c:	b.hi	4046f8 <printf@plt+0x31e8>  // b.pmore
  404a20:	add	x1, x1, #0x38
  404a24:	cmp	x2, x1
  404a28:	b.ne	404a10 <printf@plt+0x3500>  // b.any
  404a2c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  404a30:	mov	x20, #0x0                   	// #0
  404a34:	add	x25, x0, #0x70
  404a38:	mov	w19, #0x0                   	// #0
  404a3c:	b	404a4c <printf@plt+0x353c>
  404a40:	ldr	x0, [x27, #40]
  404a44:	ldr	x1, [sp, #104]
  404a48:	ldr	x22, [x0, x1]
  404a4c:	add	x4, x22, x20
  404a50:	ldr	w6, [x26]
  404a54:	add	x3, sp, #0xa0
  404a58:	ldr	x5, [x25]
  404a5c:	mov	w2, w19
  404a60:	mov	w1, w23
  404a64:	mov	x0, x24
  404a68:	bl	4088e0 <printf@plt+0x73d0>
  404a6c:	add	w19, w19, #0x1
  404a70:	add	x20, x20, #0x38
  404a74:	cmp	w21, w19
  404a78:	b.ne	404a40 <printf@plt+0x3530>  // b.any
  404a7c:	ldr	x2, [x27, #48]
  404a80:	mov	w1, w23
  404a84:	ldr	x19, [sp, #104]
  404a88:	mov	x0, x24
  404a8c:	ldr	x2, [x2, x19]
  404a90:	bl	409198 <printf@plt+0x7c88>
  404a94:	ldr	w1, [sp, #120]
  404a98:	add	x2, x19, #0x8
  404a9c:	ldr	w0, [x27]
  404aa0:	add	w23, w23, #0x1
  404aa4:	add	w1, w1, #0x1
  404aa8:	str	x2, [sp, #104]
  404aac:	str	w1, [sp, #120]
  404ab0:	sub	w0, w0, #0x1
  404ab4:	cmp	w0, w1
  404ab8:	b.gt	4049f0 <printf@plt+0x34e0>
  404abc:	ldr	x0, [x27, #40]
  404ac0:	sbfiz	x2, x1, #3, #32
  404ac4:	str	x2, [sp, #104]
  404ac8:	ldr	x22, [x0, w1, sxtw #3]
  404acc:	b	4046f8 <printf@plt+0x31e8>
  404ad0:	add	x0, sp, #0xa0
  404ad4:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  404ad8:	ldr	w1, [sp, #168]
  404adc:	b	40492c <printf@plt+0x341c>
  404ae0:	ldrb	w0, [x0, #1]
  404ae4:	cmp	w0, #0x7b
  404ae8:	b.eq	404cbc <printf@plt+0x37ac>  // b.none
  404aec:	cmp	w21, w19
  404af0:	b.gt	4047b0 <printf@plt+0x32a0>
  404af4:	ldr	w0, [sp, #144]
  404af8:	cbnz	w0, 404b18 <printf@plt+0x3608>
  404afc:	ldr	x0, [sp, #112]
  404b00:	mov	w1, #0xa                   	// #10
  404b04:	bl	401a28 <printf@plt+0x518>
  404b08:	mov	w28, #0xa                   	// #10
  404b0c:	b	404920 <printf@plt+0x3410>
  404b10:	ldr	x0, [sp, #112]
  404b14:	bl	401b00 <printf@plt+0x5f0>
  404b18:	add	w19, w19, #0x1
  404b1c:	b	404808 <printf@plt+0x32f8>
  404b20:	ldr	x0, [sp, #112]
  404b24:	bl	401b00 <printf@plt+0x5f0>
  404b28:	cmn	w0, #0x1
  404b2c:	b.eq	404e8c <printf@plt+0x397c>  // b.none
  404b30:	and	w3, w0, #0xff
  404b34:	adrp	x2, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  404b38:	add	x2, x2, #0x758
  404b3c:	and	w1, w0, #0xff
  404b40:	ldrb	w0, [x2, w3, sxtw]
  404b44:	cbnz	w0, 4046bc <printf@plt+0x31ac>
  404b48:	ldr	x0, [sp, #112]
  404b4c:	adrp	x20, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  404b50:	bl	401a28 <printf@plt+0x518>
  404b54:	add	x0, sp, #0xb0
  404b58:	bl	410d80 <_ZdlPvm@@Base+0x148>
  404b5c:	ldr	w20, [x20, #228]
  404b60:	b	404b90 <printf@plt+0x3680>
  404b64:	ldr	x1, [sp, #176]
  404b68:	add	w2, w0, #0x1
  404b6c:	str	w2, [sp, #184]
  404b70:	cmp	w28, #0xa
  404b74:	strb	w19, [x1, w0, sxtw]
  404b78:	b.eq	404bc4 <printf@plt+0x36b4>  // b.none
  404b7c:	ldr	x0, [sp, #112]
  404b80:	bl	401b00 <printf@plt+0x5f0>
  404b84:	mov	w28, w0
  404b88:	cmn	w0, #0x1
  404b8c:	b.eq	404bc4 <printf@plt+0x36b4>  // b.none
  404b90:	ldp	w0, w1, [sp, #184]
  404b94:	and	w19, w28, #0xff
  404b98:	cmp	w0, w1
  404b9c:	b.lt	404b64 <printf@plt+0x3654>  // b.tstop
  404ba0:	add	x0, sp, #0xb0
  404ba4:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  404ba8:	ldr	w0, [sp, #184]
  404bac:	cmp	w28, #0xa
  404bb0:	ldr	x1, [sp, #176]
  404bb4:	add	w2, w0, #0x1
  404bb8:	str	w2, [sp, #184]
  404bbc:	strb	w19, [x1, w0, sxtw]
  404bc0:	b.ne	404b7c <printf@plt+0x366c>  // b.any
  404bc4:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  404bc8:	mov	w4, w20
  404bcc:	add	x2, sp, #0xb0
  404bd0:	mov	w1, w23
  404bd4:	ldr	x3, [x0, #112]
  404bd8:	mov	x0, x24
  404bdc:	bl	408240 <printf@plt+0x6d30>
  404be0:	ldr	w1, [sp, #184]
  404be4:	cmp	w1, #0x3
  404be8:	b.le	404c44 <printf@plt+0x3734>
  404bec:	ldr	x0, [sp, #176]
  404bf0:	ldrb	w2, [x0]
  404bf4:	cmp	w2, #0x2e
  404bf8:	b.eq	404c10 <printf@plt+0x3700>  // b.none
  404bfc:	add	x0, sp, #0xb0
  404c00:	bl	410f48 <_ZdlPvm@@Base+0x310>
  404c04:	b	404540 <printf@plt+0x3030>
  404c08:	bl	408308 <printf@plt+0x6df8>
  404c0c:	b	404540 <printf@plt+0x3030>
  404c10:	ldrb	w2, [x0, #1]
  404c14:	cmp	w2, #0x54
  404c18:	b.ne	404c5c <printf@plt+0x374c>  // b.any
  404c1c:	ldrb	w2, [x0, #2]
  404c20:	cmp	w2, #0x26
  404c24:	b.ne	404c5c <printf@plt+0x374c>  // b.any
  404c28:	ldr	x0, [sp, #112]
  404c2c:	mov	x2, x27
  404c30:	ldr	x1, [sp, #128]
  404c34:	bl	403680 <printf@plt+0x2170>
  404c38:	ldr	w1, [sp, #184]
  404c3c:	cbz	x0, 4051f0 <printf@plt+0x3ce0>
  404c40:	mov	x27, x0
  404c44:	cmp	w1, #0x2
  404c48:	b.le	404bfc <printf@plt+0x36ec>
  404c4c:	ldr	x0, [sp, #176]
  404c50:	ldrb	w2, [x0]
  404c54:	cmp	w2, #0x2e
  404c58:	b.ne	404bfc <printf@plt+0x36ec>  // b.any
  404c5c:	ldrb	w2, [x0, #1]
  404c60:	cmp	w2, #0x6c
  404c64:	b.ne	404bfc <printf@plt+0x36ec>  // b.any
  404c68:	cmp	w1, #0x2
  404c6c:	b.le	4050bc <printf@plt+0x3bac>
  404c70:	ldrb	w1, [x0, #2]
  404c74:	mov	w19, #0x0                   	// #0
  404c78:	cmp	w1, #0x66
  404c7c:	b.ne	404bfc <printf@plt+0x36ec>  // b.any
  404c80:	ldp	w1, w2, [sp, #184]
  404c84:	cmp	w1, w2
  404c88:	b.ge	405108 <printf@plt+0x3bf8>  // b.tcont
  404c8c:	add	w2, w1, #0x1
  404c90:	str	w2, [sp, #184]
  404c94:	strb	wzr, [x0, w1, sxtw]
  404c98:	ldr	x0, [sp, #176]
  404c9c:	add	x0, x0, #0x3
  404ca0:	bl	4109f8 <printf@plt+0xf4e8>
  404ca4:	b	4050e0 <printf@plt+0x3bd0>
  404ca8:	ldr	x0, [sp, #128]
  404cac:	ldrb	w2, [x0, #9]
  404cb0:	mov	x0, x24
  404cb4:	bl	408048 <printf@plt+0x6b38>
  404cb8:	b	404518 <printf@plt+0x3008>
  404cbc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  404cc0:	add	x0, sp, #0xa0
  404cc4:	add	x1, x1, #0xf0
  404cc8:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  404ccc:	add	w25, w25, #0x1
  404cd0:	adrp	x28, 412000 <_ZdlPvm@@Base+0x13c8>
  404cd4:	mov	w26, #0x0                   	// #0
  404cd8:	add	x0, x28, #0x180
  404cdc:	str	x0, [sp, #152]
  404ce0:	ldr	x0, [sp, #112]
  404ce4:	bl	401b00 <printf@plt+0x5f0>
  404ce8:	mov	w20, w0
  404cec:	cmn	w0, #0x1
  404cf0:	b.eq	405010 <printf@plt+0x3b00>  // b.none
  404cf4:	cbnz	w26, 404d4c <printf@plt+0x383c>
  404cf8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  404cfc:	add	x28, x0, #0x1c8
  404d00:	cmp	w20, #0x54
  404d04:	b.eq	404d80 <printf@plt+0x3870>  // b.none
  404d08:	cmp	w20, #0x2e
  404d0c:	b.eq	404ea4 <printf@plt+0x3994>  // b.none
  404d10:	ldp	w0, w1, [sp, #168]
  404d14:	and	w26, w20, #0xff
  404d18:	cmp	w0, w1
  404d1c:	b.ge	40508c <printf@plt+0x3b7c>  // b.tcont
  404d20:	ldr	x1, [sp, #160]
  404d24:	add	w2, w0, #0x1
  404d28:	str	w2, [sp, #168]
  404d2c:	cmp	w20, #0xa
  404d30:	strb	w26, [x1, w0, sxtw]
  404d34:	b.eq	4050f0 <printf@plt+0x3be0>  // b.none
  404d38:	ldr	x0, [sp, #112]
  404d3c:	bl	401b00 <printf@plt+0x5f0>
  404d40:	mov	w20, w0
  404d44:	cmn	w0, #0x1
  404d48:	b.eq	405010 <printf@plt+0x3b00>  // b.none
  404d4c:	ldp	w0, w1, [sp, #168]
  404d50:	cmp	w20, #0xa
  404d54:	cset	w26, ne  // ne = any
  404d58:	and	w20, w20, #0xff
  404d5c:	cmp	w0, w1
  404d60:	b.ge	404e94 <printf@plt+0x3984>  // b.tcont
  404d64:	ldr	x1, [sp, #160]
  404d68:	add	w2, w0, #0x1
  404d6c:	str	w2, [sp, #168]
  404d70:	strb	w20, [x1, w0, sxtw]
  404d74:	ldr	x0, [sp, #112]
  404d78:	bl	401b00 <printf@plt+0x5f0>
  404d7c:	b	404ce8 <printf@plt+0x37d8>
  404d80:	ldr	x0, [sp, #112]
  404d84:	bl	401b00 <printf@plt+0x5f0>
  404d88:	mov	w20, w0
  404d8c:	cmn	w0, #0x1
  404d90:	b.eq	405010 <printf@plt+0x3b00>  // b.none
  404d94:	cmp	w0, #0x7d
  404d98:	b.ne	405168 <printf@plt+0x3c58>  // b.any
  404d9c:	ldr	x0, [sp, #112]
  404da0:	bl	401b00 <printf@plt+0x5f0>
  404da4:	mov	w28, w0
  404da8:	cmn	w0, #0x1
  404dac:	b.eq	405010 <printf@plt+0x3b00>  // b.none
  404db0:	ldr	x0, [sp, #128]
  404db4:	ldr	w0, [x0]
  404db8:	tbnz	w0, #6, 404e48 <printf@plt+0x3938>
  404dbc:	cmp	w28, #0xa
  404dc0:	b.eq	4047a8 <printf@plt+0x3298>  // b.none
  404dc4:	ldr	w0, [sp, #124]
  404dc8:	cmp	w28, w0
  404dcc:	b.eq	4047a8 <printf@plt+0x3298>  // b.none
  404dd0:	ldp	w0, w1, [sp, #168]
  404dd4:	cmp	w0, w1
  404dd8:	b.ge	404e7c <printf@plt+0x396c>  // b.tcont
  404ddc:	ldr	x1, [sp, #160]
  404de0:	add	w2, w0, #0x1
  404de4:	str	w2, [sp, #168]
  404de8:	mov	w2, #0x54                  	// #84
  404dec:	strb	w2, [x1, w0, sxtw]
  404df0:	ldp	w0, w1, [sp, #168]
  404df4:	cmp	w0, w1
  404df8:	b.ge	404e6c <printf@plt+0x395c>  // b.tcont
  404dfc:	ldr	x1, [sp, #160]
  404e00:	add	w2, w0, #0x1
  404e04:	str	w2, [sp, #168]
  404e08:	mov	w2, #0x7d                  	// #125
  404e0c:	and	w28, w28, #0xff
  404e10:	strb	w2, [x1, w0, sxtw]
  404e14:	ldp	w1, w0, [sp, #168]
  404e18:	cmp	w1, w0
  404e1c:	b.ge	404e5c <printf@plt+0x394c>  // b.tcont
  404e20:	ldr	x2, [sp, #160]
  404e24:	add	w0, w1, #0x1
  404e28:	str	w0, [sp, #168]
  404e2c:	ldr	x0, [sp, #112]
  404e30:	strb	w28, [x2, w1, sxtw]
  404e34:	bl	401b00 <printf@plt+0x5f0>
  404e38:	b	404d40 <printf@plt+0x3830>
  404e3c:	ldr	x0, [sp, #112]
  404e40:	bl	401b00 <printf@plt+0x5f0>
  404e44:	mov	w28, w0
  404e48:	cmp	w28, #0x20
  404e4c:	b.eq	404e3c <printf@plt+0x392c>  // b.none
  404e50:	cmn	w28, #0x1
  404e54:	b.ne	404dbc <printf@plt+0x38ac>  // b.any
  404e58:	b	404d9c <printf@plt+0x388c>
  404e5c:	add	x0, sp, #0xa0
  404e60:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  404e64:	ldr	w1, [sp, #168]
  404e68:	b	404e20 <printf@plt+0x3910>
  404e6c:	add	x0, sp, #0xa0
  404e70:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  404e74:	ldr	w0, [sp, #168]
  404e78:	b	404dfc <printf@plt+0x38ec>
  404e7c:	add	x0, sp, #0xa0
  404e80:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  404e84:	ldr	w0, [sp, #168]
  404e88:	b	404ddc <printf@plt+0x38cc>
  404e8c:	mov	w1, #0xff                  	// #255
  404e90:	b	404b48 <printf@plt+0x3638>
  404e94:	add	x0, sp, #0xa0
  404e98:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  404e9c:	ldr	w0, [sp, #168]
  404ea0:	b	404d64 <printf@plt+0x3854>
  404ea4:	ldr	x0, [sp, #112]
  404ea8:	bl	401b00 <printf@plt+0x5f0>
  404eac:	mov	w20, w0
  404eb0:	cmn	w0, #0x1
  404eb4:	b.eq	405010 <printf@plt+0x3b00>  // b.none
  404eb8:	cmp	w0, #0x6c
  404ebc:	b.ne	40511c <printf@plt+0x3c0c>  // b.any
  404ec0:	ldr	x0, [sp, #112]
  404ec4:	bl	401b00 <printf@plt+0x5f0>
  404ec8:	mov	w20, w0
  404ecc:	cmn	w0, #0x1
  404ed0:	b.eq	405010 <printf@plt+0x3b00>  // b.none
  404ed4:	cmp	w0, #0x66
  404ed8:	b.ne	405188 <printf@plt+0x3c78>  // b.any
  404edc:	ldr	x0, [sp, #112]
  404ee0:	bl	401b00 <printf@plt+0x5f0>
  404ee4:	mov	w20, w0
  404ee8:	cmn	w0, #0x1
  404eec:	b.eq	405010 <printf@plt+0x3b00>  // b.none
  404ef0:	cmp	w0, #0x20
  404ef4:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  404ef8:	b.eq	404f3c <printf@plt+0x3a2c>  // b.none
  404efc:	ldr	w0, [x28]
  404f00:	cbnz	w0, 404f3c <printf@plt+0x3a2c>
  404f04:	ldr	x1, [sp, #152]
  404f08:	add	x0, sp, #0xa0
  404f0c:	bl	411130 <_ZdlPvm@@Base+0x4f8>
  404f10:	ldp	w1, w0, [sp, #168]
  404f14:	and	w20, w20, #0xff
  404f18:	cmp	w1, w0
  404f1c:	b.ge	40506c <printf@plt+0x3b5c>  // b.tcont
  404f20:	ldr	x2, [sp, #160]
  404f24:	add	w0, w1, #0x1
  404f28:	str	w0, [sp, #168]
  404f2c:	ldr	x0, [sp, #112]
  404f30:	strb	w20, [x2, w1, sxtw]
  404f34:	bl	401b00 <printf@plt+0x5f0>
  404f38:	b	404d40 <printf@plt+0x3830>
  404f3c:	add	x0, sp, #0xb0
  404f40:	bl	410d80 <_ZdlPvm@@Base+0x148>
  404f44:	ldr	x1, [sp, #152]
  404f48:	add	x0, sp, #0xa0
  404f4c:	bl	411130 <_ZdlPvm@@Base+0x4f8>
  404f50:	b	404f80 <printf@plt+0x3a70>
  404f54:	ldr	x1, [sp, #176]
  404f58:	add	w2, w0, #0x1
  404f5c:	str	w2, [sp, #184]
  404f60:	cmp	w20, #0xa
  404f64:	strb	w26, [x1, w0, sxtw]
  404f68:	b.eq	404fb4 <printf@plt+0x3aa4>  // b.none
  404f6c:	ldr	x0, [sp, #112]
  404f70:	bl	401b00 <printf@plt+0x5f0>
  404f74:	mov	w20, w0
  404f78:	cmn	w0, #0x1
  404f7c:	b.eq	404fb4 <printf@plt+0x3aa4>  // b.none
  404f80:	ldp	w0, w1, [sp, #184]
  404f84:	and	w26, w20, #0xff
  404f88:	cmp	w0, w1
  404f8c:	b.lt	404f54 <printf@plt+0x3a44>  // b.tstop
  404f90:	add	x0, sp, #0xb0
  404f94:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  404f98:	ldr	w0, [sp, #184]
  404f9c:	cmp	w20, #0xa
  404fa0:	ldr	x1, [sp, #176]
  404fa4:	add	w2, w0, #0x1
  404fa8:	str	w2, [sp, #184]
  404fac:	strb	w26, [x1, w0, sxtw]
  404fb0:	b.ne	404f6c <printf@plt+0x3a5c>  // b.any
  404fb4:	ldp	w0, w1, [sp, #184]
  404fb8:	cmp	w0, w1
  404fbc:	b.ge	40507c <printf@plt+0x3b6c>  // b.tcont
  404fc0:	ldr	x1, [sp, #176]
  404fc4:	add	w2, w0, #0x1
  404fc8:	str	w2, [sp, #184]
  404fcc:	strb	wzr, [x1, w0, sxtw]
  404fd0:	ldr	x0, [sp, #176]
  404fd4:	bl	4109f8 <printf@plt+0xf4e8>
  404fd8:	ldr	w1, [sp, #184]
  404fdc:	add	x0, sp, #0xb0
  404fe0:	sub	w1, w1, #0x1
  404fe4:	bl	411550 <_ZdlPvm@@Base+0x918>
  404fe8:	add	x1, sp, #0xb0
  404fec:	add	x0, sp, #0xa0
  404ff0:	bl	4111b0 <_ZdlPvm@@Base+0x578>
  404ff4:	add	x0, sp, #0xb0
  404ff8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  404ffc:	ldr	x0, [sp, #112]
  405000:	bl	401b00 <printf@plt+0x5f0>
  405004:	mov	w20, w0
  405008:	cmn	w0, #0x1
  40500c:	b.ne	404d00 <printf@plt+0x37f0>  // b.any
  405010:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  405014:	add	x3, x3, #0x58
  405018:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40501c:	mov	x2, x3
  405020:	mov	x1, x3
  405024:	add	x0, x0, #0x1c0
  405028:	bl	40fa98 <printf@plt+0xe588>
  40502c:	add	x0, sp, #0xa0
  405030:	bl	410f48 <_ZdlPvm@@Base+0x310>
  405034:	mov	x0, x24
  405038:	bl	407ea8 <printf@plt+0x6998>
  40503c:	mov	x0, x24
  405040:	mov	x1, #0x88                  	// #136
  405044:	mov	x24, #0x0                   	// #0
  405048:	bl	410c38 <_ZdlPvm@@Base>
  40504c:	mov	x0, x24
  405050:	ldp	x19, x20, [sp, #16]
  405054:	ldp	x21, x22, [sp, #32]
  405058:	ldp	x23, x24, [sp, #48]
  40505c:	ldp	x25, x26, [sp, #64]
  405060:	ldp	x27, x28, [sp, #80]
  405064:	ldp	x29, x30, [sp], #192
  405068:	ret
  40506c:	add	x0, sp, #0xa0
  405070:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  405074:	ldr	w1, [sp, #168]
  405078:	b	404f20 <printf@plt+0x3a10>
  40507c:	add	x0, sp, #0xb0
  405080:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  405084:	ldr	w0, [sp, #184]
  405088:	b	404fc0 <printf@plt+0x3ab0>
  40508c:	add	x0, sp, #0xa0
  405090:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  405094:	ldr	w0, [sp, #168]
  405098:	b	404d20 <printf@plt+0x3810>
  40509c:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4050a0:	add	x3, x3, #0x58
  4050a4:	mov	x2, x3
  4050a8:	mov	x1, x3
  4050ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4050b0:	add	x0, x0, #0x1b0
  4050b4:	bl	40fa98 <printf@plt+0xe588>
  4050b8:	b	405034 <printf@plt+0x3b24>
  4050bc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  4050c0:	mov	w0, #0x62                  	// #98
  4050c4:	add	x1, x1, #0x9e8
  4050c8:	bl	40f1f8 <printf@plt+0xdce8>
  4050cc:	ldr	x0, [sp, #176]
  4050d0:	mov	w19, #0x0                   	// #0
  4050d4:	ldrb	w1, [x0, #2]
  4050d8:	cmp	w1, #0x66
  4050dc:	b.eq	404c80 <printf@plt+0x3770>  // b.none
  4050e0:	add	x0, sp, #0xb0
  4050e4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4050e8:	cbnz	w19, 405034 <printf@plt+0x3b24>
  4050ec:	b	404540 <printf@plt+0x3030>
  4050f0:	ldr	x0, [sp, #112]
  4050f4:	bl	401b00 <printf@plt+0x5f0>
  4050f8:	mov	w20, w0
  4050fc:	cmn	w0, #0x1
  405100:	b.ne	404cf8 <printf@plt+0x37e8>  // b.any
  405104:	b	405010 <printf@plt+0x3b00>
  405108:	add	x0, sp, #0xb0
  40510c:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  405110:	ldr	w1, [sp, #184]
  405114:	ldr	x0, [sp, #176]
  405118:	b	404c8c <printf@plt+0x377c>
  40511c:	ldp	w0, w1, [sp, #168]
  405120:	cmp	w0, w1
  405124:	b.ge	4051b8 <printf@plt+0x3ca8>  // b.tcont
  405128:	ldr	x1, [sp, #160]
  40512c:	add	w2, w0, #0x1
  405130:	str	w2, [sp, #168]
  405134:	mov	w2, #0x2e                  	// #46
  405138:	strb	w2, [x1, w0, sxtw]
  40513c:	and	w28, w20, #0xff
  405140:	ldp	w0, w1, [sp, #168]
  405144:	cmp	w0, w1
  405148:	b.ge	4051a8 <printf@plt+0x3c98>  // b.tcont
  40514c:	ldr	x1, [sp, #160]
  405150:	cmp	w20, #0xa
  405154:	add	w2, w0, #0x1
  405158:	str	w2, [sp, #168]
  40515c:	cset	w26, ne  // ne = any
  405160:	strb	w28, [x1, w0, sxtw]
  405164:	b	404ce0 <printf@plt+0x37d0>
  405168:	ldp	w0, w1, [sp, #168]
  40516c:	cmp	w0, w1
  405170:	b.ge	4051c8 <printf@plt+0x3cb8>  // b.tcont
  405174:	add	w2, w0, #0x1
  405178:	str	w2, [sp, #168]
  40517c:	mov	w2, #0x54                  	// #84
  405180:	ldr	x1, [sp, #160]
  405184:	b	405138 <printf@plt+0x3c28>
  405188:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40518c:	add	x0, sp, #0xa0
  405190:	add	x1, x1, #0x178
  405194:	bl	411130 <_ZdlPvm@@Base+0x4f8>
  405198:	ldp	w0, w1, [sp, #168]
  40519c:	and	w28, w20, #0xff
  4051a0:	cmp	w0, w1
  4051a4:	b.lt	40514c <printf@plt+0x3c3c>  // b.tstop
  4051a8:	add	x0, sp, #0xa0
  4051ac:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  4051b0:	ldr	w0, [sp, #168]
  4051b4:	b	40514c <printf@plt+0x3c3c>
  4051b8:	add	x0, sp, #0xa0
  4051bc:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  4051c0:	ldr	w0, [sp, #168]
  4051c4:	b	405128 <printf@plt+0x3c18>
  4051c8:	add	x0, sp, #0xa0
  4051cc:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  4051d0:	ldr	w0, [sp, #168]
  4051d4:	b	405174 <printf@plt+0x3c64>
  4051d8:	ldr	w1, [sp, #120]
  4051dc:	ldr	x0, [x27, #40]
  4051e0:	sbfiz	x1, x1, #3, #32
  4051e4:	str	x1, [sp, #104]
  4051e8:	ldr	x22, [x0, x1]
  4051ec:	b	4046f8 <printf@plt+0x31e8>
  4051f0:	cmp	w1, #0x2
  4051f4:	b.le	405208 <printf@plt+0x3cf8>
  4051f8:	ldr	x0, [sp, #176]
  4051fc:	ldrb	w1, [x0]
  405200:	cmp	w1, #0x2e
  405204:	b.eq	405214 <printf@plt+0x3d04>  // b.none
  405208:	add	x0, sp, #0xb0
  40520c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  405210:	b	405034 <printf@plt+0x3b24>
  405214:	ldrb	w1, [x0, #1]
  405218:	cmp	w1, #0x6c
  40521c:	b.ne	405208 <printf@plt+0x3cf8>  // b.any
  405220:	ldrb	w1, [x0, #2]
  405224:	cmp	w1, #0x66
  405228:	b.ne	405208 <printf@plt+0x3cf8>  // b.any
  40522c:	mov	w19, #0x1                   	// #1
  405230:	b	404c80 <printf@plt+0x3770>
  405234:	mov	x19, x0
  405238:	add	x0, sp, #0xa0
  40523c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  405240:	mov	x0, x19
  405244:	bl	4014b0 <_Unwind_Resume@plt>
  405248:	mov	x19, x0
  40524c:	add	x0, sp, #0xb0
  405250:	bl	410f48 <_ZdlPvm@@Base+0x310>
  405254:	mov	x0, x19
  405258:	bl	4014b0 <_Unwind_Resume@plt>
  40525c:	mov	x1, #0x88                  	// #136
  405260:	mov	x19, x0
  405264:	mov	x0, x24
  405268:	bl	410c38 <_ZdlPvm@@Base>
  40526c:	mov	x0, x19
  405270:	bl	4014b0 <_Unwind_Resume@plt>
  405274:	mov	x19, x0
  405278:	add	x0, sp, #0xb0
  40527c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  405280:	b	405238 <printf@plt+0x3d28>
  405284:	b	405274 <printf@plt+0x3d64>
  405288:	stp	x29, x30, [sp, #-48]!
  40528c:	mov	x29, sp
  405290:	stp	x19, x20, [sp, #16]
  405294:	mov	x19, x0
  405298:	stp	x21, x22, [sp, #32]
  40529c:	bl	401ef8 <printf@plt+0x9e8>
  4052a0:	mov	x20, x0
  4052a4:	cbz	x0, 405350 <printf@plt+0x3e40>
  4052a8:	mov	x1, x0
  4052ac:	mov	x2, #0x0                   	// #0
  4052b0:	mov	x0, x19
  4052b4:	bl	403680 <printf@plt+0x2170>
  4052b8:	mov	x21, x0
  4052bc:	cbz	x0, 405350 <printf@plt+0x3e40>
  4052c0:	mov	x1, x0
  4052c4:	mov	x2, x20
  4052c8:	mov	x0, x19
  4052cc:	bl	4044b8 <printf@plt+0x2fa8>
  4052d0:	mov	x22, x0
  4052d4:	cbz	x0, 405354 <printf@plt+0x3e44>
  4052d8:	bl	40ed40 <printf@plt+0xd830>
  4052dc:	mov	x0, x22
  4052e0:	bl	407ea8 <printf@plt+0x6998>
  4052e4:	mov	x0, x22
  4052e8:	mov	x1, #0x88                  	// #136
  4052ec:	bl	410c38 <_ZdlPvm@@Base>
  4052f0:	mov	x0, x20
  4052f4:	mov	x1, #0xc                   	// #12
  4052f8:	bl	410c38 <_ZdlPvm@@Base>
  4052fc:	cbz	x21, 405314 <printf@plt+0x3e04>
  405300:	mov	x0, x21
  405304:	bl	4032d0 <printf@plt+0x1dc0>
  405308:	mov	x0, x21
  40530c:	mov	x1, #0x38                  	// #56
  405310:	bl	410c38 <_ZdlPvm@@Base>
  405314:	ldr	w0, [x19, #24]
  405318:	cbnz	w0, 405328 <printf@plt+0x3e18>
  40531c:	ldr	w0, [x19, #8]
  405320:	cmp	w0, #0x9
  405324:	b.eq	405388 <printf@plt+0x3e78>  // b.none
  405328:	ldp	x19, x20, [sp, #16]
  40532c:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  405330:	ldp	x21, x22, [sp, #32]
  405334:	add	x3, x3, #0x58
  405338:	ldp	x29, x30, [sp], #48
  40533c:	mov	x2, x3
  405340:	mov	x1, x3
  405344:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  405348:	add	x0, x0, #0x200
  40534c:	b	40fa98 <printf@plt+0xe588>
  405350:	mov	x21, #0x0                   	// #0
  405354:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  405358:	add	x3, x3, #0x58
  40535c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  405360:	mov	x2, x3
  405364:	mov	x1, x3
  405368:	add	x0, x0, #0x1e8
  40536c:	bl	40fa98 <printf@plt+0xe588>
  405370:	mov	x0, x19
  405374:	bl	401b00 <printf@plt+0x5f0>
  405378:	cmn	w0, #0x1
  40537c:	b.ne	405370 <printf@plt+0x3e60>  // b.any
  405380:	cbz	x20, 4052fc <printf@plt+0x3dec>
  405384:	b	4052f0 <printf@plt+0x3de0>
  405388:	ldp	x19, x20, [sp, #16]
  40538c:	ldp	x21, x22, [sp, #32]
  405390:	ldp	x29, x30, [sp], #48
  405394:	ret
  405398:	stp	x29, x30, [sp, #-128]!
  40539c:	mov	x29, sp
  4053a0:	stp	x19, x20, [sp, #16]
  4053a4:	mov	x20, x0
  4053a8:	bl	401370 <getc@plt>
  4053ac:	cmn	w0, #0x1
  4053b0:	b.eq	405440 <printf@plt+0x3f30>  // b.none
  4053b4:	stp	x21, x22, [sp, #32]
  4053b8:	adrp	x21, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4053bc:	add	x22, sp, #0x70
  4053c0:	add	x21, x21, #0xe4
  4053c4:	stp	x23, x24, [sp, #48]
  4053c8:	stp	x25, x26, [sp, #64]
  4053cc:	str	x27, [sp, #80]
  4053d0:	cmp	w0, #0x2e
  4053d4:	adrp	x24, 42a000 <_Znam@GLIBCXX_3.4>
  4053d8:	b.eq	4054d8 <printf@plt+0x3fc8>  // b.none
  4053dc:	adrp	x25, 42a000 <_Znam@GLIBCXX_3.4>
  4053e0:	cmp	w0, #0xa
  4053e4:	add	x23, x25, #0x1b0
  4053e8:	ldr	x1, [x25, #432]
  4053ec:	b.eq	405410 <printf@plt+0x3f00>  // b.none
  4053f0:	bl	4012d0 <putc@plt>
  4053f4:	mov	x0, x20
  4053f8:	bl	401370 <getc@plt>
  4053fc:	cmn	w0, #0x1
  405400:	b.eq	405538 <printf@plt+0x4028>  // b.none
  405404:	cmp	w0, #0xa
  405408:	ldr	x1, [x23]
  40540c:	b.ne	4053f0 <printf@plt+0x3ee0>  // b.any
  405410:	ldr	w2, [x21]
  405414:	add	w2, w2, #0x1
  405418:	str	w2, [x21]
  40541c:	bl	4012d0 <putc@plt>
  405420:	mov	x0, x20
  405424:	bl	401370 <getc@plt>
  405428:	cmn	w0, #0x1
  40542c:	b.ne	4053d0 <printf@plt+0x3ec0>  // b.any
  405430:	ldp	x21, x22, [sp, #32]
  405434:	ldp	x23, x24, [sp, #48]
  405438:	ldp	x25, x26, [sp, #64]
  40543c:	ldr	x27, [sp, #80]
  405440:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405444:	ldr	x0, [x0, #424]
  405448:	cmp	x0, x20
  40544c:	b.eq	405458 <printf@plt+0x3f48>  // b.none
  405450:	mov	x0, x20
  405454:	bl	4012e0 <fclose@plt>
  405458:	ldp	x19, x20, [sp, #16]
  40545c:	ldp	x29, x30, [sp], #128
  405460:	ret
  405464:	mov	x0, x20
  405468:	bl	401370 <getc@plt>
  40546c:	mov	w19, w0
  405470:	cmn	w0, #0x1
  405474:	b.eq	4058e0 <printf@plt+0x43d0>  // b.none
  405478:	cmp	w0, #0x66
  40547c:	b.eq	4056c8 <printf@plt+0x41b8>  // b.none
  405480:	ldr	x1, [x24, #432]
  405484:	mov	w0, #0x2e                  	// #46
  405488:	add	x23, x24, #0x1b0
  40548c:	adrp	x25, 42a000 <_Znam@GLIBCXX_3.4>
  405490:	bl	4012d0 <putc@plt>
  405494:	ldr	x1, [x24, #432]
  405498:	mov	w0, w26
  40549c:	bl	4012d0 <putc@plt>
  4054a0:	ldr	x1, [x24, #432]
  4054a4:	mov	w0, w19
  4054a8:	bl	4012d0 <putc@plt>
  4054ac:	cmp	w19, #0xa
  4054b0:	b.ne	4053f4 <printf@plt+0x3ee4>  // b.any
  4054b4:	ldr	w1, [x21]
  4054b8:	mov	x0, x20
  4054bc:	add	w1, w1, #0x1
  4054c0:	str	w1, [x21]
  4054c4:	bl	401370 <getc@plt>
  4054c8:	cmn	w0, #0x1
  4054cc:	b.eq	405430 <printf@plt+0x3f20>  // b.none
  4054d0:	cmp	w0, #0x2e
  4054d4:	b.ne	4053dc <printf@plt+0x3ecc>  // b.any
  4054d8:	mov	x0, x20
  4054dc:	bl	401370 <getc@plt>
  4054e0:	mov	w26, w0
  4054e4:	cmn	w0, #0x1
  4054e8:	b.eq	4058a0 <printf@plt+0x4390>  // b.none
  4054ec:	cmp	w0, #0x54
  4054f0:	b.eq	405568 <printf@plt+0x4058>  // b.none
  4054f4:	cmp	w0, #0x6c
  4054f8:	b.eq	405464 <printf@plt+0x3f54>  // b.none
  4054fc:	ldr	x1, [x24, #432]
  405500:	mov	w0, #0x2e                  	// #46
  405504:	add	x23, x24, #0x1b0
  405508:	adrp	x25, 42a000 <_Znam@GLIBCXX_3.4>
  40550c:	bl	4012d0 <putc@plt>
  405510:	ldr	x1, [x24, #432]
  405514:	mov	w0, w26
  405518:	bl	4012d0 <putc@plt>
  40551c:	cmp	w26, #0xa
  405520:	b.eq	4054b4 <printf@plt+0x3fa4>  // b.none
  405524:	mov	x0, x20
  405528:	bl	401370 <getc@plt>
  40552c:	cmn	w0, #0x1
  405530:	b.ne	405404 <printf@plt+0x3ef4>  // b.any
  405534:	nop
  405538:	ldr	x1, [x25, #432]
  40553c:	mov	w0, #0xa                   	// #10
  405540:	bl	4012d0 <putc@plt>
  405544:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  405548:	ldp	x21, x22, [sp, #32]
  40554c:	ldr	x0, [x0, #424]
  405550:	ldp	x23, x24, [sp, #48]
  405554:	cmp	x0, x20
  405558:	ldp	x25, x26, [sp, #64]
  40555c:	ldr	x27, [sp, #80]
  405560:	b.ne	405450 <printf@plt+0x3f40>  // b.any
  405564:	b	405458 <printf@plt+0x3f48>
  405568:	mov	x0, x20
  40556c:	bl	401370 <getc@plt>
  405570:	mov	w27, w0
  405574:	cmn	w0, #0x1
  405578:	b.eq	4058f4 <printf@plt+0x43e4>  // b.none
  40557c:	cmp	w0, #0x53
  405580:	b.eq	4055bc <printf@plt+0x40ac>  // b.none
  405584:	ldr	x1, [x24, #432]
  405588:	mov	w0, #0x2e                  	// #46
  40558c:	add	x23, x24, #0x1b0
  405590:	adrp	x25, 42a000 <_Znam@GLIBCXX_3.4>
  405594:	bl	4012d0 <putc@plt>
  405598:	ldr	x1, [x24, #432]
  40559c:	mov	w0, w26
  4055a0:	bl	4012d0 <putc@plt>
  4055a4:	ldr	x1, [x24, #432]
  4055a8:	mov	w0, w27
  4055ac:	bl	4012d0 <putc@plt>
  4055b0:	cmp	w27, #0xa
  4055b4:	b.ne	4053f4 <printf@plt+0x3ee4>  // b.any
  4055b8:	b	4054b4 <printf@plt+0x3fa4>
  4055bc:	mov	x0, x20
  4055c0:	bl	401370 <getc@plt>
  4055c4:	mov	w19, w0
  4055c8:	cmn	w0, #0x1
  4055cc:	b.eq	405908 <printf@plt+0x43f8>  // b.none
  4055d0:	cmp	w0, #0x20
  4055d4:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4055d8:	b.eq	405818 <printf@plt+0x4308>  // b.none
  4055dc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4055e0:	ldr	w0, [x0, #456]
  4055e4:	cbnz	w0, 405618 <printf@plt+0x4108>
  4055e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4055ec:	add	x0, x0, #0x248
  4055f0:	adrp	x25, 42a000 <_Znam@GLIBCXX_3.4>
  4055f4:	mov	x2, #0x3                   	// #3
  4055f8:	ldr	x3, [x25, #432]
  4055fc:	mov	x1, #0x1                   	// #1
  405600:	add	x23, x25, #0x1b0
  405604:	bl	4014a0 <fwrite@plt>
  405608:	ldr	x1, [x25, #432]
  40560c:	mov	w0, w19
  405610:	bl	4012d0 <putc@plt>
  405614:	b	4053f4 <printf@plt+0x3ee4>
  405618:	ldr	x1, [x24, #432]
  40561c:	mov	w0, #0x2e                  	// #46
  405620:	add	x23, x24, #0x1b0
  405624:	bl	4012d0 <putc@plt>
  405628:	ldr	x1, [x24, #432]
  40562c:	mov	w0, w26
  405630:	bl	4012d0 <putc@plt>
  405634:	ldr	x1, [x24, #432]
  405638:	mov	w0, w27
  40563c:	bl	4012d0 <putc@plt>
  405640:	b	40564c <printf@plt+0x413c>
  405644:	cmn	w19, #0x1
  405648:	b.eq	4057d0 <printf@plt+0x42c0>  // b.none
  40564c:	ldr	x1, [x23]
  405650:	mov	w0, w19
  405654:	bl	4012d0 <putc@plt>
  405658:	mov	x0, x20
  40565c:	bl	401370 <getc@plt>
  405660:	mov	w19, w0
  405664:	cmp	w0, #0xa
  405668:	b.ne	405644 <printf@plt+0x4134>  // b.any
  40566c:	ldr	x1, [x23]
  405670:	mov	w0, #0xa                   	// #10
  405674:	bl	4012d0 <putc@plt>
  405678:	str	x20, [sp, #96]
  40567c:	ldr	w1, [x21]
  405680:	mov	x0, x22
  405684:	str	wzr, [sp, #104]
  405688:	add	w1, w1, #0x1
  40568c:	str	w1, [x21]
  405690:	bl	410d80 <_ZdlPvm@@Base+0x148>
  405694:	add	x0, sp, #0x60
  405698:	bl	405288 <printf@plt+0x3d78>
  40569c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4056a0:	ldr	w1, [x21]
  4056a4:	ldr	x0, [x0, #112]
  4056a8:	bl	40cc78 <printf@plt+0xb768>
  4056ac:	ldr	w0, [sp, #120]
  4056b0:	cbnz	w0, 4056c0 <printf@plt+0x41b0>
  4056b4:	ldr	w0, [sp, #104]
  4056b8:	cmp	w0, #0x9
  4056bc:	b.eq	40584c <printf@plt+0x433c>  // b.none
  4056c0:	mov	x0, x22
  4056c4:	b	4057b8 <printf@plt+0x42a8>
  4056c8:	mov	x0, x20
  4056cc:	bl	401370 <getc@plt>
  4056d0:	mov	w19, w0
  4056d4:	cmn	w0, #0x1
  4056d8:	b.eq	40591c <printf@plt+0x440c>  // b.none
  4056dc:	cmp	w0, #0x20
  4056e0:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  4056e4:	b.eq	405708 <printf@plt+0x41f8>  // b.none
  4056e8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4056ec:	ldr	w0, [x0, #456]
  4056f0:	cbnz	w0, 405708 <printf@plt+0x41f8>
  4056f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4056f8:	adrp	x25, 42a000 <_Znam@GLIBCXX_3.4>
  4056fc:	add	x0, x0, #0x180
  405700:	mov	x2, #0x3                   	// #3
  405704:	b	4055f8 <printf@plt+0x40e8>
  405708:	add	x0, sp, #0x60
  40570c:	bl	410d80 <_ZdlPvm@@Base+0x148>
  405710:	b	405740 <printf@plt+0x4230>
  405714:	ldr	x0, [sp, #96]
  405718:	add	w2, w1, #0x1
  40571c:	str	w2, [sp, #104]
  405720:	cmp	w19, #0xa
  405724:	strb	w23, [x0, w1, sxtw]
  405728:	b.eq	405774 <printf@plt+0x4264>  // b.none
  40572c:	mov	x0, x20
  405730:	bl	401370 <getc@plt>
  405734:	mov	w19, w0
  405738:	cmn	w0, #0x1
  40573c:	b.eq	405780 <printf@plt+0x4270>  // b.none
  405740:	ldp	w1, w0, [sp, #104]
  405744:	and	w23, w19, #0xff
  405748:	cmp	w1, w0
  40574c:	b.lt	405714 <printf@plt+0x4204>  // b.tstop
  405750:	add	x0, sp, #0x60
  405754:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  405758:	ldr	w1, [sp, #104]
  40575c:	cmp	w19, #0xa
  405760:	ldr	x0, [sp, #96]
  405764:	add	w2, w1, #0x1
  405768:	str	w2, [sp, #104]
  40576c:	strb	w23, [x0, w1, sxtw]
  405770:	b.ne	40572c <printf@plt+0x421c>  // b.any
  405774:	ldr	w0, [x21]
  405778:	add	w0, w0, #0x1
  40577c:	str	w0, [x21]
  405780:	ldp	w0, w1, [sp, #104]
  405784:	cmp	w0, w1
  405788:	b.ge	405808 <printf@plt+0x42f8>  // b.tcont
  40578c:	ldr	x1, [sp, #96]
  405790:	add	w2, w0, #0x1
  405794:	str	w2, [sp, #104]
  405798:	strb	wzr, [x1, w0, sxtw]
  40579c:	ldr	x0, [sp, #96]
  4057a0:	bl	4109f8 <printf@plt+0xf4e8>
  4057a4:	ldr	x1, [sp, #96]
  4057a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4057ac:	add	x0, x0, #0x250
  4057b0:	bl	401510 <printf@plt>
  4057b4:	add	x0, sp, #0x60
  4057b8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4057bc:	mov	x0, x20
  4057c0:	bl	401370 <getc@plt>
  4057c4:	cmn	w0, #0x1
  4057c8:	b.ne	4054d0 <printf@plt+0x3fc0>  // b.any
  4057cc:	b	405430 <printf@plt+0x3f20>
  4057d0:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4057d4:	add	x3, x3, #0x58
  4057d8:	mov	x2, x3
  4057dc:	mov	x1, x3
  4057e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4057e4:	add	x0, x0, #0x218
  4057e8:	bl	40fa98 <printf@plt+0xe588>
  4057ec:	ldp	x19, x20, [sp, #16]
  4057f0:	ldp	x21, x22, [sp, #32]
  4057f4:	ldp	x23, x24, [sp, #48]
  4057f8:	ldp	x25, x26, [sp, #64]
  4057fc:	ldr	x27, [sp, #80]
  405800:	ldp	x29, x30, [sp], #128
  405804:	ret
  405808:	add	x0, sp, #0x60
  40580c:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  405810:	ldr	w0, [sp, #104]
  405814:	b	40578c <printf@plt+0x427c>
  405818:	ldr	x1, [x24, #432]
  40581c:	mov	w0, #0x2e                  	// #46
  405820:	add	x23, x24, #0x1b0
  405824:	bl	4012d0 <putc@plt>
  405828:	ldr	x1, [x24, #432]
  40582c:	mov	w0, w26
  405830:	bl	4012d0 <putc@plt>
  405834:	ldr	x1, [x24, #432]
  405838:	mov	w0, w27
  40583c:	bl	4012d0 <putc@plt>
  405840:	cmp	w19, #0xa
  405844:	b.ne	40564c <printf@plt+0x413c>  // b.any
  405848:	b	40566c <printf@plt+0x415c>
  40584c:	ldr	x3, [x23]
  405850:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  405854:	mov	x2, #0x3                   	// #3
  405858:	add	x0, x0, #0x240
  40585c:	mov	x1, #0x1                   	// #1
  405860:	bl	4014a0 <fwrite@plt>
  405864:	b	405874 <printf@plt+0x4364>
  405868:	cmn	w0, #0x1
  40586c:	b.eq	405930 <printf@plt+0x4420>  // b.none
  405870:	bl	4012d0 <putc@plt>
  405874:	mov	x0, x20
  405878:	bl	401370 <getc@plt>
  40587c:	cmp	w0, #0xa
  405880:	ldr	x1, [x23]
  405884:	b.ne	405868 <printf@plt+0x4358>  // b.any
  405888:	bl	4012d0 <putc@plt>
  40588c:	ldr	w0, [x21]
  405890:	add	w0, w0, #0x1
  405894:	str	w0, [x21]
  405898:	mov	x0, x22
  40589c:	b	4057b8 <printf@plt+0x42a8>
  4058a0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4058a4:	add	x0, x0, #0xf00
  4058a8:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  4058ac:	mov	x2, #0x2                   	// #2
  4058b0:	ldr	x3, [x1, #432]
  4058b4:	mov	x1, #0x1                   	// #1
  4058b8:	bl	4014a0 <fwrite@plt>
  4058bc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4058c0:	ldp	x21, x22, [sp, #32]
  4058c4:	ldr	x0, [x0, #424]
  4058c8:	ldp	x23, x24, [sp, #48]
  4058cc:	cmp	x0, x20
  4058d0:	ldp	x25, x26, [sp, #64]
  4058d4:	ldr	x27, [sp, #80]
  4058d8:	b.ne	405450 <printf@plt+0x3f40>  // b.any
  4058dc:	b	405458 <printf@plt+0x3f48>
  4058e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4058e4:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  4058e8:	add	x0, x0, #0x258
  4058ec:	mov	x2, #0x3                   	// #3
  4058f0:	b	4058b0 <printf@plt+0x43a0>
  4058f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4058f8:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  4058fc:	add	x0, x0, #0x260
  405900:	mov	x2, #0x3                   	// #3
  405904:	b	4058b0 <printf@plt+0x43a0>
  405908:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40590c:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  405910:	add	x0, x0, #0x270
  405914:	mov	x2, #0x4                   	// #4
  405918:	b	4058b0 <printf@plt+0x43a0>
  40591c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  405920:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  405924:	add	x0, x0, #0x268
  405928:	mov	x2, #0x4                   	// #4
  40592c:	b	4058b0 <printf@plt+0x43a0>
  405930:	mov	w0, #0xa                   	// #10
  405934:	bl	4012d0 <putc@plt>
  405938:	add	x0, sp, #0x70
  40593c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  405940:	ldp	x21, x22, [sp, #32]
  405944:	ldp	x23, x24, [sp, #48]
  405948:	ldp	x25, x26, [sp, #64]
  40594c:	ldr	x27, [sp, #80]
  405950:	b	405458 <printf@plt+0x3f48>
  405954:	mov	x19, x0
  405958:	add	x0, sp, #0x60
  40595c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  405960:	mov	x0, x19
  405964:	bl	4014b0 <_Unwind_Resume@plt>
  405968:	mov	x19, x0
  40596c:	add	x0, sp, #0x70
  405970:	bl	410f48 <_ZdlPvm@@Base+0x310>
  405974:	mov	x0, x19
  405978:	bl	4014b0 <_Unwind_Resume@plt>
  40597c:	nop
  405980:	mov	w0, #0x0                   	// #0
  405984:	ret
  405988:	ret
  40598c:	nop
  405990:	mov	x0, #0x0                   	// #0
  405994:	ret
  405998:	mov	x0, #0x0                   	// #0
  40599c:	ret
  4059a0:	mov	x0, #0x0                   	// #0
  4059a4:	ret
  4059a8:	mov	w0, #0xffffffff            	// #-1
  4059ac:	ret
  4059b0:	ret
  4059b4:	nop
  4059b8:	ret
  4059bc:	nop
  4059c0:	mov	w0, #0x0                   	// #0
  4059c4:	ret
  4059c8:	cmp	w1, #0x0
  4059cc:	cset	w1, eq  // eq = none
  4059d0:	add	w1, w1, #0x1
  4059d4:	strb	w1, [x0, #64]
  4059d8:	ret
  4059dc:	nop
  4059e0:	cmp	w1, #0x0
  4059e4:	cset	w1, eq  // eq = none
  4059e8:	add	w1, w1, #0x1
  4059ec:	strb	w1, [x0, #65]
  4059f0:	ret
  4059f4:	nop
  4059f8:	mov	w0, #0x1                   	// #1
  4059fc:	ret
  405a00:	ret
  405a04:	nop
  405a08:	mov	w0, #0x2                   	// #2
  405a0c:	ret
  405a10:	ret
  405a14:	nop
  405a18:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  405a1c:	add	x1, x1, #0x28
  405a20:	str	x1, [x0], #24
  405a24:	b	410f48 <_ZdlPvm@@Base+0x310>
  405a28:	stp	x29, x30, [sp, #-32]!
  405a2c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  405a30:	add	x1, x1, #0x28
  405a34:	mov	x29, sp
  405a38:	str	x19, [sp, #16]
  405a3c:	mov	x19, x0
  405a40:	str	x1, [x0], #24
  405a44:	bl	410f48 <_ZdlPvm@@Base+0x310>
  405a48:	mov	x0, x19
  405a4c:	mov	x1, #0x38                  	// #56
  405a50:	ldr	x19, [sp, #16]
  405a54:	ldp	x29, x30, [sp], #32
  405a58:	b	410c38 <_ZdlPvm@@Base>
  405a5c:	nop
  405a60:	ldr	x0, [x0, #64]
  405a64:	b	401300 <free@plt>
  405a68:	stp	x29, x30, [sp, #-32]!
  405a6c:	mov	x29, sp
  405a70:	str	x19, [sp, #16]
  405a74:	mov	x19, x0
  405a78:	ldr	x0, [x0, #64]
  405a7c:	bl	401300 <free@plt>
  405a80:	mov	x0, x19
  405a84:	mov	x1, #0x48                  	// #72
  405a88:	ldr	x19, [sp, #16]
  405a8c:	ldp	x29, x30, [sp], #32
  405a90:	b	410c38 <_ZdlPvm@@Base>
  405a94:	nop
  405a98:	stp	x29, x30, [sp, #-64]!
  405a9c:	mov	x29, sp
  405aa0:	ldr	w2, [x0, #116]
  405aa4:	stp	x19, x20, [sp, #16]
  405aa8:	mov	x19, x0
  405aac:	mov	w20, w1
  405ab0:	stp	x21, x22, [sp, #32]
  405ab4:	cmp	w2, w1
  405ab8:	str	x23, [sp, #48]
  405abc:	b.gt	405b10 <printf@plt+0x4600>
  405ac0:	cbnz	w2, 405bec <printf@plt+0x46dc>
  405ac4:	cmp	w1, #0xf
  405ac8:	b.gt	405c84 <printf@plt+0x4774>
  405acc:	mov	w1, #0x10                  	// #16
  405ad0:	mov	x0, #0x10                  	// #16
  405ad4:	str	w1, [x19, #116]
  405ad8:	lsl	x0, x0, #3
  405adc:	bl	401250 <_Znam@plt>
  405ae0:	ldrsw	x1, [x19, #116]
  405ae4:	str	x0, [x19, #56]
  405ae8:	mov	x0, #0xfffffffffffffff     	// #1152921504606846975
  405aec:	cmp	x1, x0
  405af0:	b.hi	405c9c <printf@plt+0x478c>  // b.pmore
  405af4:	lsl	x0, x1, #3
  405af8:	bl	401250 <_Znam@plt>
  405afc:	str	x0, [x19, #64]
  405b00:	ldr	w0, [x19, #116]
  405b04:	cmp	w20, w0
  405b08:	b.ge	405c70 <printf@plt+0x4760>  // b.tcont
  405b0c:	nop
  405b10:	ldr	w1, [x19]
  405b14:	cmp	w20, w1
  405b18:	b.lt	405bcc <printf@plt+0x46bc>  // b.tstop
  405b1c:	ldr	w3, [x19, #4]
  405b20:	mov	x21, #0xfffffffffffffff     	// #1152921504606846975
  405b24:	nop
  405b28:	cmp	x21, w3, sxtw
  405b2c:	sxtw	x0, w3
  405b30:	b.cc	405c9c <printf@plt+0x478c>  // b.lo, b.ul, b.last
  405b34:	ldr	x23, [x19, #56]
  405b38:	sxtw	x22, w1
  405b3c:	lsl	x0, x0, #3
  405b40:	bl	401250 <_Znam@plt>
  405b44:	ldr	w1, [x19, #4]
  405b48:	str	x0, [x23, x22, lsl #3]
  405b4c:	cmp	w1, #0x0
  405b50:	b.le	405be0 <printf@plt+0x46d0>
  405b54:	ldrsw	x0, [x19]
  405b58:	mov	x2, #0x0                   	// #0
  405b5c:	ldr	x3, [x19, #56]
  405b60:	lsl	x22, x0, #3
  405b64:	ldr	x0, [x3, x0, lsl #3]
  405b68:	str	xzr, [x0, x2, lsl #3]
  405b6c:	add	x2, x2, #0x1
  405b70:	cmp	w1, w2
  405b74:	b.gt	405b68 <printf@plt+0x4658>
  405b78:	add	w0, w1, #0x1
  405b7c:	ldr	x23, [x19, #64]
  405b80:	sxtw	x0, w0
  405b84:	bl	401250 <_Znam@plt>
  405b88:	ldr	w3, [x19, #4]
  405b8c:	mov	x2, #0x0                   	// #0
  405b90:	str	x0, [x23, x22]
  405b94:	tbnz	w3, #31, 405bb8 <printf@plt+0x46a8>
  405b98:	ldrsw	x3, [x19]
  405b9c:	ldr	x0, [x19, #64]
  405ba0:	ldr	x0, [x0, x3, lsl #3]
  405ba4:	strb	wzr, [x0, x2]
  405ba8:	add	x2, x2, #0x1
  405bac:	ldr	w3, [x19, #4]
  405bb0:	cmp	w3, w2
  405bb4:	b.ge	405b98 <printf@plt+0x4688>  // b.tcont
  405bb8:	ldr	w1, [x19]
  405bbc:	add	w1, w1, #0x1
  405bc0:	str	w1, [x19]
  405bc4:	cmp	w20, w1
  405bc8:	b.ge	405b28 <printf@plt+0x4618>  // b.tcont
  405bcc:	ldp	x19, x20, [sp, #16]
  405bd0:	ldp	x21, x22, [sp, #32]
  405bd4:	ldr	x23, [sp, #48]
  405bd8:	ldp	x29, x30, [sp], #64
  405bdc:	ret
  405be0:	ldrsw	x22, [x19]
  405be4:	lsl	x22, x22, #3
  405be8:	b	405b78 <printf@plt+0x4668>
  405bec:	cmp	w1, w2, lsl #1
  405bf0:	lsl	w3, w2, #1
  405bf4:	ldr	x22, [x0, #56]
  405bf8:	b.ge	405c94 <printf@plt+0x4784>  // b.tcont
  405bfc:	str	w3, [x19, #116]
  405c00:	mov	x23, #0xfffffffffffffff     	// #1152921504606846975
  405c04:	sxtw	x0, w3
  405c08:	cmp	x23, w3, sxtw
  405c0c:	b.cc	405c9c <printf@plt+0x478c>  // b.lo, b.ul, b.last
  405c10:	sbfiz	x21, x2, #3, #32
  405c14:	lsl	x0, x0, #3
  405c18:	bl	401250 <_Znam@plt>
  405c1c:	str	x0, [x19, #56]
  405c20:	mov	x1, x22
  405c24:	mov	x2, x21
  405c28:	bl	401270 <memcpy@plt>
  405c2c:	mov	x0, x22
  405c30:	bl	4013e0 <_ZdaPv@plt>
  405c34:	ldrsw	x0, [x19, #116]
  405c38:	ldr	x22, [x19, #64]
  405c3c:	cmp	x0, x23
  405c40:	b.hi	405c9c <printf@plt+0x478c>  // b.pmore
  405c44:	lsl	x0, x0, #3
  405c48:	bl	401250 <_Znam@plt>
  405c4c:	mov	x2, x21
  405c50:	mov	x1, x22
  405c54:	str	x0, [x19, #64]
  405c58:	bl	401270 <memcpy@plt>
  405c5c:	mov	x0, x22
  405c60:	bl	4013e0 <_ZdaPv@plt>
  405c64:	ldr	w0, [x19, #116]
  405c68:	cmp	w20, w0
  405c6c:	b.lt	405b10 <printf@plt+0x4600>  // b.tstop
  405c70:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  405c74:	mov	w0, #0x559                 	// #1369
  405c78:	add	x1, x1, #0x5a0
  405c7c:	bl	40f1f8 <printf@plt+0xdce8>
  405c80:	b	405b10 <printf@plt+0x4600>
  405c84:	add	w0, w1, #0x1
  405c88:	str	w0, [x19, #116]
  405c8c:	sxtw	x0, w0
  405c90:	b	405ad8 <printf@plt+0x45c8>
  405c94:	add	w3, w1, #0x1
  405c98:	b	405bfc <printf@plt+0x46ec>
  405c9c:	bl	401420 <__cxa_throw_bad_array_new_length@plt>
  405ca0:	stp	x29, x30, [sp, #-80]!
  405ca4:	mov	x6, x0
  405ca8:	mov	x29, sp
  405cac:	stp	x25, x26, [sp, #64]
  405cb0:	mov	x26, x0
  405cb4:	ldrb	w0, [x6], #1
  405cb8:	cbz	w0, 405d38 <printf@plt+0x4828>
  405cbc:	adrp	x25, 412000 <_ZdlPvm@@Base+0x13c8>
  405cc0:	add	x25, x25, #0x5a0
  405cc4:	stp	x19, x20, [sp, #16]
  405cc8:	mov	x20, x5
  405ccc:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  405cd0:	stp	x21, x22, [sp, #32]
  405cd4:	mov	x22, x3
  405cd8:	mov	x21, x4
  405cdc:	stp	x23, x24, [sp, #48]
  405ce0:	mov	x24, x1
  405ce4:	mov	x23, x2
  405ce8:	cmp	w0, #0x25
  405cec:	b.ne	405dd0 <printf@plt+0x48c0>  // b.any
  405cf0:	ldrb	w6, [x26, #1]
  405cf4:	add	x26, x26, #0x2
  405cf8:	cmp	w6, #0x33
  405cfc:	b.eq	405e18 <printf@plt+0x4908>  // b.none
  405d00:	b.hi	405d64 <printf@plt+0x4854>  // b.pmore
  405d04:	cmp	w6, #0x31
  405d08:	b.eq	405e44 <printf@plt+0x4934>  // b.none
  405d0c:	cmp	w6, #0x32
  405d10:	b.ne	405d44 <printf@plt+0x4834>  // b.any
  405d14:	ldr	w2, [x23, #8]
  405d18:	cbnz	w2, 405e70 <printf@plt+0x4960>
  405d1c:	nop
  405d20:	mov	x6, x26
  405d24:	ldrb	w0, [x6], #1
  405d28:	cbnz	w0, 405ce8 <printf@plt+0x47d8>
  405d2c:	ldp	x19, x20, [sp, #16]
  405d30:	ldp	x21, x22, [sp, #32]
  405d34:	ldp	x23, x24, [sp, #48]
  405d38:	ldp	x25, x26, [sp, #64]
  405d3c:	ldp	x29, x30, [sp], #80
  405d40:	ret
  405d44:	cmp	w6, #0x25
  405d48:	b.ne	405d80 <printf@plt+0x4870>  // b.any
  405d4c:	ldr	x1, [x19, #432]
  405d50:	bl	4012d0 <putc@plt>
  405d54:	mov	x6, x26
  405d58:	ldrb	w0, [x6], #1
  405d5c:	cbnz	w0, 405ce8 <printf@plt+0x47d8>
  405d60:	b	405d2c <printf@plt+0x481c>
  405d64:	cmp	w6, #0x35
  405d68:	b.eq	405dec <printf@plt+0x48dc>  // b.none
  405d6c:	b.ls	405d9c <printf@plt+0x488c>  // b.plast
  405d70:	sub	w6, w6, #0x36
  405d74:	and	w6, w6, #0xff
  405d78:	cmp	w6, #0x3
  405d7c:	b.ls	405d20 <printf@plt+0x4810>  // b.plast
  405d80:	mov	w0, #0xbc2                 	// #3010
  405d84:	mov	x1, x25
  405d88:	bl	40f1f8 <printf@plt+0xdce8>
  405d8c:	mov	x6, x26
  405d90:	ldrb	w0, [x6], #1
  405d94:	cbnz	w0, 405ce8 <printf@plt+0x47d8>
  405d98:	b	405d2c <printf@plt+0x481c>
  405d9c:	cmp	w6, #0x34
  405da0:	b.ne	405d80 <printf@plt+0x4870>  // b.any
  405da4:	ldr	w2, [x21, #8]
  405da8:	cbz	w2, 405d20 <printf@plt+0x4810>
  405dac:	ldr	x3, [x19, #432]
  405db0:	sxtw	x2, w2
  405db4:	ldr	x0, [x21]
  405db8:	mov	x1, #0x1                   	// #1
  405dbc:	bl	4014a0 <fwrite@plt>
  405dc0:	mov	x6, x26
  405dc4:	ldrb	w0, [x6], #1
  405dc8:	cbnz	w0, 405ce8 <printf@plt+0x47d8>
  405dcc:	b	405d2c <printf@plt+0x481c>
  405dd0:	ldr	x1, [x19, #432]
  405dd4:	mov	x26, x6
  405dd8:	bl	4012d0 <putc@plt>
  405ddc:	mov	x6, x26
  405de0:	ldrb	w0, [x6], #1
  405de4:	cbnz	w0, 405ce8 <printf@plt+0x47d8>
  405de8:	b	405d2c <printf@plt+0x481c>
  405dec:	ldr	w2, [x20, #8]
  405df0:	cbz	w2, 405d20 <printf@plt+0x4810>
  405df4:	ldr	x3, [x19, #432]
  405df8:	sxtw	x2, w2
  405dfc:	ldr	x0, [x20]
  405e00:	mov	x1, #0x1                   	// #1
  405e04:	bl	4014a0 <fwrite@plt>
  405e08:	mov	x6, x26
  405e0c:	ldrb	w0, [x6], #1
  405e10:	cbnz	w0, 405ce8 <printf@plt+0x47d8>
  405e14:	b	405d2c <printf@plt+0x481c>
  405e18:	ldr	w2, [x22, #8]
  405e1c:	cbz	w2, 405d20 <printf@plt+0x4810>
  405e20:	ldr	x3, [x19, #432]
  405e24:	sxtw	x2, w2
  405e28:	ldr	x0, [x22]
  405e2c:	mov	x1, #0x1                   	// #1
  405e30:	bl	4014a0 <fwrite@plt>
  405e34:	mov	x6, x26
  405e38:	ldrb	w0, [x6], #1
  405e3c:	cbnz	w0, 405ce8 <printf@plt+0x47d8>
  405e40:	b	405d2c <printf@plt+0x481c>
  405e44:	ldr	w2, [x24, #8]
  405e48:	cbz	w2, 405d20 <printf@plt+0x4810>
  405e4c:	ldr	x3, [x19, #432]
  405e50:	sxtw	x2, w2
  405e54:	ldr	x0, [x24]
  405e58:	mov	x1, #0x1                   	// #1
  405e5c:	bl	4014a0 <fwrite@plt>
  405e60:	mov	x6, x26
  405e64:	ldrb	w0, [x6], #1
  405e68:	cbnz	w0, 405ce8 <printf@plt+0x47d8>
  405e6c:	b	405d2c <printf@plt+0x481c>
  405e70:	ldr	x3, [x19, #432]
  405e74:	sxtw	x2, w2
  405e78:	ldr	x0, [x23]
  405e7c:	mov	x1, #0x1                   	// #1
  405e80:	bl	4014a0 <fwrite@plt>
  405e84:	mov	x6, x26
  405e88:	ldrb	w0, [x6], #1
  405e8c:	cbnz	w0, 405ce8 <printf@plt+0x47d8>
  405e90:	b	405d2c <printf@plt+0x481c>
  405e94:	nop
  405e98:	stp	x29, x30, [sp, #-64]!
  405e9c:	mov	x29, sp
  405ea0:	stp	x19, x20, [sp, #16]
  405ea4:	mov	x19, x0
  405ea8:	ldp	w2, w0, [x0, #32]
  405eac:	cmp	w2, w0
  405eb0:	b.eq	405ee0 <printf@plt+0x49d0>  // b.none
  405eb4:	ldr	x0, [x19, #56]
  405eb8:	ldr	w0, [x0, #40]
  405ebc:	cmp	w0, #0x1
  405ec0:	b.eq	405ff4 <printf@plt+0x4ae4>  // b.none
  405ec4:	cmp	w0, #0x2
  405ec8:	b.eq	405f98 <printf@plt+0x4a88>  // b.none
  405ecc:	cbz	w0, 405eec <printf@plt+0x49dc>
  405ed0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  405ed4:	mov	w0, #0x1a8                 	// #424
  405ed8:	add	x1, x1, #0x5a0
  405edc:	bl	40f1f8 <printf@plt+0xdce8>
  405ee0:	ldp	x19, x20, [sp, #16]
  405ee4:	ldp	x29, x30, [sp], #64
  405ee8:	ret
  405eec:	stp	x21, x22, [sp, #32]
  405ef0:	adrp	x22, 412000 <_ZdlPvm@@Base+0x13c8>
  405ef4:	adrp	x21, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  405ef8:	add	x22, x22, #0x5c0
  405efc:	add	x21, x21, #0x1e0
  405f00:	mov	x1, x22
  405f04:	add	x20, sp, #0x30
  405f08:	mov	x0, x21
  405f0c:	bl	401340 <sprintf@plt>
  405f10:	mov	x1, x21
  405f14:	mov	x0, x20
  405f18:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  405f1c:	add	x5, x21, #0x10
  405f20:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  405f24:	mov	x4, x5
  405f28:	mov	x3, x5
  405f2c:	mov	x2, x5
  405f30:	mov	x1, x20
  405f34:	add	x0, x0, #0x5c8
  405f38:	bl	405ca0 <printf@plt+0x4790>
  405f3c:	mov	x0, x20
  405f40:	bl	410f48 <_ZdlPvm@@Base+0x310>
  405f44:	ldr	w2, [x19, #32]
  405f48:	mov	x1, x22
  405f4c:	mov	x0, x21
  405f50:	bl	401340 <sprintf@plt>
  405f54:	mov	x1, x21
  405f58:	mov	x0, x20
  405f5c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  405f60:	add	x5, x21, #0x10
  405f64:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  405f68:	mov	x4, x5
  405f6c:	mov	x3, x5
  405f70:	mov	x2, x5
  405f74:	add	x0, x0, #0x5d8
  405f78:	mov	x1, x20
  405f7c:	bl	405ca0 <printf@plt+0x4790>
  405f80:	mov	x0, x20
  405f84:	bl	410f48 <_ZdlPvm@@Base+0x310>
  405f88:	ldp	x19, x20, [sp, #16]
  405f8c:	ldp	x21, x22, [sp, #32]
  405f90:	ldp	x29, x30, [sp], #64
  405f94:	ret
  405f98:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  405f9c:	add	x19, x19, #0x1e0
  405fa0:	add	x20, sp, #0x30
  405fa4:	mov	x0, x19
  405fa8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  405fac:	add	x1, x1, #0x5c0
  405fb0:	bl	401340 <sprintf@plt>
  405fb4:	mov	x1, x19
  405fb8:	mov	x0, x20
  405fbc:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  405fc0:	add	x5, x19, #0x10
  405fc4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  405fc8:	mov	x4, x5
  405fcc:	mov	x3, x5
  405fd0:	mov	x2, x5
  405fd4:	mov	x1, x20
  405fd8:	add	x0, x0, #0x5f8
  405fdc:	bl	405ca0 <printf@plt+0x4790>
  405fe0:	mov	x0, x20
  405fe4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  405fe8:	ldp	x19, x20, [sp, #16]
  405fec:	ldp	x29, x30, [sp], #64
  405ff0:	ret
  405ff4:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  405ff8:	add	x19, x19, #0x1e0
  405ffc:	add	x20, sp, #0x30
  406000:	mov	x0, x19
  406004:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  406008:	add	x1, x1, #0x5c0
  40600c:	bl	401340 <sprintf@plt>
  406010:	mov	x1, x19
  406014:	mov	x0, x20
  406018:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40601c:	add	x5, x19, #0x10
  406020:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406024:	mov	x4, x5
  406028:	mov	x3, x5
  40602c:	mov	x2, x5
  406030:	mov	x1, x20
  406034:	add	x0, x0, #0x5c8
  406038:	bl	405ca0 <printf@plt+0x4790>
  40603c:	b	405fe0 <printf@plt+0x4ad0>
  406040:	stp	x21, x22, [sp, #32]
  406044:	mov	x19, x0
  406048:	mov	x0, x20
  40604c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406050:	mov	x0, x19
  406054:	bl	4014b0 <_Unwind_Resume@plt>
  406058:	b	406044 <printf@plt+0x4b34>
  40605c:	b	406044 <printf@plt+0x4b34>
  406060:	stp	x21, x22, [sp, #32]
  406064:	b	406044 <printf@plt+0x4b34>
  406068:	stp	x29, x30, [sp, #-48]!
  40606c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  406070:	add	x1, x1, #0x620
  406074:	mov	x29, sp
  406078:	ldr	w2, [x0, #44]
  40607c:	stp	x19, x20, [sp, #16]
  406080:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  406084:	add	x19, x19, #0x1e0
  406088:	add	x20, x19, #0x20
  40608c:	mov	x0, x20
  406090:	bl	401340 <sprintf@plt>
  406094:	mov	x1, x20
  406098:	add	x0, sp, #0x20
  40609c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  4060a0:	add	x5, x19, #0x10
  4060a4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4060a8:	mov	x4, x5
  4060ac:	mov	x3, x5
  4060b0:	mov	x2, x5
  4060b4:	add	x1, sp, #0x20
  4060b8:	add	x0, x0, #0x628
  4060bc:	bl	405ca0 <printf@plt+0x4790>
  4060c0:	add	x0, sp, #0x20
  4060c4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4060c8:	ldp	x19, x20, [sp, #16]
  4060cc:	ldp	x29, x30, [sp], #48
  4060d0:	ret
  4060d4:	mov	x19, x0
  4060d8:	add	x0, sp, #0x20
  4060dc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4060e0:	mov	x0, x19
  4060e4:	bl	4014b0 <_Unwind_Resume@plt>
  4060e8:	stp	x29, x30, [sp, #-48]!
  4060ec:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4060f0:	add	x1, x1, #0x620
  4060f4:	mov	x29, sp
  4060f8:	ldr	w2, [x0, #44]
  4060fc:	stp	x19, x20, [sp, #16]
  406100:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  406104:	add	x19, x19, #0x1e0
  406108:	add	x20, x19, #0x20
  40610c:	mov	x0, x20
  406110:	bl	401340 <sprintf@plt>
  406114:	mov	x1, x20
  406118:	add	x0, sp, #0x20
  40611c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  406120:	add	x5, x19, #0x10
  406124:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406128:	mov	x4, x5
  40612c:	mov	x3, x5
  406130:	mov	x2, x5
  406134:	add	x1, sp, #0x20
  406138:	add	x0, x0, #0x628
  40613c:	bl	405ca0 <printf@plt+0x4790>
  406140:	add	x0, sp, #0x20
  406144:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406148:	ldp	x19, x20, [sp, #16]
  40614c:	ldp	x29, x30, [sp], #48
  406150:	ret
  406154:	mov	x19, x0
  406158:	add	x0, sp, #0x20
  40615c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406160:	mov	x0, x19
  406164:	bl	4014b0 <_Unwind_Resume@plt>
  406168:	stp	x29, x30, [sp, #-48]!
  40616c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  406170:	add	x1, x1, #0x620
  406174:	mov	x29, sp
  406178:	ldr	w2, [x0, #44]
  40617c:	stp	x19, x20, [sp, #16]
  406180:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  406184:	add	x19, x19, #0x1e0
  406188:	add	x20, x19, #0x20
  40618c:	mov	x0, x20
  406190:	bl	401340 <sprintf@plt>
  406194:	mov	x1, x20
  406198:	add	x0, sp, #0x20
  40619c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  4061a0:	add	x5, x19, #0x10
  4061a4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4061a8:	mov	x4, x5
  4061ac:	mov	x3, x5
  4061b0:	mov	x2, x5
  4061b4:	add	x1, sp, #0x20
  4061b8:	add	x0, x0, #0x628
  4061bc:	bl	405ca0 <printf@plt+0x4790>
  4061c0:	add	x0, sp, #0x20
  4061c4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4061c8:	ldp	x19, x20, [sp, #16]
  4061cc:	ldp	x29, x30, [sp], #48
  4061d0:	ret
  4061d4:	mov	x19, x0
  4061d8:	add	x0, sp, #0x20
  4061dc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4061e0:	mov	x0, x19
  4061e4:	bl	4014b0 <_Unwind_Resume@plt>
  4061e8:	stp	x29, x30, [sp, #-48]!
  4061ec:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4061f0:	add	x1, x1, #0x620
  4061f4:	mov	x29, sp
  4061f8:	ldr	w2, [x0, #44]
  4061fc:	stp	x19, x20, [sp, #16]
  406200:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  406204:	add	x19, x19, #0x1e0
  406208:	add	x20, x19, #0x20
  40620c:	mov	x0, x20
  406210:	bl	401340 <sprintf@plt>
  406214:	mov	x1, x20
  406218:	add	x0, sp, #0x20
  40621c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  406220:	add	x5, x19, #0x10
  406224:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406228:	mov	x4, x5
  40622c:	mov	x3, x5
  406230:	mov	x2, x5
  406234:	add	x1, sp, #0x20
  406238:	add	x0, x0, #0x628
  40623c:	bl	405ca0 <printf@plt+0x4790>
  406240:	add	x0, sp, #0x20
  406244:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406248:	ldp	x19, x20, [sp, #16]
  40624c:	ldp	x29, x30, [sp], #48
  406250:	ret
  406254:	mov	x19, x0
  406258:	add	x0, sp, #0x20
  40625c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406260:	mov	x0, x19
  406264:	bl	4014b0 <_Unwind_Resume@plt>
  406268:	stp	x29, x30, [sp, #-96]!
  40626c:	mov	x29, sp
  406270:	ldp	w2, w1, [x0, #32]
  406274:	stp	x19, x20, [sp, #16]
  406278:	mov	x19, x0
  40627c:	cmp	w2, w1
  406280:	ldr	x0, [x0, #56]
  406284:	b.eq	4062b4 <printf@plt+0x4da4>  // b.none
  406288:	ldr	w0, [x0, #40]
  40628c:	cmp	w0, #0x1
  406290:	b.eq	406458 <printf@plt+0x4f48>  // b.none
  406294:	cmp	w0, #0x2
  406298:	b.eq	4063d8 <printf@plt+0x4ec8>  // b.none
  40629c:	cbz	w0, 4062c8 <printf@plt+0x4db8>
  4062a0:	mov	w0, #0x296                 	// #662
  4062a4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4062a8:	add	x1, x1, #0x5a0
  4062ac:	bl	40f1f8 <printf@plt+0xdce8>
  4062b0:	ldr	x0, [x19, #56]
  4062b4:	ldrb	w0, [x0, #45]
  4062b8:	cbnz	w0, 4063b0 <printf@plt+0x4ea0>
  4062bc:	ldp	x19, x20, [sp, #16]
  4062c0:	ldp	x29, x30, [sp], #96
  4062c4:	ret
  4062c8:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4062cc:	add	x20, x20, #0x1e0
  4062d0:	stp	x21, x22, [sp, #32]
  4062d4:	adrp	x21, 412000 <_ZdlPvm@@Base+0x13c8>
  4062d8:	add	x21, x21, #0x5c0
  4062dc:	mov	x1, x21
  4062e0:	add	x22, sp, #0x50
  4062e4:	mov	x0, x20
  4062e8:	str	x23, [sp, #48]
  4062ec:	bl	401340 <sprintf@plt>
  4062f0:	mov	x1, x20
  4062f4:	mov	x0, x22
  4062f8:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  4062fc:	add	x5, x20, #0x10
  406300:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406304:	mov	x4, x5
  406308:	mov	x3, x5
  40630c:	mov	x2, x5
  406310:	mov	x1, x22
  406314:	add	x0, x0, #0x5c8
  406318:	bl	405ca0 <printf@plt+0x4790>
  40631c:	mov	x0, x22
  406320:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406324:	ldr	w2, [x19, #32]
  406328:	mov	x1, x21
  40632c:	mov	x0, x20
  406330:	add	x23, sp, #0x40
  406334:	add	x21, x20, #0x30
  406338:	bl	401340 <sprintf@plt>
  40633c:	mov	x0, x23
  406340:	mov	x1, x20
  406344:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  406348:	ldr	w2, [x19, #32]
  40634c:	mov	x0, x21
  406350:	ldr	w3, [x19, #40]
  406354:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  406358:	add	x1, x1, #0x638
  40635c:	bl	401340 <sprintf@plt>
  406360:	mov	x1, x21
  406364:	mov	x0, x22
  406368:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40636c:	add	x5, x20, #0x10
  406370:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406374:	mov	x4, x5
  406378:	mov	x3, x5
  40637c:	add	x0, x0, #0x648
  406380:	mov	x2, x22
  406384:	mov	x1, x23
  406388:	bl	405ca0 <printf@plt+0x4790>
  40638c:	mov	x0, x22
  406390:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406394:	mov	x0, x23
  406398:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40639c:	ldr	x0, [x19, #56]
  4063a0:	ldp	x21, x22, [sp, #32]
  4063a4:	ldrb	w0, [x0, #45]
  4063a8:	ldr	x23, [sp, #48]
  4063ac:	cbz	w0, 4062bc <printf@plt+0x4dac>
  4063b0:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  4063b4:	mov	x2, #0x9                   	// #9
  4063b8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4063bc:	add	x0, x0, #0x698
  4063c0:	ldr	x3, [x1, #432]
  4063c4:	mov	x1, #0x1                   	// #1
  4063c8:	bl	4014a0 <fwrite@plt>
  4063cc:	ldp	x19, x20, [sp, #16]
  4063d0:	ldp	x29, x30, [sp], #96
  4063d4:	ret
  4063d8:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4063dc:	add	x20, x20, #0x1e0
  4063e0:	mov	x0, x20
  4063e4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4063e8:	add	x1, x1, #0x5c0
  4063ec:	stp	x21, x22, [sp, #32]
  4063f0:	add	x21, x20, #0x30
  4063f4:	str	x23, [sp, #48]
  4063f8:	bl	401340 <sprintf@plt>
  4063fc:	add	x23, sp, #0x40
  406400:	mov	x1, x20
  406404:	mov	x0, x23
  406408:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40640c:	ldr	w2, [x19, #32]
  406410:	add	x22, sp, #0x50
  406414:	ldr	w3, [x19, #40]
  406418:	mov	x0, x21
  40641c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  406420:	add	x1, x1, #0x638
  406424:	bl	401340 <sprintf@plt>
  406428:	mov	x1, x21
  40642c:	mov	x0, x22
  406430:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  406434:	add	x5, x20, #0x10
  406438:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40643c:	mov	x4, x5
  406440:	mov	x3, x5
  406444:	add	x0, x0, #0x670
  406448:	mov	x2, x22
  40644c:	mov	x1, x23
  406450:	bl	405ca0 <printf@plt+0x4790>
  406454:	b	40638c <printf@plt+0x4e7c>
  406458:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40645c:	add	x20, x20, #0x1e0
  406460:	mov	x0, x20
  406464:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  406468:	add	x1, x1, #0x5c0
  40646c:	stp	x21, x22, [sp, #32]
  406470:	bl	401340 <sprintf@plt>
  406474:	add	x22, sp, #0x50
  406478:	mov	x1, x20
  40647c:	mov	x0, x22
  406480:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  406484:	add	x5, x20, #0x10
  406488:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40648c:	mov	x4, x5
  406490:	mov	x3, x5
  406494:	mov	x2, x5
  406498:	mov	x1, x22
  40649c:	add	x0, x0, #0x5c8
  4064a0:	bl	405ca0 <printf@plt+0x4790>
  4064a4:	mov	x0, x22
  4064a8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4064ac:	ldp	x21, x22, [sp, #32]
  4064b0:	ldr	x0, [x19, #56]
  4064b4:	b	4062b4 <printf@plt+0x4da4>
  4064b8:	mov	x19, x0
  4064bc:	mov	x0, x23
  4064c0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4064c4:	mov	x0, x19
  4064c8:	bl	4014b0 <_Unwind_Resume@plt>
  4064cc:	mov	x19, x0
  4064d0:	mov	x0, x22
  4064d4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4064d8:	mov	x0, x19
  4064dc:	bl	4014b0 <_Unwind_Resume@plt>
  4064e0:	mov	x19, x0
  4064e4:	b	4064bc <printf@plt+0x4fac>
  4064e8:	mov	x19, x0
  4064ec:	mov	x0, x22
  4064f0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4064f4:	b	4064bc <printf@plt+0x4fac>
  4064f8:	str	x23, [sp, #48]
  4064fc:	b	4064cc <printf@plt+0x4fbc>
  406500:	b	4064e8 <printf@plt+0x4fd8>
  406504:	nop
  406508:	stp	x29, x30, [sp, #-80]!
  40650c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  406510:	add	x1, x1, #0x5c0
  406514:	mov	x29, sp
  406518:	stp	x19, x20, [sp, #16]
  40651c:	mov	x20, x0
  406520:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  406524:	add	x19, x19, #0x1e0
  406528:	ldr	w2, [x20, #32]
  40652c:	mov	x0, x19
  406530:	str	x21, [sp, #32]
  406534:	add	x21, x19, #0x30
  406538:	bl	401340 <sprintf@plt>
  40653c:	mov	x1, x19
  406540:	add	x0, sp, #0x30
  406544:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  406548:	ldr	w2, [x20, #32]
  40654c:	mov	x0, x21
  406550:	ldr	w3, [x20, #40]
  406554:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  406558:	add	x1, x1, #0x638
  40655c:	bl	401340 <sprintf@plt>
  406560:	mov	x1, x21
  406564:	add	x0, sp, #0x40
  406568:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40656c:	add	x5, x19, #0x10
  406570:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406574:	mov	x4, x5
  406578:	mov	x3, x5
  40657c:	add	x0, x0, #0x6a8
  406580:	add	x2, sp, #0x40
  406584:	add	x1, sp, #0x30
  406588:	bl	405ca0 <printf@plt+0x4790>
  40658c:	add	x0, sp, #0x40
  406590:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406594:	add	x0, sp, #0x30
  406598:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40659c:	ldp	x19, x20, [sp, #16]
  4065a0:	ldr	x21, [sp, #32]
  4065a4:	ldp	x29, x30, [sp], #80
  4065a8:	ret
  4065ac:	mov	x19, x0
  4065b0:	b	4065c0 <printf@plt+0x50b0>
  4065b4:	mov	x19, x0
  4065b8:	add	x0, sp, #0x40
  4065bc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4065c0:	add	x0, sp, #0x30
  4065c4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4065c8:	mov	x0, x19
  4065cc:	bl	4014b0 <_Unwind_Resume@plt>
  4065d0:	stp	x29, x30, [sp, #-64]!
  4065d4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4065d8:	add	x1, x1, #0x6d0
  4065dc:	mov	x29, sp
  4065e0:	ldr	w2, [x0, #40]
  4065e4:	stp	x19, x20, [sp, #16]
  4065e8:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4065ec:	add	x19, x19, #0x1e0
  4065f0:	str	x21, [sp, #32]
  4065f4:	add	x21, x19, #0x50
  4065f8:	mov	x20, x0
  4065fc:	mov	x0, x21
  406600:	bl	401340 <sprintf@plt>
  406604:	mov	x1, x21
  406608:	add	x0, sp, #0x30
  40660c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  406610:	add	x5, x19, #0x10
  406614:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406618:	mov	x4, x5
  40661c:	mov	x3, x5
  406620:	mov	x2, x5
  406624:	add	x1, sp, #0x30
  406628:	add	x0, x0, #0x6d8
  40662c:	bl	405ca0 <printf@plt+0x4790>
  406630:	add	x0, sp, #0x30
  406634:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406638:	ldr	w2, [x20, #32]
  40663c:	add	x21, x19, #0x60
  406640:	ldr	w3, [x20, #40]
  406644:	mov	x0, x21
  406648:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40664c:	add	x1, x1, #0x6e8
  406650:	bl	401340 <sprintf@plt>
  406654:	mov	x1, x21
  406658:	add	x0, sp, #0x30
  40665c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  406660:	add	x5, x19, #0x10
  406664:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406668:	mov	x4, x5
  40666c:	mov	x3, x5
  406670:	mov	x2, x5
  406674:	add	x0, x0, #0x6f8
  406678:	add	x1, sp, #0x30
  40667c:	bl	405ca0 <printf@plt+0x4790>
  406680:	add	x0, sp, #0x30
  406684:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406688:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40668c:	mov	x2, #0x4                   	// #4
  406690:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406694:	add	x0, x0, #0x700
  406698:	ldr	x3, [x1, #432]
  40669c:	mov	x1, #0x1                   	// #1
  4066a0:	bl	4014a0 <fwrite@plt>
  4066a4:	ldp	x19, x20, [sp, #16]
  4066a8:	ldr	x21, [sp, #32]
  4066ac:	ldp	x29, x30, [sp], #64
  4066b0:	ret
  4066b4:	mov	x19, x0
  4066b8:	add	x0, sp, #0x30
  4066bc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4066c0:	mov	x0, x19
  4066c4:	bl	4014b0 <_Unwind_Resume@plt>
  4066c8:	b	4066b4 <printf@plt+0x51a4>
  4066cc:	nop
  4066d0:	stp	x29, x30, [sp, #-80]!
  4066d4:	mov	x29, sp
  4066d8:	stp	x19, x20, [sp, #16]
  4066dc:	mov	x20, x0
  4066e0:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4066e4:	add	x19, x19, #0x1e0
  4066e8:	stp	x21, x22, [sp, #32]
  4066ec:	ldr	w2, [x20, #40]
  4066f0:	add	x21, x19, #0x80
  4066f4:	stp	x23, x24, [sp, #48]
  4066f8:	adrp	x23, 412000 <_ZdlPvm@@Base+0x13c8>
  4066fc:	add	x23, x23, #0x710
  406700:	mov	w22, w1
  406704:	mov	x0, x21
  406708:	mov	x1, x23
  40670c:	bl	401340 <sprintf@plt>
  406710:	mov	x1, x21
  406714:	add	x0, sp, #0x40
  406718:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40671c:	add	x5, x19, #0x10
  406720:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406724:	mov	x4, x5
  406728:	mov	x3, x5
  40672c:	mov	x2, x5
  406730:	add	x1, sp, #0x40
  406734:	add	x0, x0, #0x718
  406738:	bl	405ca0 <printf@plt+0x4790>
  40673c:	add	x0, sp, #0x40
  406740:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406744:	ldrb	w0, [x20, #65]
  406748:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  40674c:	cbz	w0, 406790 <printf@plt+0x5280>
  406750:	ldr	x3, [x21, #432]
  406754:	cmp	w0, #0x1
  406758:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40675c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406760:	add	x1, x1, #0x708
  406764:	add	x0, x0, #0x310
  406768:	mov	x2, #0x1                   	// #1
  40676c:	csel	x0, x0, x1, eq  // eq = none
  406770:	mov	x1, x2
  406774:	bl	4014a0 <fwrite@plt>
  406778:	ldr	x3, [x21, #432]
  40677c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406780:	mov	x2, #0x2                   	// #2
  406784:	add	x0, x0, #0x728
  406788:	mov	x1, #0x1                   	// #1
  40678c:	bl	4014a0 <fwrite@plt>
  406790:	ldr	x1, [x21, #432]
  406794:	mov	w0, #0x27                  	// #39
  406798:	bl	401390 <fputc@plt>
  40679c:	cbz	w22, 406868 <printf@plt+0x5358>
  4067a0:	ldr	w2, [x20, #44]
  4067a4:	add	x24, x19, #0x80
  4067a8:	mov	x1, x23
  4067ac:	mov	x0, x24
  4067b0:	add	w2, w2, #0x1
  4067b4:	bl	401340 <sprintf@plt>
  4067b8:	mov	x1, x24
  4067bc:	add	x0, sp, #0x40
  4067c0:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  4067c4:	add	x5, x19, #0x10
  4067c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4067cc:	mov	x4, x5
  4067d0:	mov	x3, x5
  4067d4:	mov	x2, x5
  4067d8:	add	x1, sp, #0x40
  4067dc:	add	x0, x0, #0x740
  4067e0:	bl	405ca0 <printf@plt+0x4790>
  4067e4:	add	x0, sp, #0x40
  4067e8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4067ec:	ldrb	w0, [x20, #64]
  4067f0:	cbz	w0, 406838 <printf@plt+0x5328>
  4067f4:	ldrb	w0, [x20, #65]
  4067f8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4067fc:	ldr	x3, [x21, #432]
  406800:	cmp	w0, #0x1
  406804:	add	x1, x1, #0x310
  406808:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40680c:	add	x0, x0, #0x708
  406810:	mov	x2, #0x1                   	// #1
  406814:	csel	x0, x0, x1, eq  // eq = none
  406818:	mov	x1, x2
  40681c:	bl	4014a0 <fwrite@plt>
  406820:	ldr	x3, [x21, #432]
  406824:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406828:	mov	x2, #0x2                   	// #2
  40682c:	add	x0, x0, #0x728
  406830:	mov	x1, #0x1                   	// #1
  406834:	bl	4014a0 <fwrite@plt>
  406838:	ldr	x3, [x21, #432]
  40683c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406840:	mov	x2, #0x5                   	// #5
  406844:	add	x0, x0, #0x760
  406848:	mov	x1, #0x1                   	// #1
  40684c:	bl	4014a0 <fwrite@plt>
  406850:	cbz	w22, 406884 <printf@plt+0x5374>
  406854:	ldp	x19, x20, [sp, #16]
  406858:	ldp	x21, x22, [sp, #32]
  40685c:	ldp	x23, x24, [sp, #48]
  406860:	ldp	x29, x30, [sp], #80
  406864:	ret
  406868:	ldr	x3, [x21, #432]
  40686c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406870:	mov	x2, #0x9                   	// #9
  406874:	mov	x1, #0x1                   	// #1
  406878:	add	x0, x0, #0x730
  40687c:	bl	4014a0 <fwrite@plt>
  406880:	b	4067a0 <printf@plt+0x5290>
  406884:	ldr	x3, [x21, #432]
  406888:	mov	x2, #0x8                   	// #8
  40688c:	mov	x1, #0x1                   	// #1
  406890:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406894:	add	x0, x0, #0x768
  406898:	bl	4014a0 <fwrite@plt>
  40689c:	ldp	x19, x20, [sp, #16]
  4068a0:	ldp	x21, x22, [sp, #32]
  4068a4:	ldp	x23, x24, [sp, #48]
  4068a8:	ldp	x29, x30, [sp], #80
  4068ac:	ret
  4068b0:	mov	x19, x0
  4068b4:	add	x0, sp, #0x40
  4068b8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4068bc:	mov	x0, x19
  4068c0:	bl	4014b0 <_Unwind_Resume@plt>
  4068c4:	b	4068b0 <printf@plt+0x53a0>
  4068c8:	stp	x29, x30, [sp, #-96]!
  4068cc:	mov	x29, sp
  4068d0:	stp	x19, x20, [sp, #16]
  4068d4:	mov	x20, x0
  4068d8:	stp	x21, x22, [sp, #32]
  4068dc:	stp	x23, x24, [sp, #48]
  4068e0:	mov	w23, w1
  4068e4:	str	x25, [sp, #64]
  4068e8:	cbz	w1, 406ae8 <printf@plt+0x55d8>
  4068ec:	ldr	w2, [x20, #40]
  4068f0:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4068f4:	add	x19, x19, #0x1e0
  4068f8:	adrp	x22, 412000 <_ZdlPvm@@Base+0x13c8>
  4068fc:	add	x21, x19, #0x80
  406900:	add	x22, x22, #0x710
  406904:	mov	x1, x22
  406908:	mov	x0, x21
  40690c:	bl	401340 <sprintf@plt>
  406910:	mov	x1, x21
  406914:	add	x0, sp, #0x50
  406918:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40691c:	add	x5, x19, #0x10
  406920:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406924:	mov	x4, x5
  406928:	mov	x3, x5
  40692c:	mov	x2, x5
  406930:	add	x1, sp, #0x50
  406934:	add	x0, x0, #0x718
  406938:	bl	405ca0 <printf@plt+0x4790>
  40693c:	add	x0, sp, #0x50
  406940:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406944:	ldrb	w0, [x20, #65]
  406948:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  40694c:	cbz	w0, 406990 <printf@plt+0x5480>
  406950:	ldr	x3, [x21, #432]
  406954:	cmp	w0, #0x1
  406958:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40695c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406960:	add	x1, x1, #0x708
  406964:	add	x0, x0, #0x310
  406968:	mov	x2, #0x1                   	// #1
  40696c:	csel	x0, x0, x1, eq  // eq = none
  406970:	mov	x1, x2
  406974:	bl	4014a0 <fwrite@plt>
  406978:	ldr	x3, [x21, #432]
  40697c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406980:	mov	x2, #0x2                   	// #2
  406984:	add	x0, x0, #0x728
  406988:	mov	x1, #0x1                   	// #1
  40698c:	bl	4014a0 <fwrite@plt>
  406990:	ldr	x1, [x21, #432]
  406994:	mov	w0, #0x27                  	// #39
  406998:	add	x24, x19, #0x80
  40699c:	bl	401390 <fputc@plt>
  4069a0:	ldr	w2, [x20, #44]
  4069a4:	mov	x1, x22
  4069a8:	mov	x0, x24
  4069ac:	add	w2, w2, #0x1
  4069b0:	bl	401340 <sprintf@plt>
  4069b4:	mov	x1, x24
  4069b8:	add	x0, sp, #0x50
  4069bc:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  4069c0:	add	x5, x19, #0x10
  4069c4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4069c8:	mov	x4, x5
  4069cc:	mov	x3, x5
  4069d0:	mov	x2, x5
  4069d4:	add	x1, sp, #0x50
  4069d8:	add	x0, x0, #0x778
  4069dc:	bl	405ca0 <printf@plt+0x4790>
  4069e0:	add	x0, sp, #0x50
  4069e4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4069e8:	ldrb	w0, [x20, #64]
  4069ec:	cbnz	w0, 406b38 <printf@plt+0x5628>
  4069f0:	ldr	x3, [x21, #432]
  4069f4:	adrp	x24, 413000 <_ZdlPvm@@Base+0x23c8>
  4069f8:	add	x24, x24, #0x6e0
  4069fc:	mov	x2, #0x3                   	// #3
  406a00:	mov	x1, #0x1                   	// #1
  406a04:	mov	x0, x24
  406a08:	bl	4014a0 <fwrite@plt>
  406a0c:	add	x25, x19, #0x80
  406a10:	ldr	w2, [x20, #40]
  406a14:	mov	x1, x22
  406a18:	mov	x0, x25
  406a1c:	bl	401340 <sprintf@plt>
  406a20:	mov	x1, x25
  406a24:	add	x0, sp, #0x50
  406a28:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  406a2c:	add	x5, x19, #0x10
  406a30:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406a34:	mov	x4, x5
  406a38:	mov	x3, x5
  406a3c:	mov	x2, x5
  406a40:	add	x0, x0, #0x7a8
  406a44:	add	x1, sp, #0x50
  406a48:	bl	405ca0 <printf@plt+0x4790>
  406a4c:	add	x0, sp, #0x50
  406a50:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406a54:	ldrb	w0, [x20, #64]
  406a58:	cbz	w0, 406aa0 <printf@plt+0x5590>
  406a5c:	ldrb	w0, [x20, #65]
  406a60:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  406a64:	ldr	x3, [x21, #432]
  406a68:	cmp	w0, #0x1
  406a6c:	add	x1, x1, #0x310
  406a70:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406a74:	add	x0, x0, #0x708
  406a78:	mov	x2, #0x1                   	// #1
  406a7c:	csel	x0, x0, x1, eq  // eq = none
  406a80:	mov	x1, x2
  406a84:	bl	4014a0 <fwrite@plt>
  406a88:	ldr	x3, [x21, #432]
  406a8c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406a90:	mov	x2, #0x2                   	// #2
  406a94:	add	x0, x0, #0x728
  406a98:	mov	x1, #0x1                   	// #1
  406a9c:	bl	4014a0 <fwrite@plt>
  406aa0:	ldr	x3, [x21, #432]
  406aa4:	mov	x2, #0x3                   	// #3
  406aa8:	mov	x1, #0x1                   	// #1
  406aac:	mov	x0, x24
  406ab0:	bl	4014a0 <fwrite@plt>
  406ab4:	ldr	x3, [x21, #432]
  406ab8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406abc:	mov	x2, #0xa                   	// #10
  406ac0:	add	x0, x0, #0x7c0
  406ac4:	mov	x1, #0x1                   	// #1
  406ac8:	bl	4014a0 <fwrite@plt>
  406acc:	cbz	w23, 406b08 <printf@plt+0x55f8>
  406ad0:	ldp	x19, x20, [sp, #16]
  406ad4:	ldp	x21, x22, [sp, #32]
  406ad8:	ldp	x23, x24, [sp, #48]
  406adc:	ldr	x25, [sp, #64]
  406ae0:	ldp	x29, x30, [sp], #96
  406ae4:	ret
  406ae8:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  406aec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406af0:	mov	x2, #0x9                   	// #9
  406af4:	mov	x1, #0x1                   	// #1
  406af8:	ldr	x3, [x21, #432]
  406afc:	add	x0, x0, #0x730
  406b00:	bl	4014a0 <fwrite@plt>
  406b04:	b	4068ec <printf@plt+0x53dc>
  406b08:	ldr	x3, [x21, #432]
  406b0c:	mov	x2, #0x8                   	// #8
  406b10:	mov	x1, #0x1                   	// #1
  406b14:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406b18:	add	x0, x0, #0x768
  406b1c:	bl	4014a0 <fwrite@plt>
  406b20:	ldp	x19, x20, [sp, #16]
  406b24:	ldp	x21, x22, [sp, #32]
  406b28:	ldp	x23, x24, [sp, #48]
  406b2c:	ldr	x25, [sp, #64]
  406b30:	ldp	x29, x30, [sp], #96
  406b34:	ret
  406b38:	ldr	x3, [x21, #432]
  406b3c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406b40:	mov	x2, #0x3                   	// #3
  406b44:	mov	x1, #0x1                   	// #1
  406b48:	add	x0, x0, #0x7a0
  406b4c:	bl	4014a0 <fwrite@plt>
  406b50:	b	4069f0 <printf@plt+0x54e0>
  406b54:	mov	x19, x0
  406b58:	add	x0, sp, #0x50
  406b5c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  406b60:	mov	x0, x19
  406b64:	bl	4014b0 <_Unwind_Resume@plt>
  406b68:	b	406b54 <printf@plt+0x5644>
  406b6c:	b	406b54 <printf@plt+0x5644>
  406b70:	ldr	w2, [x0, #8]
  406b74:	cbnz	w2, 406b7c <printf@plt+0x566c>
  406b78:	ret
  406b7c:	adrp	x3, 42a000 <_Znam@GLIBCXX_3.4>
  406b80:	sxtw	x2, w2
  406b84:	ldr	x0, [x0]
  406b88:	mov	x1, #0x1                   	// #1
  406b8c:	ldr	x3, [x3, #432]
  406b90:	b	4014a0 <fwrite@plt>
  406b94:	nop
  406b98:	mov	x4, #0xffffffffffffffff    	// #-1
  406b9c:	mov	w5, #0xffffffff            	// #-1
  406ba0:	adrp	x3, 414000 <_ZdlPvm@@Base+0x33c8>
  406ba4:	add	x3, x3, #0x528
  406ba8:	stp	x3, xzr, [x0]
  406bac:	str	w5, [x0, #16]
  406bb0:	stp	xzr, x4, [x0, #24]
  406bb4:	stp	x4, x1, [x0, #40]
  406bb8:	str	x2, [x0, #56]
  406bbc:	ret
  406bc0:	ret
  406bc4:	nop
  406bc8:	mov	x1, #0x40                  	// #64
  406bcc:	b	410c38 <_ZdlPvm@@Base>
  406bd0:	mov	x4, #0xffffffffffffffff    	// #-1
  406bd4:	mov	w5, #0xffffffff            	// #-1
  406bd8:	adrp	x3, 414000 <_ZdlPvm@@Base+0x33c8>
  406bdc:	add	x3, x3, #0x5a0
  406be0:	stp	x3, xzr, [x0]
  406be4:	str	w5, [x0, #16]
  406be8:	stp	xzr, x4, [x0, #24]
  406bec:	stp	x4, x1, [x0, #40]
  406bf0:	str	x2, [x0, #56]
  406bf4:	ret
  406bf8:	mov	x4, #0xffffffffffffffff    	// #-1
  406bfc:	mov	w5, #0xffffffff            	// #-1
  406c00:	adrp	x3, 414000 <_ZdlPvm@@Base+0x33c8>
  406c04:	add	x3, x3, #0x628
  406c08:	stp	x3, xzr, [x0]
  406c0c:	str	w5, [x0, #16]
  406c10:	stp	xzr, x4, [x0, #24]
  406c14:	stp	x4, x1, [x0, #40]
  406c18:	str	x2, [x0, #56]
  406c1c:	ret
  406c20:	mov	x5, #0xffffffffffffffff    	// #-1
  406c24:	mov	w6, #0xffffffff            	// #-1
  406c28:	adrp	x4, 414000 <_ZdlPvm@@Base+0x33c8>
  406c2c:	add	x4, x4, #0x6b0
  406c30:	stp	x4, xzr, [x0]
  406c34:	str	w6, [x0, #16]
  406c38:	stp	xzr, x5, [x0, #24]
  406c3c:	stp	x5, x1, [x0, #40]
  406c40:	stp	x2, x3, [x0, #56]
  406c44:	ret
  406c48:	mov	x5, #0xffffffffffffffff    	// #-1
  406c4c:	mov	w6, #0xffffffff            	// #-1
  406c50:	adrp	x4, 414000 <_ZdlPvm@@Base+0x33c8>
  406c54:	add	x4, x4, #0x738
  406c58:	stp	x4, xzr, [x0]
  406c5c:	str	w6, [x0, #16]
  406c60:	stp	xzr, x5, [x0, #24]
  406c64:	stp	x5, x1, [x0, #40]
  406c68:	stp	x2, x3, [x0, #56]
  406c6c:	ret
  406c70:	mov	x5, #0xffffffffffffffff    	// #-1
  406c74:	mov	w6, #0xffffffff            	// #-1
  406c78:	adrp	x4, 414000 <_ZdlPvm@@Base+0x33c8>
  406c7c:	add	x4, x4, #0x7c0
  406c80:	stp	x4, xzr, [x0]
  406c84:	str	w6, [x0, #16]
  406c88:	stp	xzr, x5, [x0, #24]
  406c8c:	stp	x5, x1, [x0, #40]
  406c90:	stp	x2, x3, [x0, #56]
  406c94:	ret
  406c98:	mov	x5, #0xffffffffffffffff    	// #-1
  406c9c:	mov	w6, #0xffffffff            	// #-1
  406ca0:	adrp	x4, 414000 <_ZdlPvm@@Base+0x33c8>
  406ca4:	add	x4, x4, #0x848
  406ca8:	stp	x4, xzr, [x0]
  406cac:	str	w6, [x0, #16]
  406cb0:	stp	xzr, x5, [x0, #24]
  406cb4:	stp	x5, x1, [x0, #40]
  406cb8:	stp	x2, x3, [x0, #56]
  406cbc:	ret
  406cc0:	mov	x5, #0xffffffffffffffff    	// #-1
  406cc4:	mov	w6, #0xffffffff            	// #-1
  406cc8:	adrp	x4, 414000 <_ZdlPvm@@Base+0x33c8>
  406ccc:	add	x4, x4, #0x8d0
  406cd0:	stp	x4, xzr, [x0]
  406cd4:	str	w6, [x0, #16]
  406cd8:	stp	xzr, x5, [x0, #24]
  406cdc:	stp	x5, x1, [x0, #40]
  406ce0:	stp	x2, x3, [x0, #56]
  406ce4:	ret
  406ce8:	mov	x5, #0xffffffffffffffff    	// #-1
  406cec:	mov	w6, #0xffffffff            	// #-1
  406cf0:	adrp	x4, 414000 <_ZdlPvm@@Base+0x33c8>
  406cf4:	add	x4, x4, #0x958
  406cf8:	stp	x4, xzr, [x0]
  406cfc:	str	w6, [x0, #16]
  406d00:	stp	xzr, x5, [x0, #24]
  406d04:	stp	x5, x1, [x0, #40]
  406d08:	stp	x2, x3, [x0, #56]
  406d0c:	ret
  406d10:	mov	x6, #0xffffffffffffffff    	// #-1
  406d14:	mov	w7, #0xffffffff            	// #-1
  406d18:	adrp	x5, 414000 <_ZdlPvm@@Base+0x33c8>
  406d1c:	add	x5, x5, #0x9e0
  406d20:	stp	x5, xzr, [x0]
  406d24:	str	w7, [x0, #16]
  406d28:	stp	xzr, x6, [x0, #24]
  406d2c:	stp	x6, x1, [x0, #40]
  406d30:	stp	x2, x3, [x0, #56]
  406d34:	str	w4, [x0, #72]
  406d38:	ret
  406d3c:	nop
  406d40:	mov	x5, #0xffffffffffffffff    	// #-1
  406d44:	mov	w6, #0xffffffff            	// #-1
  406d48:	adrp	x4, 414000 <_ZdlPvm@@Base+0x33c8>
  406d4c:	add	x4, x4, #0xa68
  406d50:	stp	x4, xzr, [x0]
  406d54:	str	w6, [x0, #16]
  406d58:	stp	xzr, x5, [x0, #24]
  406d5c:	stp	x5, x1, [x0, #40]
  406d60:	stp	x2, x3, [x0, #56]
  406d64:	ret
  406d68:	mov	x5, #0xffffffffffffffff    	// #-1
  406d6c:	mov	w6, #0xffffffff            	// #-1
  406d70:	adrp	x4, 414000 <_ZdlPvm@@Base+0x33c8>
  406d74:	add	x4, x4, #0xaf0
  406d78:	stp	x4, xzr, [x0]
  406d7c:	str	w6, [x0, #16]
  406d80:	stp	xzr, x5, [x0, #24]
  406d84:	stp	x5, x1, [x0, #40]
  406d88:	stp	x2, x3, [x0, #56]
  406d8c:	ret
  406d90:	mov	x1, x0
  406d94:	adrp	x2, 414000 <_ZdlPvm@@Base+0x33c8>
  406d98:	ldr	x0, [x0, #64]
  406d9c:	add	x2, x2, #0xaf0
  406da0:	str	x2, [x1]
  406da4:	cbz	x0, 406dac <printf@plt+0x589c>
  406da8:	b	4013e0 <_ZdaPv@plt>
  406dac:	ret
  406db0:	stp	x29, x30, [sp, #-32]!
  406db4:	adrp	x1, 414000 <_ZdlPvm@@Base+0x33c8>
  406db8:	add	x1, x1, #0xaf0
  406dbc:	mov	x29, sp
  406dc0:	str	x19, [sp, #16]
  406dc4:	mov	x19, x0
  406dc8:	ldr	x0, [x0, #64]
  406dcc:	str	x1, [x19]
  406dd0:	cbz	x0, 406dd8 <printf@plt+0x58c8>
  406dd4:	bl	4013e0 <_ZdaPv@plt>
  406dd8:	mov	x0, x19
  406ddc:	mov	x1, #0x48                  	// #72
  406de0:	ldr	x19, [sp, #16]
  406de4:	ldp	x29, x30, [sp], #32
  406de8:	b	410c38 <_ZdlPvm@@Base>
  406dec:	nop
  406df0:	mov	x5, #0xffffffffffffffff    	// #-1
  406df4:	mov	w6, #0xffffffff            	// #-1
  406df8:	adrp	x4, 414000 <_ZdlPvm@@Base+0x33c8>
  406dfc:	add	x4, x4, #0xb68
  406e00:	stp	x4, xzr, [x0]
  406e04:	str	w6, [x0, #16]
  406e08:	stp	xzr, x5, [x0, #24]
  406e0c:	stp	x5, x1, [x0, #40]
  406e10:	stp	x2, x3, [x0, #56]
  406e14:	ret
  406e18:	mov	x5, #0xffffffffffffffff    	// #-1
  406e1c:	mov	w6, #0xffffffff            	// #-1
  406e20:	adrp	x4, 414000 <_ZdlPvm@@Base+0x33c8>
  406e24:	add	x4, x4, #0xbe0
  406e28:	stp	x4, xzr, [x0]
  406e2c:	str	w6, [x0, #16]
  406e30:	stp	xzr, x5, [x0, #24]
  406e34:	stp	x5, x1, [x0, #40]
  406e38:	stp	x2, x3, [x0, #56]
  406e3c:	ret
  406e40:	mov	x5, #0xffffffffffffffff    	// #-1
  406e44:	mov	w6, #0xffffffff            	// #-1
  406e48:	adrp	x4, 414000 <_ZdlPvm@@Base+0x33c8>
  406e4c:	add	x4, x4, #0xc58
  406e50:	stp	x4, xzr, [x0]
  406e54:	str	w6, [x0, #16]
  406e58:	stp	xzr, x5, [x0, #24]
  406e5c:	stp	x5, x1, [x0, #40]
  406e60:	stp	x2, x3, [x0, #56]
  406e64:	ret
  406e68:	mov	x5, #0xffffffffffffffff    	// #-1
  406e6c:	mov	w6, #0xffffffff            	// #-1
  406e70:	adrp	x4, 414000 <_ZdlPvm@@Base+0x33c8>
  406e74:	add	x4, x4, #0xcd0
  406e78:	stp	x4, xzr, [x0]
  406e7c:	str	w6, [x0, #16]
  406e80:	stp	xzr, x5, [x0, #24]
  406e84:	stp	x5, x1, [x0, #40]
  406e88:	stp	x2, x3, [x0, #56]
  406e8c:	ret
  406e90:	mov	x4, #0xffffffffffffffff    	// #-1
  406e94:	mov	w5, #0xffffffff            	// #-1
  406e98:	adrp	x3, 414000 <_ZdlPvm@@Base+0x33c8>
  406e9c:	add	x3, x3, #0xd48
  406ea0:	stp	x3, xzr, [x0]
  406ea4:	str	w5, [x0, #16]
  406ea8:	stp	xzr, x4, [x0, #24]
  406eac:	stp	x4, x1, [x0, #40]
  406eb0:	str	x2, [x0, #56]
  406eb4:	strh	wzr, [x0, #64]
  406eb8:	ret
  406ebc:	nop
  406ec0:	mov	x4, #0xffffffffffffffff    	// #-1
  406ec4:	mov	w5, #0xffffffff            	// #-1
  406ec8:	adrp	x3, 414000 <_ZdlPvm@@Base+0x33c8>
  406ecc:	add	x3, x3, #0xdd0
  406ed0:	stp	x3, xzr, [x0]
  406ed4:	str	w5, [x0, #16]
  406ed8:	stp	xzr, x4, [x0, #24]
  406edc:	stp	x4, x1, [x0, #40]
  406ee0:	str	x2, [x0, #56]
  406ee4:	strh	wzr, [x0, #64]
  406ee8:	ret
  406eec:	nop
  406ef0:	mov	x4, #0xffffffffffffffff    	// #-1
  406ef4:	mov	w5, #0xffffffff            	// #-1
  406ef8:	adrp	x3, 414000 <_ZdlPvm@@Base+0x33c8>
  406efc:	add	x3, x3, #0xe58
  406f00:	stp	x3, xzr, [x0]
  406f04:	str	w5, [x0, #16]
  406f08:	stp	xzr, x4, [x0, #24]
  406f0c:	stp	x4, x1, [x0, #40]
  406f10:	str	x2, [x0, #56]
  406f14:	strh	wzr, [x0, #64]
  406f18:	ret
  406f1c:	nop
  406f20:	mov	x4, #0xffffffffffffffff    	// #-1
  406f24:	mov	w5, #0xffffffff            	// #-1
  406f28:	adrp	x3, 414000 <_ZdlPvm@@Base+0x33c8>
  406f2c:	add	x3, x3, #0xee0
  406f30:	stp	x3, xzr, [x0]
  406f34:	str	w5, [x0, #16]
  406f38:	stp	xzr, x4, [x0, #24]
  406f3c:	stp	x4, x1, [x0, #40]
  406f40:	str	x2, [x0, #56]
  406f44:	ret
  406f48:	mov	x4, #0xffffffffffffffff    	// #-1
  406f4c:	mov	w5, #0xffffffff            	// #-1
  406f50:	adrp	x3, 414000 <_ZdlPvm@@Base+0x33c8>
  406f54:	add	x3, x3, #0xf68
  406f58:	stp	x3, xzr, [x0]
  406f5c:	str	w5, [x0, #16]
  406f60:	stp	xzr, x4, [x0, #24]
  406f64:	stp	x4, x1, [x0, #40]
  406f68:	str	x2, [x0, #56]
  406f6c:	ret
  406f70:	stp	x29, x30, [sp, #-48]!
  406f74:	mov	x29, sp
  406f78:	stp	x19, x20, [sp, #16]
  406f7c:	mov	x19, x0
  406f80:	ldr	w0, [x0, #16]
  406f84:	cbnz	w0, 406fac <printf@plt+0x5a9c>
  406f88:	ldrsh	w0, [x19, #2]
  406f8c:	cbnz	w0, 406fdc <printf@plt+0x5acc>
  406f90:	ldrsh	w0, [x19, #6]
  406f94:	cbnz	w0, 407050 <printf@plt+0x5b40>
  406f98:	ldr	w0, [x19, #32]
  406f9c:	cbnz	w0, 4070c4 <printf@plt+0x5bb4>
  406fa0:	ldp	x19, x20, [sp, #16]
  406fa4:	ldp	x29, x30, [sp], #48
  406fa8:	ret
  406fac:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  406fb0:	add	x5, x5, #0x1e0
  406fb4:	add	x5, x5, #0x10
  406fb8:	add	x1, x19, #0x8
  406fbc:	mov	x4, x5
  406fc0:	mov	x3, x5
  406fc4:	mov	x2, x5
  406fc8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406fcc:	add	x0, x0, #0x7d0
  406fd0:	bl	405ca0 <printf@plt+0x4790>
  406fd4:	ldrsh	w0, [x19, #2]
  406fd8:	cbz	w0, 406f90 <printf@plt+0x5a80>
  406fdc:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  406fe0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  406fe4:	mov	x2, #0x4                   	// #4
  406fe8:	add	x0, x0, #0x7d8
  406fec:	ldr	x3, [x20, #432]
  406ff0:	mov	x1, #0x1                   	// #1
  406ff4:	bl	4014a0 <fwrite@plt>
  406ff8:	ldrsh	w0, [x19]
  406ffc:	cmp	w0, #0x0
  407000:	b.gt	4070f8 <printf@plt+0x5be8>
  407004:	b.ne	407128 <printf@plt+0x5c18>  // b.any
  407008:	ldrsh	w0, [x19, #2]
  40700c:	add	x20, sp, #0x20
  407010:	mov	x8, x20
  407014:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  407018:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40701c:	add	x5, x5, #0x1e0
  407020:	add	x5, x5, #0x10
  407024:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  407028:	mov	x1, x20
  40702c:	mov	x4, x5
  407030:	mov	x3, x5
  407034:	mov	x2, x5
  407038:	add	x0, x0, #0x4c0
  40703c:	bl	405ca0 <printf@plt+0x4790>
  407040:	mov	x0, x20
  407044:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407048:	ldrsh	w0, [x19, #6]
  40704c:	cbz	w0, 406f98 <printf@plt+0x5a88>
  407050:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  407054:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407058:	mov	x2, #0x4                   	// #4
  40705c:	add	x0, x0, #0x7e0
  407060:	ldr	x3, [x20, #432]
  407064:	mov	x1, #0x1                   	// #1
  407068:	bl	4014a0 <fwrite@plt>
  40706c:	ldrsh	w0, [x19, #4]
  407070:	cmp	w0, #0x0
  407074:	b.gt	407108 <printf@plt+0x5bf8>
  407078:	b.ne	407118 <printf@plt+0x5c08>  // b.any
  40707c:	ldrsh	w0, [x19, #6]
  407080:	add	x20, sp, #0x20
  407084:	mov	x8, x20
  407088:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40708c:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  407090:	add	x5, x5, #0x1e0
  407094:	add	x5, x5, #0x10
  407098:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40709c:	mov	x1, x20
  4070a0:	mov	x4, x5
  4070a4:	mov	x3, x5
  4070a8:	mov	x2, x5
  4070ac:	add	x0, x0, #0x4c0
  4070b0:	bl	405ca0 <printf@plt+0x4790>
  4070b4:	mov	x0, x20
  4070b8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4070bc:	ldr	w0, [x19, #32]
  4070c0:	cbz	w0, 406fa0 <printf@plt+0x5a90>
  4070c4:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4070c8:	add	x5, x5, #0x1e0
  4070cc:	add	x5, x5, #0x10
  4070d0:	add	x1, x19, #0x18
  4070d4:	mov	x4, x5
  4070d8:	mov	x3, x5
  4070dc:	mov	x2, x5
  4070e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4070e4:	add	x0, x0, #0x6f8
  4070e8:	bl	405ca0 <printf@plt+0x4790>
  4070ec:	ldp	x19, x20, [sp, #16]
  4070f0:	ldp	x29, x30, [sp], #48
  4070f4:	ret
  4070f8:	ldr	x1, [x20, #432]
  4070fc:	mov	w0, #0x2b                  	// #43
  407100:	bl	4012d0 <putc@plt>
  407104:	b	407008 <printf@plt+0x5af8>
  407108:	ldr	x1, [x20, #432]
  40710c:	mov	w0, #0x2b                  	// #43
  407110:	bl	4012d0 <putc@plt>
  407114:	b	40707c <printf@plt+0x5b6c>
  407118:	ldr	x1, [x20, #432]
  40711c:	mov	w0, #0x2d                  	// #45
  407120:	bl	4012d0 <putc@plt>
  407124:	b	40707c <printf@plt+0x5b6c>
  407128:	ldr	x1, [x20, #432]
  40712c:	mov	w0, #0x2d                  	// #45
  407130:	bl	4012d0 <putc@plt>
  407134:	b	407008 <printf@plt+0x5af8>
  407138:	mov	x19, x0
  40713c:	mov	x0, x20
  407140:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407144:	mov	x0, x19
  407148:	bl	4014b0 <_Unwind_Resume@plt>
  40714c:	b	407138 <printf@plt+0x5c28>
  407150:	stp	x29, x30, [sp, #-48]!
  407154:	mov	x29, sp
  407158:	stp	x19, x20, [sp, #16]
  40715c:	mov	x19, x0
  407160:	ldr	w0, [x0, #16]
  407164:	cbnz	w0, 407184 <printf@plt+0x5c74>
  407168:	ldrsh	w0, [x19, #2]
  40716c:	cbnz	w0, 4071b4 <printf@plt+0x5ca4>
  407170:	ldrb	w0, [x19, #45]
  407174:	cbnz	w0, 407224 <printf@plt+0x5d14>
  407178:	ldp	x19, x20, [sp, #16]
  40717c:	ldp	x29, x30, [sp], #48
  407180:	ret
  407184:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  407188:	add	x5, x5, #0x1e0
  40718c:	add	x5, x5, #0x10
  407190:	add	x1, x19, #0x8
  407194:	mov	x4, x5
  407198:	mov	x3, x5
  40719c:	mov	x2, x5
  4071a0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4071a4:	add	x0, x0, #0x7e8
  4071a8:	bl	405ca0 <printf@plt+0x4790>
  4071ac:	ldrsh	w0, [x19, #2]
  4071b0:	cbz	w0, 407170 <printf@plt+0x5c60>
  4071b4:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  4071b8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4071bc:	mov	x2, #0x3                   	// #3
  4071c0:	add	x0, x0, #0x7f0
  4071c4:	ldr	x3, [x20, #432]
  4071c8:	mov	x1, #0x1                   	// #1
  4071cc:	bl	4014a0 <fwrite@plt>
  4071d0:	ldrsh	w0, [x19]
  4071d4:	cmp	w0, #0x0
  4071d8:	b.gt	40724c <printf@plt+0x5d3c>
  4071dc:	b.ne	40725c <printf@plt+0x5d4c>  // b.any
  4071e0:	ldrsh	w0, [x19, #2]
  4071e4:	add	x8, sp, #0x20
  4071e8:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  4071ec:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4071f0:	add	x5, x5, #0x1e0
  4071f4:	add	x5, x5, #0x10
  4071f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4071fc:	add	x1, sp, #0x20
  407200:	mov	x4, x5
  407204:	mov	x3, x5
  407208:	mov	x2, x5
  40720c:	add	x0, x0, #0x7f8
  407210:	bl	405ca0 <printf@plt+0x4790>
  407214:	add	x0, sp, #0x20
  407218:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40721c:	ldrb	w0, [x19, #45]
  407220:	cbz	w0, 407178 <printf@plt+0x5c68>
  407224:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  407228:	mov	x2, #0x8                   	// #8
  40722c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407230:	add	x0, x0, #0x800
  407234:	ldr	x3, [x1, #432]
  407238:	mov	x1, #0x1                   	// #1
  40723c:	bl	4014a0 <fwrite@plt>
  407240:	ldp	x19, x20, [sp, #16]
  407244:	ldp	x29, x30, [sp], #48
  407248:	ret
  40724c:	ldr	x1, [x20, #432]
  407250:	mov	w0, #0x2b                  	// #43
  407254:	bl	4012d0 <putc@plt>
  407258:	b	4071e0 <printf@plt+0x5cd0>
  40725c:	ldr	x1, [x20, #432]
  407260:	mov	w0, #0x2d                  	// #45
  407264:	bl	4012d0 <putc@plt>
  407268:	b	4071e0 <printf@plt+0x5cd0>
  40726c:	mov	x19, x0
  407270:	add	x0, sp, #0x20
  407274:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407278:	mov	x0, x19
  40727c:	bl	4014b0 <_Unwind_Resume@plt>
  407280:	stp	x29, x30, [sp, #-32]!
  407284:	mov	x29, sp
  407288:	str	x19, [sp, #16]
  40728c:	mov	x19, x0
  407290:	ldr	w0, [x0, #16]
  407294:	cbnz	w0, 4072b4 <printf@plt+0x5da4>
  407298:	ldrsh	w0, [x19, #2]
  40729c:	cbnz	w0, 4072d8 <printf@plt+0x5dc8>
  4072a0:	ldrb	w0, [x19, #45]
  4072a4:	cbnz	w0, 4072fc <printf@plt+0x5dec>
  4072a8:	ldr	x19, [sp, #16]
  4072ac:	ldp	x29, x30, [sp], #32
  4072b0:	ret
  4072b4:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  4072b8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4072bc:	mov	x2, #0xc                   	// #12
  4072c0:	add	x0, x0, #0x810
  4072c4:	ldr	x3, [x1, #432]
  4072c8:	mov	x1, #0x1                   	// #1
  4072cc:	bl	4014a0 <fwrite@plt>
  4072d0:	ldrsh	w0, [x19, #2]
  4072d4:	cbz	w0, 4072a0 <printf@plt+0x5d90>
  4072d8:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  4072dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4072e0:	mov	x2, #0xb                   	// #11
  4072e4:	add	x0, x0, #0x820
  4072e8:	ldr	x3, [x1, #432]
  4072ec:	mov	x1, #0x1                   	// #1
  4072f0:	bl	4014a0 <fwrite@plt>
  4072f4:	ldrb	w0, [x19, #45]
  4072f8:	cbz	w0, 4072a8 <printf@plt+0x5d98>
  4072fc:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  407300:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407304:	ldr	x19, [sp, #16]
  407308:	add	x0, x0, #0x830
  40730c:	ldp	x29, x30, [sp], #32
  407310:	mov	x2, #0x7                   	// #7
  407314:	ldr	x3, [x1, #432]
  407318:	mov	x1, #0x1                   	// #1
  40731c:	b	4014a0 <fwrite@plt>
  407320:	stp	x29, x30, [sp, #-32]!
  407324:	mov	x29, sp
  407328:	str	x19, [sp, #16]
  40732c:	mov	x19, x0
  407330:	ldr	x0, [x0, #56]
  407334:	bl	407150 <printf@plt+0x5c40>
  407338:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40733c:	ldr	x0, [x19, #64]
  407340:	ldr	x1, [x1, #432]
  407344:	bl	401260 <fputs@plt>
  407348:	ldr	x0, [x19, #56]
  40734c:	ldr	x19, [sp, #16]
  407350:	ldp	x29, x30, [sp], #32
  407354:	b	407280 <printf@plt+0x5d70>
  407358:	stp	x29, x30, [sp, #-64]!
  40735c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  407360:	add	x1, x1, #0x6d0
  407364:	mov	x29, sp
  407368:	ldr	w2, [x0, #40]
  40736c:	stp	x19, x20, [sp, #16]
  407370:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  407374:	add	x19, x19, #0x1e0
  407378:	str	x21, [sp, #32]
  40737c:	add	x21, x19, #0x50
  407380:	mov	x20, x0
  407384:	mov	x0, x21
  407388:	bl	401340 <sprintf@plt>
  40738c:	mov	x1, x21
  407390:	add	x0, sp, #0x30
  407394:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  407398:	add	x5, x19, #0x10
  40739c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4073a0:	mov	x4, x5
  4073a4:	mov	x3, x5
  4073a8:	mov	x2, x5
  4073ac:	add	x1, sp, #0x30
  4073b0:	add	x0, x0, #0x838
  4073b4:	bl	405ca0 <printf@plt+0x4790>
  4073b8:	add	x0, sp, #0x30
  4073bc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4073c0:	mov	x0, x20
  4073c4:	bl	407320 <printf@plt+0x5e10>
  4073c8:	ldp	x19, x20, [sp, #16]
  4073cc:	ldr	x21, [sp, #32]
  4073d0:	ldp	x29, x30, [sp], #64
  4073d4:	ret
  4073d8:	mov	x19, x0
  4073dc:	add	x0, sp, #0x30
  4073e0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4073e4:	mov	x0, x19
  4073e8:	bl	4014b0 <_Unwind_Resume@plt>
  4073ec:	nop
  4073f0:	stp	x29, x30, [sp, #-64]!
  4073f4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4073f8:	add	x1, x1, #0x6d0
  4073fc:	mov	x29, sp
  407400:	ldr	w2, [x0, #40]
  407404:	stp	x19, x20, [sp, #16]
  407408:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40740c:	add	x19, x19, #0x1e0
  407410:	str	x21, [sp, #32]
  407414:	add	x21, x19, #0x50
  407418:	mov	x20, x0
  40741c:	mov	x0, x21
  407420:	bl	401340 <sprintf@plt>
  407424:	mov	x1, x21
  407428:	add	x0, sp, #0x30
  40742c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  407430:	add	x5, x19, #0x10
  407434:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407438:	mov	x4, x5
  40743c:	mov	x3, x5
  407440:	mov	x2, x5
  407444:	add	x1, sp, #0x30
  407448:	add	x0, x0, #0x838
  40744c:	bl	405ca0 <printf@plt+0x4790>
  407450:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  407454:	add	x0, sp, #0x30
  407458:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40745c:	ldr	x3, [x19, #432]
  407460:	mov	x2, #0x2                   	// #2
  407464:	mov	x1, #0x1                   	// #1
  407468:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40746c:	add	x0, x0, #0x848
  407470:	bl	4014a0 <fwrite@plt>
  407474:	mov	x0, x20
  407478:	bl	407320 <printf@plt+0x5e10>
  40747c:	ldr	x1, [x19, #432]
  407480:	mov	w0, #0x2                   	// #2
  407484:	bl	401390 <fputc@plt>
  407488:	ldp	x19, x20, [sp, #16]
  40748c:	ldr	x21, [sp, #32]
  407490:	ldp	x29, x30, [sp], #64
  407494:	ret
  407498:	mov	x19, x0
  40749c:	add	x0, sp, #0x30
  4074a0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4074a4:	mov	x0, x19
  4074a8:	bl	4014b0 <_Unwind_Resume@plt>
  4074ac:	nop
  4074b0:	stp	x29, x30, [sp, #-64]!
  4074b4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4074b8:	add	x1, x1, #0x6d0
  4074bc:	mov	x29, sp
  4074c0:	ldr	w2, [x0, #40]
  4074c4:	stp	x19, x20, [sp, #16]
  4074c8:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4074cc:	add	x19, x19, #0x1e0
  4074d0:	str	x21, [sp, #32]
  4074d4:	add	x21, x19, #0x50
  4074d8:	mov	x20, x0
  4074dc:	mov	x0, x21
  4074e0:	bl	401340 <sprintf@plt>
  4074e4:	mov	x1, x21
  4074e8:	add	x0, sp, #0x30
  4074ec:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  4074f0:	add	x5, x19, #0x10
  4074f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4074f8:	mov	x4, x5
  4074fc:	mov	x3, x5
  407500:	mov	x2, x5
  407504:	add	x1, sp, #0x30
  407508:	add	x0, x0, #0x838
  40750c:	bl	405ca0 <printf@plt+0x4790>
  407510:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  407514:	add	x0, sp, #0x30
  407518:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40751c:	ldr	x3, [x19, #432]
  407520:	mov	x2, #0x2                   	// #2
  407524:	mov	x1, #0x1                   	// #1
  407528:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40752c:	add	x0, x0, #0x848
  407530:	bl	4014a0 <fwrite@plt>
  407534:	mov	x0, x20
  407538:	bl	407320 <printf@plt+0x5e10>
  40753c:	ldr	x3, [x19, #432]
  407540:	mov	x2, #0x2                   	// #2
  407544:	mov	x1, #0x1                   	// #1
  407548:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40754c:	add	x0, x0, #0x850
  407550:	bl	4014a0 <fwrite@plt>
  407554:	ldp	x19, x20, [sp, #16]
  407558:	ldr	x21, [sp, #32]
  40755c:	ldp	x29, x30, [sp], #64
  407560:	ret
  407564:	mov	x19, x0
  407568:	add	x0, sp, #0x30
  40756c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407570:	mov	x0, x19
  407574:	bl	4014b0 <_Unwind_Resume@plt>
  407578:	adrp	x2, 414000 <_ZdlPvm@@Base+0x33c8>
  40757c:	add	x2, x2, #0xff0
  407580:	stp	x2, xzr, [x0]
  407584:	str	w1, [x0, #16]
  407588:	strb	wzr, [x0, #20]
  40758c:	ret
  407590:	ret
  407594:	nop
  407598:	mov	x1, #0x18                  	// #24
  40759c:	b	410c38 <_ZdlPvm@@Base>
  4075a0:	stp	x29, x30, [sp, #-48]!
  4075a4:	adrp	x5, 415000 <_ZdlPvm@@Base+0x43c8>
  4075a8:	add	x5, x5, #0x28
  4075ac:	mov	x29, sp
  4075b0:	str	xzr, [x0, #8]
  4075b4:	stp	x19, x20, [sp, #16]
  4075b8:	mov	x19, x0
  4075bc:	mov	w20, w4
  4075c0:	str	w2, [x0, #16]
  4075c4:	strb	wzr, [x0, #20]
  4075c8:	str	x5, [x0], #24
  4075cc:	str	x21, [sp, #32]
  4075d0:	mov	x21, x3
  4075d4:	bl	410ed8 <_ZdlPvm@@Base+0x2a0>
  4075d8:	str	x21, [x19, #40]
  4075dc:	str	w20, [x19, #48]
  4075e0:	ldp	x19, x20, [sp, #16]
  4075e4:	ldr	x21, [sp, #32]
  4075e8:	ldp	x29, x30, [sp], #48
  4075ec:	ret
  4075f0:	adrp	x2, 415000 <_ZdlPvm@@Base+0x43c8>
  4075f4:	add	x2, x2, #0x60
  4075f8:	stp	x2, xzr, [x0]
  4075fc:	str	w1, [x0, #16]
  407600:	strb	wzr, [x0, #20]
  407604:	ret
  407608:	adrp	x2, 415000 <_ZdlPvm@@Base+0x43c8>
  40760c:	add	x2, x2, #0x98
  407610:	stp	x2, xzr, [x0]
  407614:	str	w1, [x0, #16]
  407618:	strb	wzr, [x0, #20]
  40761c:	ret
  407620:	stp	x29, x30, [sp, #-32]!
  407624:	mov	x29, sp
  407628:	stp	x19, x20, [sp, #16]
  40762c:	mov	x19, x0
  407630:	add	x20, x0, #0x18
  407634:	mov	x0, x20
  407638:	str	x5, [x19]
  40763c:	stp	w1, w2, [x19, #8]
  407640:	str	w3, [x19, #16]
  407644:	strb	w4, [x19, #20]
  407648:	bl	410d80 <_ZdlPvm@@Base+0x148>
  40764c:	add	x0, x19, #0x28
  407650:	bl	410d80 <_ZdlPvm@@Base+0x148>
  407654:	ldp	x19, x20, [sp, #16]
  407658:	ldp	x29, x30, [sp], #32
  40765c:	ret
  407660:	mov	x19, x0
  407664:	mov	x0, x20
  407668:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40766c:	mov	x0, x19
  407670:	bl	4014b0 <_Unwind_Resume@plt>
  407674:	nop
  407678:	stp	x29, x30, [sp, #-32]!
  40767c:	mov	x29, sp
  407680:	str	x19, [sp, #16]
  407684:	mov	x19, x0
  407688:	add	x0, x0, #0x28
  40768c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407690:	add	x0, x19, #0x18
  407694:	ldr	x19, [sp, #16]
  407698:	ldp	x29, x30, [sp], #32
  40769c:	b	410f48 <_ZdlPvm@@Base+0x310>
  4076a0:	stp	x29, x30, [sp, #-192]!
  4076a4:	mov	x29, sp
  4076a8:	stp	x19, x20, [sp, #16]
  4076ac:	mov	x19, x0
  4076b0:	ldr	w0, [x0, #8]
  4076b4:	add	x8, sp, #0xa8
  4076b8:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4076bc:	add	x20, x20, #0x1e0
  4076c0:	stp	x21, x22, [sp, #32]
  4076c4:	mov	x21, x1
  4076c8:	stp	x23, x24, [sp, #48]
  4076cc:	stp	x25, x26, [sp, #64]
  4076d0:	stp	x27, x28, [sp, #80]
  4076d4:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  4076d8:	add	x5, x20, #0x10
  4076dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4076e0:	add	x1, sp, #0xa8
  4076e4:	mov	x4, x5
  4076e8:	mov	x3, x5
  4076ec:	mov	x2, x5
  4076f0:	add	x0, x0, #0x858
  4076f4:	bl	405ca0 <printf@plt+0x4790>
  4076f8:	add	x0, sp, #0xa8
  4076fc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407700:	ldr	w1, [x21]
  407704:	ldr	w0, [x19, #12]
  407708:	sub	w1, w1, #0x1
  40770c:	cmp	w0, w1
  407710:	b.eq	407744 <printf@plt+0x6234>  // b.none
  407714:	add	x8, sp, #0xa8
  407718:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40771c:	add	x5, x20, #0x10
  407720:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407724:	mov	x4, x5
  407728:	mov	x3, x5
  40772c:	mov	x2, x5
  407730:	add	x1, sp, #0xa8
  407734:	add	x0, x0, #0x870
  407738:	bl	405ca0 <printf@plt+0x4790>
  40773c:	add	x0, sp, #0xa8
  407740:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407744:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  407748:	mov	x2, #0x3                   	// #3
  40774c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407750:	add	x0, x0, #0x880
  407754:	ldr	x3, [x1, #432]
  407758:	mov	x1, #0x1                   	// #1
  40775c:	add	x21, x20, #0x90
  407760:	adrp	x24, 412000 <_ZdlPvm@@Base+0x13c8>
  407764:	add	x24, x24, #0x888
  407768:	bl	4014a0 <fwrite@plt>
  40776c:	ldr	w0, [x19, #8]
  407770:	add	x8, sp, #0x98
  407774:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  407778:	ldr	w2, [x19, #8]
  40777c:	mov	x1, x24
  407780:	mov	x0, x21
  407784:	bl	401340 <sprintf@plt>
  407788:	mov	x1, x21
  40778c:	add	x0, sp, #0xa8
  407790:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  407794:	add	x5, x20, #0x10
  407798:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40779c:	mov	x4, x5
  4077a0:	mov	x3, x5
  4077a4:	add	x0, x0, #0x890
  4077a8:	add	x2, sp, #0xa8
  4077ac:	add	x1, sp, #0x98
  4077b0:	bl	405ca0 <printf@plt+0x4790>
  4077b4:	add	x0, sp, #0xa8
  4077b8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4077bc:	add	x0, sp, #0x98
  4077c0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4077c4:	ldrb	w0, [x19, #20]
  4077c8:	cbz	w0, 4079ac <printf@plt+0x649c>
  4077cc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4077d0:	add	x0, x0, #0x7a0
  4077d4:	mov	x23, x0
  4077d8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4077dc:	add	x1, x1, #0x8b8
  4077e0:	stp	x0, x1, [sp, #168]
  4077e4:	str	xzr, [sp, #184]
  4077e8:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  4077ec:	adrp	x27, 412000 <_ZdlPvm@@Base+0x13c8>
  4077f0:	adrp	x26, 412000 <_ZdlPvm@@Base+0x13c8>
  4077f4:	adrp	x28, 412000 <_ZdlPvm@@Base+0x13c8>
  4077f8:	adrp	x25, 412000 <_ZdlPvm@@Base+0x13c8>
  4077fc:	add	x0, x28, #0x8d0
  407800:	add	x22, sp, #0xa8
  407804:	add	x21, x21, #0x1b0
  407808:	add	x27, x27, #0x8c0
  40780c:	add	x26, x26, #0x710
  407810:	add	x25, x25, #0x8d8
  407814:	str	x0, [sp, #104]
  407818:	b	407918 <printf@plt+0x6408>
  40781c:	ldr	x1, [x21]
  407820:	add	x4, x20, #0x80
  407824:	mov	w0, #0x27                  	// #39
  407828:	str	x4, [sp, #96]
  40782c:	add	x28, x20, #0x90
  407830:	bl	401390 <fputc@plt>
  407834:	ldr	w2, [x19, #16]
  407838:	mov	x1, x26
  40783c:	ldr	x4, [sp, #96]
  407840:	mov	x0, x4
  407844:	bl	401340 <sprintf@plt>
  407848:	ldr	x4, [sp, #96]
  40784c:	add	x0, sp, #0x78
  407850:	mov	x1, x4
  407854:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  407858:	ldr	w2, [x19, #8]
  40785c:	mov	x1, x24
  407860:	mov	x0, x28
  407864:	bl	401340 <sprintf@plt>
  407868:	mov	x1, x28
  40786c:	add	x0, sp, #0x88
  407870:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  407874:	mov	x1, x23
  407878:	add	x0, sp, #0x98
  40787c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  407880:	add	x5, x20, #0x10
  407884:	add	x3, sp, #0x98
  407888:	mov	x4, x5
  40788c:	add	x2, sp, #0x88
  407890:	add	x1, sp, #0x78
  407894:	mov	x0, x25
  407898:	bl	405ca0 <printf@plt+0x4790>
  40789c:	add	x0, sp, #0x98
  4078a0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4078a4:	add	x0, sp, #0x88
  4078a8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4078ac:	add	x0, sp, #0x78
  4078b0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4078b4:	ldr	w0, [x19, #48]
  4078b8:	cbnz	w0, 407954 <printf@plt+0x6444>
  4078bc:	ldr	w0, [x19, #32]
  4078c0:	cbz	w0, 4078f8 <printf@plt+0x63e8>
  4078c4:	ldr	w0, [x19, #8]
  4078c8:	add	x8, sp, #0x98
  4078cc:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  4078d0:	add	x5, x20, #0x10
  4078d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4078d8:	mov	x4, x5
  4078dc:	mov	x3, x5
  4078e0:	add	x2, sp, #0x98
  4078e4:	add	x0, x0, #0x910
  4078e8:	add	x1, x19, #0x18
  4078ec:	bl	405ca0 <printf@plt+0x4790>
  4078f0:	add	x0, sp, #0x98
  4078f4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4078f8:	ldr	x3, [x21]
  4078fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407900:	mov	x2, #0x5                   	// #5
  407904:	add	x0, x0, #0x930
  407908:	mov	x1, #0x1                   	// #1
  40790c:	bl	4014a0 <fwrite@plt>
  407910:	ldr	x23, [x22, #8]!
  407914:	cbz	x23, 407978 <printf@plt+0x6468>
  407918:	ldr	x3, [x21]
  40791c:	mov	x0, x27
  407920:	mov	x2, #0xe                   	// #14
  407924:	mov	x1, #0x1                   	// #1
  407928:	bl	4014a0 <fwrite@plt>
  40792c:	ldr	w0, [x19, #48]
  407930:	cbz	w0, 40781c <printf@plt+0x630c>
  407934:	ldr	x0, [sp, #104]
  407938:	add	x5, x20, #0x10
  40793c:	add	x1, x19, #0x28
  407940:	mov	x4, x5
  407944:	mov	x3, x5
  407948:	mov	x2, x5
  40794c:	bl	405ca0 <printf@plt+0x4790>
  407950:	b	40781c <printf@plt+0x630c>
  407954:	add	x5, x20, #0x10
  407958:	add	x1, x19, #0x28
  40795c:	mov	x4, x5
  407960:	mov	x3, x5
  407964:	mov	x2, x5
  407968:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40796c:	add	x0, x0, #0x908
  407970:	bl	405ca0 <printf@plt+0x4790>
  407974:	b	4078bc <printf@plt+0x63ac>
  407978:	ldr	x3, [x21]
  40797c:	mov	x2, #0x4                   	// #4
  407980:	mov	x1, #0x1                   	// #1
  407984:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407988:	add	x0, x0, #0x938
  40798c:	bl	4014a0 <fwrite@plt>
  407990:	ldp	x19, x20, [sp, #16]
  407994:	ldp	x21, x22, [sp, #32]
  407998:	ldp	x23, x24, [sp, #48]
  40799c:	ldp	x25, x26, [sp, #64]
  4079a0:	ldp	x27, x28, [sp, #80]
  4079a4:	ldp	x29, x30, [sp], #192
  4079a8:	ret
  4079ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x43c8>
  4079b0:	add	x0, x0, #0xf0
  4079b4:	mov	x23, x0
  4079b8:	stp	x0, xzr, [sp, #168]
  4079bc:	b	4077e8 <printf@plt+0x62d8>
  4079c0:	mov	x19, x0
  4079c4:	add	x0, sp, #0xa8
  4079c8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4079cc:	mov	x0, x19
  4079d0:	bl	4014b0 <_Unwind_Resume@plt>
  4079d4:	mov	x19, x0
  4079d8:	add	x0, sp, #0x98
  4079dc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4079e0:	mov	x0, x19
  4079e4:	bl	4014b0 <_Unwind_Resume@plt>
  4079e8:	mov	x19, x0
  4079ec:	add	x0, sp, #0x98
  4079f0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4079f4:	add	x0, sp, #0x88
  4079f8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4079fc:	add	x0, sp, #0x78
  407a00:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407a04:	mov	x0, x19
  407a08:	bl	4014b0 <_Unwind_Resume@plt>
  407a0c:	mov	x19, x0
  407a10:	b	4079f4 <printf@plt+0x64e4>
  407a14:	mov	x19, x0
  407a18:	b	4079fc <printf@plt+0x64ec>
  407a1c:	mov	x19, x0
  407a20:	add	x0, sp, #0xa8
  407a24:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407a28:	b	4079d8 <printf@plt+0x64c8>
  407a2c:	mov	x19, x0
  407a30:	b	4079d8 <printf@plt+0x64c8>
  407a34:	b	4079c0 <printf@plt+0x64b0>
  407a38:	stp	x29, x30, [sp, #-192]!
  407a3c:	mov	x29, sp
  407a40:	stp	x19, x20, [sp, #16]
  407a44:	mov	x19, x0
  407a48:	ldr	w0, [x0, #8]
  407a4c:	add	x8, sp, #0x98
  407a50:	stp	x21, x22, [sp, #32]
  407a54:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  407a58:	stp	x23, x24, [sp, #48]
  407a5c:	add	x20, x20, #0x1e0
  407a60:	add	x21, x20, #0x90
  407a64:	stp	x25, x26, [sp, #64]
  407a68:	adrp	x24, 412000 <_ZdlPvm@@Base+0x13c8>
  407a6c:	add	x24, x24, #0x888
  407a70:	stp	x27, x28, [sp, #80]
  407a74:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  407a78:	ldr	w2, [x19, #8]
  407a7c:	mov	x1, x24
  407a80:	mov	x0, x21
  407a84:	bl	401340 <sprintf@plt>
  407a88:	mov	x1, x21
  407a8c:	add	x0, sp, #0xa8
  407a90:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  407a94:	add	x5, x20, #0x10
  407a98:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407a9c:	mov	x4, x5
  407aa0:	mov	x3, x5
  407aa4:	add	x0, x0, #0x940
  407aa8:	add	x2, sp, #0xa8
  407aac:	add	x1, sp, #0x98
  407ab0:	bl	405ca0 <printf@plt+0x4790>
  407ab4:	add	x0, sp, #0xa8
  407ab8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407abc:	add	x0, sp, #0x98
  407ac0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407ac4:	ldrb	w0, [x19, #20]
  407ac8:	cbz	w0, 407c94 <printf@plt+0x6784>
  407acc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407ad0:	add	x0, x0, #0x7a0
  407ad4:	mov	x22, x0
  407ad8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  407adc:	add	x1, x1, #0x8b8
  407ae0:	stp	x0, x1, [sp, #168]
  407ae4:	str	xzr, [sp, #184]
  407ae8:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  407aec:	adrp	x27, 412000 <_ZdlPvm@@Base+0x13c8>
  407af0:	adrp	x26, 412000 <_ZdlPvm@@Base+0x13c8>
  407af4:	adrp	x28, 412000 <_ZdlPvm@@Base+0x13c8>
  407af8:	adrp	x25, 412000 <_ZdlPvm@@Base+0x13c8>
  407afc:	add	x0, x28, #0x8d0
  407b00:	add	x23, sp, #0xa8
  407b04:	add	x21, x21, #0x1b0
  407b08:	add	x27, x27, #0x988
  407b0c:	add	x26, x26, #0x710
  407b10:	add	x25, x25, #0x9b0
  407b14:	str	x0, [sp, #104]
  407b18:	b	407c18 <printf@plt+0x6708>
  407b1c:	ldr	x1, [x21]
  407b20:	add	x4, x20, #0x80
  407b24:	mov	w0, #0x27                  	// #39
  407b28:	str	x4, [sp, #96]
  407b2c:	add	x28, x20, #0x90
  407b30:	bl	401390 <fputc@plt>
  407b34:	ldr	w2, [x19, #16]
  407b38:	mov	x1, x26
  407b3c:	ldr	x4, [sp, #96]
  407b40:	mov	x0, x4
  407b44:	bl	401340 <sprintf@plt>
  407b48:	ldr	x4, [sp, #96]
  407b4c:	add	x0, sp, #0x78
  407b50:	mov	x1, x4
  407b54:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  407b58:	ldr	w2, [x19, #8]
  407b5c:	mov	x1, x24
  407b60:	mov	x0, x28
  407b64:	bl	401340 <sprintf@plt>
  407b68:	mov	x1, x28
  407b6c:	add	x0, sp, #0x88
  407b70:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  407b74:	mov	x1, x22
  407b78:	add	x0, sp, #0x98
  407b7c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  407b80:	add	x5, x20, #0x10
  407b84:	add	x3, sp, #0x98
  407b88:	mov	x4, x5
  407b8c:	add	x2, sp, #0x88
  407b90:	add	x1, sp, #0x78
  407b94:	mov	x0, x25
  407b98:	bl	405ca0 <printf@plt+0x4790>
  407b9c:	add	x0, sp, #0x98
  407ba0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407ba4:	add	x0, sp, #0x88
  407ba8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407bac:	add	x0, sp, #0x78
  407bb0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407bb4:	ldr	w0, [x19, #48]
  407bb8:	cbnz	w0, 407c54 <printf@plt+0x6744>
  407bbc:	ldr	w0, [x19, #32]
  407bc0:	cbz	w0, 407bf8 <printf@plt+0x66e8>
  407bc4:	ldr	w0, [x19, #8]
  407bc8:	add	x8, sp, #0x98
  407bcc:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  407bd0:	add	x5, x20, #0x10
  407bd4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407bd8:	mov	x4, x5
  407bdc:	mov	x3, x5
  407be0:	add	x2, sp, #0x98
  407be4:	add	x0, x0, #0x9e8
  407be8:	add	x1, x19, #0x18
  407bec:	bl	405ca0 <printf@plt+0x4790>
  407bf0:	add	x0, sp, #0x98
  407bf4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407bf8:	ldr	x3, [x21]
  407bfc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407c00:	mov	x2, #0x5                   	// #5
  407c04:	add	x0, x0, #0x930
  407c08:	mov	x1, #0x1                   	// #1
  407c0c:	bl	4014a0 <fwrite@plt>
  407c10:	ldr	x22, [x23, #8]!
  407c14:	cbz	x22, 407c78 <printf@plt+0x6768>
  407c18:	ldr	x3, [x21]
  407c1c:	mov	x0, x27
  407c20:	mov	x2, #0x22                  	// #34
  407c24:	mov	x1, #0x1                   	// #1
  407c28:	bl	4014a0 <fwrite@plt>
  407c2c:	ldr	w0, [x19, #48]
  407c30:	cbz	w0, 407b1c <printf@plt+0x660c>
  407c34:	ldr	x0, [sp, #104]
  407c38:	add	x5, x20, #0x10
  407c3c:	add	x1, x19, #0x28
  407c40:	mov	x4, x5
  407c44:	mov	x3, x5
  407c48:	mov	x2, x5
  407c4c:	bl	405ca0 <printf@plt+0x4790>
  407c50:	b	407b1c <printf@plt+0x660c>
  407c54:	add	x5, x20, #0x10
  407c58:	add	x1, x19, #0x28
  407c5c:	mov	x4, x5
  407c60:	mov	x3, x5
  407c64:	mov	x2, x5
  407c68:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  407c6c:	add	x0, x0, #0x908
  407c70:	bl	405ca0 <printf@plt+0x4790>
  407c74:	b	407bbc <printf@plt+0x66ac>
  407c78:	ldp	x19, x20, [sp, #16]
  407c7c:	ldp	x21, x22, [sp, #32]
  407c80:	ldp	x23, x24, [sp, #48]
  407c84:	ldp	x25, x26, [sp, #64]
  407c88:	ldp	x27, x28, [sp, #80]
  407c8c:	ldp	x29, x30, [sp], #192
  407c90:	ret
  407c94:	adrp	x0, 415000 <_ZdlPvm@@Base+0x43c8>
  407c98:	add	x0, x0, #0xf0
  407c9c:	mov	x22, x0
  407ca0:	stp	x0, xzr, [sp, #168]
  407ca4:	b	407ae8 <printf@plt+0x65d8>
  407ca8:	mov	x19, x0
  407cac:	b	407cf0 <printf@plt+0x67e0>
  407cb0:	mov	x19, x0
  407cb4:	b	407cf0 <printf@plt+0x67e0>
  407cb8:	mov	x19, x0
  407cbc:	add	x0, sp, #0x98
  407cc0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407cc4:	add	x0, sp, #0x88
  407cc8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407ccc:	add	x0, sp, #0x78
  407cd0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407cd4:	mov	x0, x19
  407cd8:	bl	4014b0 <_Unwind_Resume@plt>
  407cdc:	mov	x19, x0
  407ce0:	b	407ccc <printf@plt+0x67bc>
  407ce4:	mov	x19, x0
  407ce8:	add	x0, sp, #0xa8
  407cec:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407cf0:	add	x0, sp, #0x98
  407cf4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407cf8:	mov	x0, x19
  407cfc:	bl	4014b0 <_Unwind_Resume@plt>
  407d00:	mov	x19, x0
  407d04:	b	407cc4 <printf@plt+0x67b4>
  407d08:	stp	x29, x30, [sp, #-80]!
  407d0c:	mov	x5, x0
  407d10:	mov	x29, sp
  407d14:	stp	x19, x20, [sp, #16]
  407d18:	mov	x19, x0
  407d1c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  407d20:	stp	x21, x22, [sp, #32]
  407d24:	sxtw	x21, w1
  407d28:	mov	x22, #0x8                   	// #8
  407d2c:	stp	x23, x24, [sp, #48]
  407d30:	cmp	x21, x0
  407d34:	str	x25, [sp, #64]
  407d38:	sub	x25, x21, #0x1
  407d3c:	stp	wzr, w1, [x19]
  407d40:	add	x1, x22, w1, sxtw #4
  407d44:	str	w3, [x19, #8]
  407d48:	csinv	x22, x1, xzr, ls  // ls = plast
  407d4c:	strb	w4, [x19, #14]
  407d50:	mov	x0, x22
  407d54:	stp	xzr, xzr, [x19, #16]
  407d58:	mov	x20, x25
  407d5c:	str	xzr, [x19, #32]
  407d60:	str	xzr, [x5, #40]!
  407d64:	stp	xzr, xzr, [x19, #64]
  407d68:	stp	x5, xzr, [x19, #48]
  407d6c:	stp	xzr, xzr, [x19, #104]
  407d70:	str	w2, [x19, #120]
  407d74:	bl	401250 <_Znam@plt>
  407d78:	mov	x23, x0
  407d7c:	mov	x24, x0
  407d80:	str	x21, [x23], #8
  407d84:	mov	x21, x23
  407d88:	tbnz	x25, #63, 407da8 <printf@plt+0x6898>
  407d8c:	nop
  407d90:	mov	x0, x21
  407d94:	bl	410d80 <_ZdlPvm@@Base+0x148>
  407d98:	sub	x20, x20, #0x1
  407d9c:	add	x21, x21, #0x10
  407da0:	cmn	x20, #0x1
  407da4:	b.ne	407d90 <printf@plt+0x6880>  // b.any
  407da8:	ldr	w1, [x19, #4]
  407dac:	mov	x0, #0x0                   	// #0
  407db0:	str	x23, [x19, #80]
  407db4:	cmp	w1, #0x1
  407db8:	b.le	407dcc <printf@plt+0x68bc>
  407dbc:	sub	w0, w1, #0x1
  407dc0:	sbfiz	x0, x0, #2, #32
  407dc4:	bl	401250 <_Znam@plt>
  407dc8:	ldr	w1, [x19, #4]
  407dcc:	str	x0, [x19, #88]
  407dd0:	sxtw	x0, w1
  407dd4:	bl	401250 <_Znam@plt>
  407dd8:	mov	x1, x0
  407ddc:	ldrsw	x0, [x19, #4]
  407de0:	str	x1, [x19, #96]
  407de4:	bl	401250 <_Znam@plt>
  407de8:	str	x0, [x19, #128]
  407dec:	ldr	w1, [x19, #4]
  407df0:	mov	x0, #0x0                   	// #0
  407df4:	cmp	w1, #0x0
  407df8:	b.le	407e50 <printf@plt+0x6940>
  407dfc:	nop
  407e00:	ldr	x1, [x19, #96]
  407e04:	strb	wzr, [x1, x0]
  407e08:	ldr	x1, [x19, #128]
  407e0c:	strb	wzr, [x1, x0]
  407e10:	add	x0, x0, #0x1
  407e14:	ldr	w1, [x19, #4]
  407e18:	cmp	w1, w0
  407e1c:	b.gt	407e00 <printf@plt+0x68f0>
  407e20:	cmp	w1, #0x1
  407e24:	b.le	407e50 <printf@plt+0x6940>
  407e28:	ldr	x3, [x19, #88]
  407e2c:	mov	x0, #0x0                   	// #0
  407e30:	mov	w2, #0x3                   	// #3
  407e34:	nop
  407e38:	str	w2, [x3, x0, lsl #2]
  407e3c:	add	x0, x0, #0x1
  407e40:	ldr	w1, [x19, #4]
  407e44:	sub	w1, w1, #0x1
  407e48:	cmp	w1, w0
  407e4c:	b.gt	407e38 <printf@plt+0x6928>
  407e50:	strh	wzr, [x19, #12]
  407e54:	ldp	x19, x20, [sp, #16]
  407e58:	ldp	x21, x22, [sp, #32]
  407e5c:	ldp	x23, x24, [sp, #48]
  407e60:	ldr	x25, [sp, #64]
  407e64:	ldp	x29, x30, [sp], #80
  407e68:	ret
  407e6c:	sub	x19, x25, x20
  407e70:	mov	x20, x0
  407e74:	add	x19, x23, x19, lsl #4
  407e78:	cmp	x19, x23
  407e7c:	b.ne	407e94 <printf@plt+0x6984>  // b.any
  407e80:	mov	x1, x22
  407e84:	mov	x0, x24
  407e88:	bl	401500 <_ZdaPvm@plt>
  407e8c:	mov	x0, x20
  407e90:	bl	4014b0 <_Unwind_Resume@plt>
  407e94:	sub	x19, x19, #0x10
  407e98:	mov	x0, x19
  407e9c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407ea0:	b	407e78 <printf@plt+0x6968>
  407ea4:	nop
  407ea8:	stp	x29, x30, [sp, #-48]!
  407eac:	mov	x29, sp
  407eb0:	stp	x19, x20, [sp, #16]
  407eb4:	mov	x19, x0
  407eb8:	ldr	w0, [x0]
  407ebc:	str	x21, [sp, #32]
  407ec0:	mov	x20, #0x0                   	// #0
  407ec4:	cmp	w0, #0x0
  407ec8:	b.le	407f04 <printf@plt+0x69f4>
  407ecc:	nop
  407ed0:	ldr	x0, [x19, #56]
  407ed4:	lsl	x21, x20, #3
  407ed8:	ldr	x0, [x0, x20, lsl #3]
  407edc:	add	x20, x20, #0x1
  407ee0:	cbz	x0, 407ee8 <printf@plt+0x69d8>
  407ee4:	bl	4013e0 <_ZdaPv@plt>
  407ee8:	ldr	x0, [x19, #64]
  407eec:	ldr	x0, [x0, x21]
  407ef0:	cbz	x0, 407ef8 <printf@plt+0x69e8>
  407ef4:	bl	4013e0 <_ZdaPv@plt>
  407ef8:	ldr	w0, [x19]
  407efc:	cmp	w0, w20
  407f00:	b.gt	407ed0 <printf@plt+0x69c0>
  407f04:	ldr	x0, [x19, #56]
  407f08:	cbz	x0, 407f10 <printf@plt+0x6a00>
  407f0c:	bl	4013e0 <_ZdaPv@plt>
  407f10:	ldr	x0, [x19, #64]
  407f14:	cbz	x0, 407f1c <printf@plt+0x6a0c>
  407f18:	bl	4013e0 <_ZdaPv@plt>
  407f1c:	ldr	x0, [x19, #40]
  407f20:	cbz	x0, 407f40 <printf@plt+0x6a30>
  407f24:	nop
  407f28:	ldp	x1, x2, [x0]
  407f2c:	ldr	x1, [x1, #8]
  407f30:	str	x2, [x19, #40]
  407f34:	blr	x1
  407f38:	ldr	x0, [x19, #40]
  407f3c:	cbnz	x0, 407f28 <printf@plt+0x6a18>
  407f40:	ldr	x0, [x19, #80]
  407f44:	cbz	x0, 407f90 <printf@plt+0x6a80>
  407f48:	ldur	x1, [x0, #-8]
  407f4c:	lsl	x1, x1, #4
  407f50:	add	x20, x0, x1
  407f54:	cmp	x0, x20
  407f58:	b.eq	407f84 <printf@plt+0x6a74>  // b.none
  407f5c:	nop
  407f60:	mov	x21, x20
  407f64:	sub	x20, x20, #0x10
  407f68:	mov	x0, x20
  407f6c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407f70:	ldr	x0, [x19, #80]
  407f74:	cmp	x0, x20
  407f78:	b.ne	407f60 <printf@plt+0x6a50>  // b.any
  407f7c:	ldur	x1, [x21, #-24]
  407f80:	lsl	x1, x1, #4
  407f84:	add	x1, x1, #0x8
  407f88:	sub	x0, x20, #0x8
  407f8c:	bl	401500 <_ZdaPvm@plt>
  407f90:	ldr	x0, [x19, #88]
  407f94:	cbz	x0, 407f9c <printf@plt+0x6a8c>
  407f98:	bl	4013e0 <_ZdaPv@plt>
  407f9c:	ldr	x0, [x19, #96]
  407fa0:	cbz	x0, 407fa8 <printf@plt+0x6a98>
  407fa4:	bl	4013e0 <_ZdaPv@plt>
  407fa8:	ldr	x0, [x19, #128]
  407fac:	cbz	x0, 407fb4 <printf@plt+0x6aa4>
  407fb0:	bl	4013e0 <_ZdaPv@plt>
  407fb4:	ldr	x0, [x19, #24]
  407fb8:	cbz	x0, 407fd8 <printf@plt+0x6ac8>
  407fbc:	nop
  407fc0:	ldp	x1, x2, [x0]
  407fc4:	ldr	x1, [x1, #16]
  407fc8:	str	x2, [x19, #24]
  407fcc:	blr	x1
  407fd0:	ldr	x0, [x19, #24]
  407fd4:	cbnz	x0, 407fc0 <printf@plt+0x6ab0>
  407fd8:	ldr	x20, [x19, #16]
  407fdc:	cbz	x20, 40800c <printf@plt+0x6afc>
  407fe0:	mov	x0, x20
  407fe4:	ldr	x1, [x0], #40
  407fe8:	str	x1, [x19, #16]
  407fec:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407ff0:	add	x0, x20, #0x18
  407ff4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  407ff8:	mov	x0, x20
  407ffc:	mov	x1, #0x38                  	// #56
  408000:	bl	410c38 <_ZdlPvm@@Base>
  408004:	ldr	x20, [x19, #16]
  408008:	cbnz	x20, 407fe0 <printf@plt+0x6ad0>
  40800c:	ldr	x0, [x19, #72]
  408010:	cbz	x0, 40802c <printf@plt+0x6b1c>
  408014:	bl	4013e0 <_ZdaPv@plt>
  408018:	b	40802c <printf@plt+0x6b1c>
  40801c:	ldr	x1, [x0]
  408020:	str	x1, [x19, #32]
  408024:	mov	x1, #0x10                  	// #16
  408028:	bl	410c38 <_ZdlPvm@@Base>
  40802c:	ldr	x0, [x19, #32]
  408030:	cbnz	x0, 40801c <printf@plt+0x6b0c>
  408034:	ldp	x19, x20, [sp, #16]
  408038:	ldr	x21, [sp, #32]
  40803c:	ldp	x29, x30, [sp], #48
  408040:	ret
  408044:	nop
  408048:	strb	w1, [x0, #12]
  40804c:	strb	w2, [x0, #13]
  408050:	ret
  408054:	nop
  408058:	stp	x29, x30, [sp, #-48]!
  40805c:	mov	x29, sp
  408060:	stp	x19, x20, [sp, #16]
  408064:	mov	x20, x0
  408068:	mov	w19, w1
  40806c:	str	x21, [sp, #32]
  408070:	mov	x21, x2
  408074:	tbnz	w1, #31, 4080a0 <printf@plt+0x6b90>
  408078:	ldr	w0, [x0, #4]
  40807c:	cmp	w0, w1
  408080:	b.le	4080a0 <printf@plt+0x6b90>
  408084:	ldr	x0, [x20, #80]
  408088:	mov	x1, x21
  40808c:	ldr	x21, [sp, #32]
  408090:	add	x0, x0, w19, sxtw #4
  408094:	ldp	x19, x20, [sp, #16]
  408098:	ldp	x29, x30, [sp], #48
  40809c:	b	410f58 <_ZdlPvm@@Base+0x320>
  4080a0:	mov	w0, #0x510                 	// #1296
  4080a4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4080a8:	add	x1, x1, #0x5a0
  4080ac:	bl	40f1f8 <printf@plt+0xdce8>
  4080b0:	ldr	x0, [x20, #80]
  4080b4:	mov	x1, x21
  4080b8:	ldr	x21, [sp, #32]
  4080bc:	add	x0, x0, w19, sxtw #4
  4080c0:	ldp	x19, x20, [sp, #16]
  4080c4:	ldp	x29, x30, [sp], #48
  4080c8:	b	410f58 <_ZdlPvm@@Base+0x320>
  4080cc:	nop
  4080d0:	stp	x29, x30, [sp, #-48]!
  4080d4:	mov	x29, sp
  4080d8:	stp	x19, x20, [sp, #16]
  4080dc:	mov	x20, x0
  4080e0:	mov	w19, w1
  4080e4:	str	x21, [sp, #32]
  4080e8:	mov	w21, w2
  4080ec:	tbnz	w1, #31, 408118 <printf@plt+0x6c08>
  4080f0:	ldr	w0, [x0, #4]
  4080f4:	sub	w0, w0, #0x1
  4080f8:	cmp	w0, w1
  4080fc:	b.le	408118 <printf@plt+0x6c08>
  408100:	ldr	x0, [x20, #88]
  408104:	str	w21, [x0, w19, sxtw #2]
  408108:	ldp	x19, x20, [sp, #16]
  40810c:	ldr	x21, [sp, #32]
  408110:	ldp	x29, x30, [sp], #48
  408114:	ret
  408118:	mov	w0, #0x516                 	// #1302
  40811c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  408120:	add	x1, x1, #0x5a0
  408124:	bl	40f1f8 <printf@plt+0xdce8>
  408128:	ldr	x0, [x20, #88]
  40812c:	str	w21, [x0, w19, sxtw #2]
  408130:	ldp	x19, x20, [sp, #16]
  408134:	ldr	x21, [sp, #32]
  408138:	ldp	x29, x30, [sp], #48
  40813c:	ret
  408140:	stp	x29, x30, [sp, #-32]!
  408144:	mov	x29, sp
  408148:	stp	x19, x20, [sp, #16]
  40814c:	mov	x20, x0
  408150:	mov	w19, w1
  408154:	tbnz	w1, #31, 40817c <printf@plt+0x6c6c>
  408158:	ldr	w0, [x0, #4]
  40815c:	cmp	w0, w1
  408160:	b.le	40817c <printf@plt+0x6c6c>
  408164:	ldr	x0, [x20, #96]
  408168:	mov	w1, #0x1                   	// #1
  40816c:	strb	w1, [x0, w19, sxtw]
  408170:	ldp	x19, x20, [sp, #16]
  408174:	ldp	x29, x30, [sp], #32
  408178:	ret
  40817c:	mov	w0, #0x51c                 	// #1308
  408180:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  408184:	add	x1, x1, #0x5a0
  408188:	bl	40f1f8 <printf@plt+0xdce8>
  40818c:	ldr	x0, [x20, #96]
  408190:	mov	w1, #0x1                   	// #1
  408194:	strb	w1, [x0, w19, sxtw]
  408198:	ldp	x19, x20, [sp, #16]
  40819c:	ldp	x29, x30, [sp], #32
  4081a0:	ret
  4081a4:	nop
  4081a8:	stp	x29, x30, [sp, #-32]!
  4081ac:	mov	x29, sp
  4081b0:	stp	x19, x20, [sp, #16]
  4081b4:	mov	x20, x0
  4081b8:	mov	w19, w1
  4081bc:	tbnz	w1, #31, 4081e4 <printf@plt+0x6cd4>
  4081c0:	ldr	w0, [x0, #4]
  4081c4:	cmp	w0, w1
  4081c8:	b.le	4081e4 <printf@plt+0x6cd4>
  4081cc:	ldr	x0, [x20, #128]
  4081d0:	mov	w1, #0x1                   	// #1
  4081d4:	strb	w1, [x0, w19, sxtw]
  4081d8:	ldp	x19, x20, [sp, #16]
  4081dc:	ldp	x29, x30, [sp], #32
  4081e0:	ret
  4081e4:	mov	w0, #0x522                 	// #1314
  4081e8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4081ec:	add	x1, x1, #0x5a0
  4081f0:	bl	40f1f8 <printf@plt+0xdce8>
  4081f4:	ldr	x0, [x20, #128]
  4081f8:	mov	w1, #0x1                   	// #1
  4081fc:	strb	w1, [x0, w19, sxtw]
  408200:	ldp	x19, x20, [sp, #16]
  408204:	ldp	x29, x30, [sp], #32
  408208:	ret
  40820c:	nop
  408210:	ldr	x2, [x0, #24]
  408214:	cbz	x2, 408230 <printf@plt+0x6d20>
  408218:	mov	x0, x2
  40821c:	ldr	x2, [x2, #8]
  408220:	cbnz	x2, 408218 <printf@plt+0x6d08>
  408224:	add	x0, x0, #0x8
  408228:	str	x1, [x0]
  40822c:	ret
  408230:	add	x0, x0, #0x18
  408234:	str	x1, [x0]
  408238:	ret
  40823c:	nop
  408240:	stp	x29, x30, [sp, #-64]!
  408244:	mov	x29, sp
  408248:	stp	x19, x20, [sp, #16]
  40824c:	mov	x19, x0
  408250:	mov	x0, #0x38                  	// #56
  408254:	stp	x21, x22, [sp, #32]
  408258:	mov	x22, x3
  40825c:	mov	w21, w4
  408260:	stp	x23, x24, [sp, #48]
  408264:	mov	w23, w1
  408268:	mov	x24, x2
  40826c:	bl	410bd0 <_Znwm@@Base>
  408270:	str	xzr, [x0, #8]
  408274:	adrp	x3, 415000 <_ZdlPvm@@Base+0x43c8>
  408278:	add	x3, x3, #0x28
  40827c:	str	w23, [x0, #16]
  408280:	mov	x20, x0
  408284:	strb	wzr, [x0, #20]
  408288:	mov	x1, x24
  40828c:	str	x3, [x0], #24
  408290:	bl	410ed8 <_ZdlPvm@@Base+0x2a0>
  408294:	ldr	x1, [x19, #24]
  408298:	str	x22, [x20, #40]
  40829c:	str	w21, [x20, #48]
  4082a0:	cbz	x1, 4082d0 <printf@plt+0x6dc0>
  4082a4:	nop
  4082a8:	mov	x2, x1
  4082ac:	ldr	x1, [x1, #8]
  4082b0:	cbnz	x1, 4082a8 <printf@plt+0x6d98>
  4082b4:	add	x2, x2, #0x8
  4082b8:	ldp	x21, x22, [sp, #32]
  4082bc:	ldp	x23, x24, [sp, #48]
  4082c0:	str	x20, [x2]
  4082c4:	ldp	x19, x20, [sp, #16]
  4082c8:	ldp	x29, x30, [sp], #64
  4082cc:	ret
  4082d0:	add	x2, x19, #0x18
  4082d4:	ldp	x21, x22, [sp, #32]
  4082d8:	ldp	x23, x24, [sp, #48]
  4082dc:	str	x20, [x2]
  4082e0:	ldp	x19, x20, [sp, #16]
  4082e4:	ldp	x29, x30, [sp], #64
  4082e8:	ret
  4082ec:	mov	x1, #0x38                  	// #56
  4082f0:	mov	x19, x0
  4082f4:	mov	x0, x20
  4082f8:	bl	410c38 <_ZdlPvm@@Base>
  4082fc:	mov	x0, x19
  408300:	bl	4014b0 <_Unwind_Resume@plt>
  408304:	nop
  408308:	stp	x29, x30, [sp, #-32]!
  40830c:	mov	x29, sp
  408310:	stp	x19, x20, [sp, #16]
  408314:	mov	x19, x0
  408318:	mov	w20, w1
  40831c:	mov	x0, #0x18                  	// #24
  408320:	bl	410bd0 <_Znwm@@Base>
  408324:	ldr	x2, [x19, #24]
  408328:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40832c:	add	x1, x1, #0x60
  408330:	stp	x1, xzr, [x0]
  408334:	str	w20, [x0, #16]
  408338:	strb	wzr, [x0, #20]
  40833c:	cbz	x2, 408360 <printf@plt+0x6e50>
  408340:	mov	x1, x2
  408344:	ldr	x2, [x2, #8]
  408348:	cbnz	x2, 408340 <printf@plt+0x6e30>
  40834c:	add	x1, x1, #0x8
  408350:	ldp	x19, x20, [sp, #16]
  408354:	str	x0, [x1]
  408358:	ldp	x29, x30, [sp], #32
  40835c:	ret
  408360:	add	x1, x19, #0x18
  408364:	ldp	x19, x20, [sp, #16]
  408368:	str	x0, [x1]
  40836c:	ldp	x29, x30, [sp], #32
  408370:	ret
  408374:	nop
  408378:	stp	x29, x30, [sp, #-32]!
  40837c:	mov	x29, sp
  408380:	stp	x19, x20, [sp, #16]
  408384:	mov	x19, x0
  408388:	mov	w20, w1
  40838c:	mov	x0, #0x18                  	// #24
  408390:	bl	410bd0 <_Znwm@@Base>
  408394:	ldr	x2, [x19, #24]
  408398:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40839c:	add	x1, x1, #0x98
  4083a0:	stp	x1, xzr, [x0]
  4083a4:	str	w20, [x0, #16]
  4083a8:	strb	wzr, [x0, #20]
  4083ac:	cbz	x2, 4083d0 <printf@plt+0x6ec0>
  4083b0:	mov	x1, x2
  4083b4:	ldr	x2, [x2, #8]
  4083b8:	cbnz	x2, 4083b0 <printf@plt+0x6ea0>
  4083bc:	add	x1, x1, #0x8
  4083c0:	ldp	x19, x20, [sp, #16]
  4083c4:	str	x0, [x1]
  4083c8:	ldp	x29, x30, [sp], #32
  4083cc:	ret
  4083d0:	add	x1, x19, #0x18
  4083d4:	ldp	x19, x20, [sp, #16]
  4083d8:	str	x0, [x1]
  4083dc:	ldp	x29, x30, [sp], #32
  4083e0:	ret
  4083e4:	nop
  4083e8:	ldr	w2, [x0]
  4083ec:	cmp	w2, w1
  4083f0:	b.gt	4083f8 <printf@plt+0x6ee8>
  4083f4:	b	405a98 <printf@plt+0x4588>
  4083f8:	ret
  4083fc:	nop
  408400:	stp	x29, x30, [sp, #-80]!
  408404:	cmp	w1, #0x0
  408408:	ccmp	w2, #0x0, #0x1, ge  // ge = tcont
  40840c:	mov	x29, sp
  408410:	stp	x19, x20, [sp, #16]
  408414:	mov	w20, w1
  408418:	mov	w19, w2
  40841c:	str	x21, [sp, #32]
  408420:	mov	x21, x0
  408424:	b.lt	4084b8 <printf@plt+0x6fa8>  // b.tstop
  408428:	ldr	w0, [x0]
  40842c:	cmp	w0, w1
  408430:	b.le	4084b8 <printf@plt+0x6fa8>
  408434:	ldr	w0, [x21, #4]
  408438:	cmp	w0, w2
  40843c:	b.le	4084b8 <printf@plt+0x6fa8>
  408440:	cbz	w19, 4084cc <printf@plt+0x6fbc>
  408444:	nop
  408448:	ldr	x0, [x21, #56]
  40844c:	sxtw	x2, w19
  408450:	ldr	x0, [x0, w20, sxtw #3]
  408454:	ldr	x1, [x0, x2, lsl #3]
  408458:	add	x3, x0, w19, sxtw #3
  40845c:	cbz	x1, 4084f8 <printf@plt+0x6fe8>
  408460:	ldr	w0, [x1, #32]
  408464:	cmp	w0, w20
  408468:	b.gt	408498 <printf@plt+0x6f88>
  40846c:	ldr	w2, [x1, #36]
  408470:	cmp	w2, w20
  408474:	b.lt	408498 <printf@plt+0x6f88>  // b.tstop
  408478:	ldr	w3, [x1, #40]
  40847c:	cmp	w3, w19
  408480:	b.gt	408498 <printf@plt+0x6f88>
  408484:	ldr	w1, [x1, #44]
  408488:	cmp	w0, w2
  40848c:	ccmp	w1, w19, #0x1, ne  // ne = any
  408490:	ccmp	w3, w1, #0x4, ge  // ge = tcont
  408494:	b.ne	4084a8 <printf@plt+0x6f98>  // b.any
  408498:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40849c:	mov	w0, #0x570                 	// #1392
  4084a0:	add	x1, x1, #0x5a0
  4084a4:	bl	40f1f8 <printf@plt+0xdce8>
  4084a8:	ldp	x19, x20, [sp, #16]
  4084ac:	ldr	x21, [sp, #32]
  4084b0:	ldp	x29, x30, [sp], #80
  4084b4:	ret
  4084b8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4084bc:	mov	w0, #0x569                 	// #1385
  4084c0:	add	x1, x1, #0x5a0
  4084c4:	bl	40f1f8 <printf@plt+0xdce8>
  4084c8:	cbnz	w19, 408448 <printf@plt+0x6f38>
  4084cc:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4084d0:	add	x3, x3, #0x58
  4084d4:	mov	x2, x3
  4084d8:	mov	x1, x3
  4084dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4084e0:	add	x0, x0, #0xa10
  4084e4:	bl	40fa98 <printf@plt+0xe588>
  4084e8:	ldp	x19, x20, [sp, #16]
  4084ec:	ldr	x21, [sp, #32]
  4084f0:	ldp	x29, x30, [sp], #80
  4084f4:	ret
  4084f8:	ldur	x1, [x3, #-8]
  4084fc:	cbz	x1, 4084a8 <printf@plt+0x6f98>
  408500:	ldr	w3, [x1, #32]
  408504:	cmp	w3, w20
  408508:	b.ne	408524 <printf@plt+0x7014>  // b.any
  40850c:	str	w19, [x1, #44]
  408510:	str	x1, [x0, x2, lsl #3]
  408514:	ldp	x19, x20, [sp, #16]
  408518:	ldr	x21, [sp, #32]
  40851c:	ldp	x29, x30, [sp], #80
  408520:	ret
  408524:	add	w1, w20, #0x1
  408528:	add	x0, sp, #0x30
  40852c:	bl	40f668 <printf@plt+0xe158>
  408530:	add	w1, w19, #0x1
  408534:	add	x0, sp, #0x40
  408538:	bl	40f668 <printf@plt+0xe158>
  40853c:	add	x2, sp, #0x40
  408540:	add	x1, sp, #0x30
  408544:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  408548:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40854c:	add	x3, x3, #0x58
  408550:	add	x0, x0, #0xa40
  408554:	bl	40fa98 <printf@plt+0xe588>
  408558:	ldp	x19, x20, [sp, #16]
  40855c:	ldr	x21, [sp, #32]
  408560:	ldp	x29, x30, [sp], #80
  408564:	ret
  408568:	stp	x29, x30, [sp, #-112]!
  40856c:	cmp	w1, #0x0
  408570:	ccmp	w2, #0x0, #0x1, ge  // ge = tcont
  408574:	mov	x29, sp
  408578:	stp	x19, x20, [sp, #16]
  40857c:	mov	w20, w1
  408580:	mov	w19, w2
  408584:	stp	x21, x22, [sp, #32]
  408588:	mov	x22, x0
  40858c:	b.lt	40862c <printf@plt+0x711c>  // b.tstop
  408590:	ldr	w0, [x0]
  408594:	cmp	w0, w1
  408598:	b.le	40862c <printf@plt+0x711c>
  40859c:	ldr	w0, [x22, #4]
  4085a0:	cmp	w0, w2
  4085a4:	b.le	40862c <printf@plt+0x711c>
  4085a8:	cbz	w20, 408640 <printf@plt+0x7130>
  4085ac:	nop
  4085b0:	ldr	x1, [x22, #56]
  4085b4:	sxtw	x3, w19
  4085b8:	stp	x23, x24, [sp, #48]
  4085bc:	sbfiz	x21, x19, #3, #32
  4085c0:	sbfiz	x24, x20, #3, #32
  4085c4:	ldr	x0, [x1, w20, sxtw #3]
  4085c8:	ldr	x2, [x0, x3, lsl #3]
  4085cc:	cbz	x2, 40866c <printf@plt+0x715c>
  4085d0:	ldr	w0, [x2, #32]
  4085d4:	cmp	w0, w20
  4085d8:	b.gt	408608 <printf@plt+0x70f8>
  4085dc:	ldr	w1, [x2, #36]
  4085e0:	cmp	w1, w20
  4085e4:	b.lt	408608 <printf@plt+0x70f8>  // b.tstop
  4085e8:	ldr	w3, [x2, #40]
  4085ec:	cmp	w3, w19
  4085f0:	b.gt	408608 <printf@plt+0x70f8>
  4085f4:	ldr	w2, [x2, #44]
  4085f8:	cmp	w0, w1
  4085fc:	ccmp	w2, w19, #0x1, ne  // ne = any
  408600:	ccmp	w3, w2, #0x4, ge  // ge = tcont
  408604:	b.ne	40874c <printf@plt+0x723c>  // b.any
  408608:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40860c:	mov	w0, #0x58f                 	// #1423
  408610:	add	x1, x1, #0x5a0
  408614:	bl	40f1f8 <printf@plt+0xdce8>
  408618:	ldp	x23, x24, [sp, #48]
  40861c:	ldp	x19, x20, [sp, #16]
  408620:	ldp	x21, x22, [sp, #32]
  408624:	ldp	x29, x30, [sp], #112
  408628:	ret
  40862c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  408630:	mov	w0, #0x588                 	// #1416
  408634:	add	x1, x1, #0x5a0
  408638:	bl	40f1f8 <printf@plt+0xdce8>
  40863c:	cbnz	w20, 4085b0 <printf@plt+0x70a0>
  408640:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  408644:	add	x3, x3, #0x58
  408648:	mov	x2, x3
  40864c:	mov	x1, x3
  408650:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  408654:	add	x0, x0, #0xa70
  408658:	bl	40fa98 <printf@plt+0xe588>
  40865c:	ldp	x19, x20, [sp, #16]
  408660:	ldp	x21, x22, [sp, #32]
  408664:	ldp	x29, x30, [sp], #112
  408668:	ret
  40866c:	add	x1, x1, x24
  408670:	ldur	x1, [x1, #-8]
  408674:	ldr	x23, [x1, x3, lsl #3]
  408678:	cbz	x23, 40874c <printf@plt+0x723c>
  40867c:	ldr	w1, [x23, #40]
  408680:	cmp	w1, w19
  408684:	b.ne	408704 <printf@plt+0x71f4>  // b.any
  408688:	ldr	w3, [x23, #44]
  40868c:	str	x25, [sp, #64]
  408690:	adrp	x25, 412000 <_ZdlPvm@@Base+0x13c8>
  408694:	cmp	w19, w3
  408698:	add	x25, x25, #0x5a0
  40869c:	b.gt	4086e8 <printf@plt+0x71d8>
  4086a0:	str	x23, [x0, x21]
  4086a4:	add	w19, w19, #0x1
  4086a8:	add	x21, x21, #0x8
  4086ac:	cmp	w3, w19
  4086b0:	b.lt	4086e8 <printf@plt+0x71d8>  // b.tstop
  4086b4:	ldr	x2, [x0, x21]
  4086b8:	cbz	x2, 4086a0 <printf@plt+0x7190>
  4086bc:	mov	w0, #0x5a0                 	// #1440
  4086c0:	mov	x1, x25
  4086c4:	bl	40f1f8 <printf@plt+0xdce8>
  4086c8:	add	w19, w19, #0x1
  4086cc:	ldr	x0, [x22, #56]
  4086d0:	ldr	w3, [x23, #44]
  4086d4:	ldr	x0, [x0, x24]
  4086d8:	cmp	w3, w19
  4086dc:	str	x23, [x0, x21]
  4086e0:	add	x21, x21, #0x8
  4086e4:	b.ge	4086b4 <printf@plt+0x71a4>  // b.tcont
  4086e8:	ldr	x25, [sp, #64]
  4086ec:	str	w20, [x23, #36]
  4086f0:	ldp	x19, x20, [sp, #16]
  4086f4:	ldp	x21, x22, [sp, #32]
  4086f8:	ldp	x23, x24, [sp, #48]
  4086fc:	ldp	x29, x30, [sp], #112
  408700:	ret
  408704:	add	w1, w20, #0x1
  408708:	add	x0, sp, #0x50
  40870c:	bl	40f668 <printf@plt+0xe158>
  408710:	add	w1, w19, #0x1
  408714:	add	x0, sp, #0x60
  408718:	bl	40f668 <printf@plt+0xe158>
  40871c:	add	x2, sp, #0x60
  408720:	add	x1, sp, #0x50
  408724:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  408728:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40872c:	add	x3, x3, #0x58
  408730:	add	x0, x0, #0xa98
  408734:	bl	40fa98 <printf@plt+0xe588>
  408738:	ldp	x19, x20, [sp, #16]
  40873c:	ldp	x21, x22, [sp, #32]
  408740:	ldp	x23, x24, [sp, #48]
  408744:	ldp	x29, x30, [sp], #112
  408748:	ret
  40874c:	ldp	x23, x24, [sp, #48]
  408750:	b	40861c <printf@plt+0x710c>
  408754:	nop
  408758:	mov	x9, x0
  40875c:	and	w1, w1, #0xff
  408760:	cbz	x0, 4088d4 <printf@plt+0x73c4>
  408764:	ldrb	w5, [x0]
  408768:	cbz	w5, 4088d4 <printf@plt+0x73c4>
  40876c:	ldrb	w7, [x2]
  408770:	mov	w3, w5
  408774:	mov	x4, x0
  408778:	cmp	w7, w3
  40877c:	b.eq	4088a0 <printf@plt+0x7390>  // b.none
  408780:	cmp	w3, #0x5c
  408784:	add	x6, x4, #0x1
  408788:	ldrb	w3, [x4, #1]
  40878c:	b.eq	4088a8 <printf@plt+0x7398>  // b.none
  408790:	mov	x8, x6
  408794:	cbz	w3, 4087c8 <printf@plt+0x72b8>
  408798:	mov	x4, x6
  40879c:	cmp	w3, w7
  4087a0:	b.ne	408780 <printf@plt+0x7270>  // b.any
  4087a4:	ldrb	w3, [x8, #1]
  4087a8:	add	x4, x8, #0x1
  4087ac:	cbz	w3, 4087c8 <printf@plt+0x72b8>
  4087b0:	ldrb	w8, [x2, #1]
  4087b4:	mov	w6, w3
  4087b8:	ldrb	w3, [x4, #1]!
  4087bc:	cmp	w8, w6
  4087c0:	b.eq	408894 <printf@plt+0x7384>  // b.none
  4087c4:	cbnz	w3, 4087b4 <printf@plt+0x72a4>
  4087c8:	adrp	x6, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4087cc:	mov	w3, w5
  4087d0:	mov	x4, x9
  4087d4:	add	x10, x6, #0x758
  4087d8:	mov	w0, #0xffffffff            	// #-1
  4087dc:	cmp	w7, w3
  4087e0:	b.eq	408800 <printf@plt+0x72f0>  // b.none
  4087e4:	mov	x6, x4
  4087e8:	cmp	w1, w3
  4087ec:	ldrb	w3, [x4, #1]!
  4087f0:	b.eq	408880 <printf@plt+0x7370>  // b.none
  4087f4:	cbz	w3, 408824 <printf@plt+0x7314>
  4087f8:	cmp	w3, w7
  4087fc:	b.ne	4087e4 <printf@plt+0x72d4>  // b.any
  408800:	ldrb	w3, [x4, #1]
  408804:	add	x4, x4, #0x1
  408808:	cbz	w3, 408824 <printf@plt+0x7314>
  40880c:	ldrb	w8, [x2, #1]
  408810:	mov	w6, w3
  408814:	ldrb	w3, [x4, #1]!
  408818:	cmp	w8, w6
  40881c:	b.eq	4088b8 <printf@plt+0x73a8>  // b.none
  408820:	cbnz	w3, 408810 <printf@plt+0x7300>
  408824:	tbz	w0, #31, 40887c <printf@plt+0x736c>
  408828:	adrp	x4, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40882c:	mov	x1, x9
  408830:	add	x4, x4, #0x758
  408834:	cmp	w7, w5
  408838:	b.eq	408858 <printf@plt+0x7348>  // b.none
  40883c:	ldrb	w3, [x4, w5, sxtw]
  408840:	ldrb	w5, [x1, #1]!
  408844:	cmp	w5, w7
  408848:	cbz	w3, 4088c8 <printf@plt+0x73b8>
  40884c:	sub	w0, w1, w9
  408850:	cbz	w5, 40887c <printf@plt+0x736c>
  408854:	b.ne	40883c <printf@plt+0x732c>  // b.any
  408858:	ldrb	w5, [x1, #1]
  40885c:	add	x1, x1, #0x1
  408860:	cbz	w5, 40887c <printf@plt+0x736c>
  408864:	ldrb	w6, [x2, #1]
  408868:	mov	w3, w5
  40886c:	ldrb	w5, [x1, #1]!
  408870:	cmp	w6, w3
  408874:	b.eq	4088c0 <printf@plt+0x73b0>  // b.none
  408878:	cbnz	w5, 408868 <printf@plt+0x7358>
  40887c:	ret
  408880:	ldrb	w8, [x10, w3, sxtw]
  408884:	cbz	w8, 4087f4 <printf@plt+0x72e4>
  408888:	sub	w0, w6, w9
  40888c:	cbnz	w3, 4087f8 <printf@plt+0x72e8>
  408890:	b	408824 <printf@plt+0x7314>
  408894:	cbz	w3, 4087c8 <printf@plt+0x72b8>
  408898:	cmp	w7, w3
  40889c:	b.ne	408780 <printf@plt+0x7270>  // b.any
  4088a0:	mov	x8, x4
  4088a4:	b	4087a4 <printf@plt+0x7294>
  4088a8:	cmp	w3, #0x26
  4088ac:	b.ne	408790 <printf@plt+0x7280>  // b.any
  4088b0:	sub	w0, w4, w9
  4088b4:	ret
  4088b8:	cbnz	w3, 4087dc <printf@plt+0x72cc>
  4088bc:	b	408824 <printf@plt+0x7314>
  4088c0:	cbnz	w5, 408834 <printf@plt+0x7324>
  4088c4:	ret
  4088c8:	cbz	w5, 40887c <printf@plt+0x736c>
  4088cc:	b.ne	40883c <printf@plt+0x732c>  // b.any
  4088d0:	b	408858 <printf@plt+0x7348>
  4088d4:	mov	w0, #0xffffffff            	// #-1
  4088d8:	ret
  4088dc:	nop
  4088e0:	stp	x29, x30, [sp, #-144]!
  4088e4:	mov	x29, sp
  4088e8:	ldr	w7, [x0]
  4088ec:	stp	x19, x20, [sp, #16]
  4088f0:	mov	x20, x0
  4088f4:	mov	x19, x3
  4088f8:	stp	x21, x22, [sp, #32]
  4088fc:	cmp	w1, w7
  408900:	mov	w21, w1
  408904:	stp	x23, x24, [sp, #48]
  408908:	mov	w22, w2
  40890c:	mov	x23, x4
  408910:	stp	x25, x26, [sp, #64]
  408914:	mov	x24, x5
  408918:	mov	w25, w6
  40891c:	stp	x27, x28, [sp, #80]
  408920:	b.lt	408928 <printf@plt+0x7418>  // b.tstop
  408924:	bl	405a98 <printf@plt+0x4588>
  408928:	add	x0, sp, #0x80
  40892c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  408930:	add	x1, x1, #0xac8
  408934:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  408938:	ldr	w2, [x19, #8]
  40893c:	ldr	w0, [sp, #136]
  408940:	cmp	w2, w0
  408944:	b.eq	408abc <printf@plt+0x75ac>  // b.none
  408948:	add	x0, sp, #0x80
  40894c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  408950:	add	x0, sp, #0x80
  408954:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  408958:	add	x1, x1, #0xad0
  40895c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  408960:	ldr	w2, [x19, #8]
  408964:	ldr	w0, [sp, #136]
  408968:	cmp	w2, w0
  40896c:	b.eq	408bbc <printf@plt+0x76ac>  // b.none
  408970:	add	x0, sp, #0x80
  408974:	bl	410f48 <_ZdlPvm@@Base+0x310>
  408978:	add	x0, sp, #0x80
  40897c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  408980:	add	x1, x1, #0xad8
  408984:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  408988:	ldr	w2, [x19, #8]
  40898c:	ldr	w0, [sp, #136]
  408990:	cmp	w2, w0
  408994:	b.eq	408c14 <printf@plt+0x7704>  // b.none
  408998:	add	x0, sp, #0x80
  40899c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4089a0:	add	x0, sp, #0x80
  4089a4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4089a8:	add	x1, x1, #0xae0
  4089ac:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  4089b0:	ldr	w2, [x19, #8]
  4089b4:	ldr	w0, [sp, #136]
  4089b8:	cmp	w2, w0
  4089bc:	b.eq	408ca0 <printf@plt+0x7790>  // b.none
  4089c0:	add	x0, sp, #0x80
  4089c4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4089c8:	add	x0, sp, #0x80
  4089cc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4089d0:	add	x1, x1, #0xae8
  4089d4:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  4089d8:	ldr	w2, [x19, #8]
  4089dc:	ldr	w0, [sp, #136]
  4089e0:	cmp	w2, w0
  4089e4:	b.eq	408d68 <printf@plt+0x7858>  // b.none
  4089e8:	add	x0, sp, #0x80
  4089ec:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4089f0:	ldr	w0, [x19, #8]
  4089f4:	cmp	w0, #0x2
  4089f8:	b.le	408a0c <printf@plt+0x74fc>
  4089fc:	ldr	x0, [x19]
  408a00:	ldrb	w1, [x0]
  408a04:	cmp	w1, #0x5c
  408a08:	b.eq	408e90 <printf@plt+0x7980>  // b.none
  408a0c:	mov	w1, #0xa                   	// #10
  408a10:	mov	x0, x19
  408a14:	bl	4115d0 <_ZdlPvm@@Base+0x998>
  408a18:	mov	w2, w0
  408a1c:	ldr	w1, [x23, #48]
  408a20:	cmp	w1, #0x4
  408a24:	b.eq	408f38 <printf@plt+0x7a28>  // b.none
  408a28:	b.hi	408df0 <printf@plt+0x78e0>  // b.pmore
  408a2c:	cmp	w1, #0x2
  408a30:	b.eq	408ef0 <printf@plt+0x79e0>  // b.none
  408a34:	cmp	w1, #0x3
  408a38:	b.ne	408d9c <printf@plt+0x788c>  // b.any
  408a3c:	ldr	w0, [x19, #8]
  408a40:	sbfiz	x27, x21, #3, #32
  408a44:	str	w2, [sp, #108]
  408a48:	sbfiz	x26, x22, #3, #32
  408a4c:	cbz	w0, 408e70 <printf@plt+0x7960>
  408a50:	mov	x0, x19
  408a54:	bl	411610 <_ZdlPvm@@Base+0x9d8>
  408a58:	ldr	w2, [sp, #108]
  408a5c:	mov	x28, x0
  408a60:	tbnz	w2, #31, 4090a4 <printf@plt+0x7b94>
  408a64:	adrp	x5, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  408a68:	add	x5, x5, #0x58
  408a6c:	mov	w1, w25
  408a70:	mov	x4, x5
  408a74:	mov	x3, x5
  408a78:	adrp	x2, 412000 <_ZdlPvm@@Base+0x13c8>
  408a7c:	add	x2, x2, #0xb08
  408a80:	mov	x0, x24
  408a84:	bl	40fb28 <printf@plt+0xe618>
  408a88:	mov	x0, #0x48                  	// #72
  408a8c:	bl	410bd0 <_Znwm@@Base>
  408a90:	mov	x19, x0
  408a94:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  408a98:	add	x0, x0, #0xb68
  408a9c:	mov	w2, #0xffffffff            	// #-1
  408aa0:	mov	x1, #0xffffffffffffffff    	// #-1
  408aa4:	stp	x0, xzr, [x19]
  408aa8:	str	w2, [x19, #16]
  408aac:	stp	xzr, x1, [x19, #24]
  408ab0:	stp	x1, x20, [x19, #40]
  408ab4:	stp	x23, x28, [x19, #56]
  408ab8:	b	408b00 <printf@plt+0x75f0>
  408abc:	cbnz	w2, 408bfc <printf@plt+0x76ec>
  408ac0:	add	x0, sp, #0x80
  408ac4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  408ac8:	mov	x0, #0x40                  	// #64
  408acc:	bl	410bd0 <_Znwm@@Base>
  408ad0:	mov	x19, x0
  408ad4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  408ad8:	add	x0, x0, #0xee0
  408adc:	mov	w2, #0xffffffff            	// #-1
  408ae0:	mov	x1, #0xffffffffffffffff    	// #-1
  408ae4:	sbfiz	x27, x21, #3, #32
  408ae8:	sbfiz	x26, x22, #3, #32
  408aec:	stp	x0, xzr, [x19]
  408af0:	str	w2, [x19, #16]
  408af4:	stp	xzr, x1, [x19, #24]
  408af8:	stp	x1, x20, [x19, #40]
  408afc:	str	x23, [x19, #56]
  408b00:	ldr	x0, [x20, #56]
  408b04:	ldr	x1, [x0, x27]
  408b08:	ldr	x1, [x1, x26]
  408b0c:	cbz	x1, 408b78 <printf@plt+0x7668>
  408b10:	add	w1, w21, #0x1
  408b14:	add	x0, sp, #0x70
  408b18:	bl	40f668 <printf@plt+0xe158>
  408b1c:	add	w1, w22, #0x1
  408b20:	add	x0, sp, #0x80
  408b24:	bl	40f668 <printf@plt+0xe158>
  408b28:	mov	w1, w25
  408b2c:	mov	x0, x24
  408b30:	add	x3, sp, #0x70
  408b34:	add	x4, sp, #0x80
  408b38:	adrp	x5, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  408b3c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x13c8>
  408b40:	add	x5, x5, #0x58
  408b44:	add	x2, x2, #0xb88
  408b48:	bl	40fb28 <printf@plt+0xe618>
  408b4c:	ldr	x1, [x19]
  408b50:	mov	x0, x19
  408b54:	ldr	x1, [x1, #8]
  408b58:	blr	x1
  408b5c:	ldp	x19, x20, [sp, #16]
  408b60:	ldp	x21, x22, [sp, #32]
  408b64:	ldp	x23, x24, [sp, #48]
  408b68:	ldp	x25, x26, [sp, #64]
  408b6c:	ldp	x27, x28, [sp, #80]
  408b70:	ldp	x29, x30, [sp], #144
  408b74:	ret
  408b78:	ldr	x2, [x20, #48]
  408b7c:	str	w25, [x19, #16]
  408b80:	str	x24, [x19, #24]
  408b84:	add	x1, x19, #0x8
  408b88:	stp	w21, w21, [x19, #32]
  408b8c:	stp	w22, w22, [x19, #40]
  408b90:	str	x19, [x2]
  408b94:	str	x1, [x20, #48]
  408b98:	ldp	x21, x22, [sp, #32]
  408b9c:	ldr	x0, [x0, x27]
  408ba0:	ldp	x23, x24, [sp, #48]
  408ba4:	str	x19, [x0, x26]
  408ba8:	ldp	x19, x20, [sp, #16]
  408bac:	ldp	x25, x26, [sp, #64]
  408bb0:	ldp	x27, x28, [sp, #80]
  408bb4:	ldp	x29, x30, [sp], #144
  408bb8:	ret
  408bbc:	cbz	w2, 408bd4 <printf@plt+0x76c4>
  408bc0:	ldr	x0, [x19]
  408bc4:	sxtw	x2, w2
  408bc8:	ldr	x1, [sp, #128]
  408bcc:	bl	4012f0 <memcmp@plt>
  408bd0:	cbnz	w0, 408970 <printf@plt+0x7460>
  408bd4:	add	x0, sp, #0x80
  408bd8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  408bdc:	mov	x0, #0x40                  	// #64
  408be0:	bl	410bd0 <_Znwm@@Base>
  408be4:	mov	w2, #0xffffffff            	// #-1
  408be8:	mov	x19, x0
  408bec:	mov	x1, #0xffffffffffffffff    	// #-1
  408bf0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  408bf4:	add	x0, x0, #0xf68
  408bf8:	b	408ae4 <printf@plt+0x75d4>
  408bfc:	ldr	x0, [x19]
  408c00:	sxtw	x2, w2
  408c04:	ldr	x1, [sp, #128]
  408c08:	bl	4012f0 <memcmp@plt>
  408c0c:	cbz	w0, 408ac0 <printf@plt+0x75b0>
  408c10:	b	408948 <printf@plt+0x7438>
  408c14:	cbnz	w2, 408d28 <printf@plt+0x7818>
  408c18:	add	x0, sp, #0x80
  408c1c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  408c20:	cmp	w22, #0x0
  408c24:	sxtw	x19, w21
  408c28:	sbfiz	x27, x21, #3, #32
  408c2c:	sxtw	x28, w22
  408c30:	sbfiz	x26, x22, #3, #32
  408c34:	b.le	408c68 <printf@plt+0x7758>
  408c38:	ldr	x0, [x20, #56]
  408c3c:	ldr	x0, [x0, x19, lsl #3]
  408c40:	add	x0, x0, x26
  408c44:	ldur	x0, [x0, #-8]
  408c48:	cbz	x0, 408c68 <printf@plt+0x7758>
  408c4c:	ldr	x1, [x0]
  408c50:	ldr	x1, [x1, #56]
  408c54:	blr	x1
  408c58:	cbz	x0, 408c68 <printf@plt+0x7758>
  408c5c:	ldr	w1, [x0, #32]
  408c60:	cmp	w1, w21
  408c64:	b.eq	408d40 <printf@plt+0x7830>  // b.none
  408c68:	mov	x0, #0x48                  	// #72
  408c6c:	bl	410bd0 <_Znwm@@Base>
  408c70:	mov	x19, x0
  408c74:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  408c78:	add	x0, x0, #0xdd0
  408c7c:	mov	w2, #0xffffffff            	// #-1
  408c80:	mov	x1, #0xffffffffffffffff    	// #-1
  408c84:	stp	x0, xzr, [x19]
  408c88:	str	w2, [x19, #16]
  408c8c:	stp	xzr, x1, [x19, #24]
  408c90:	stp	x1, x20, [x19, #40]
  408c94:	str	x23, [x19, #56]
  408c98:	strh	wzr, [x19, #64]
  408c9c:	b	408b00 <printf@plt+0x75f0>
  408ca0:	cbz	w2, 408cb8 <printf@plt+0x77a8>
  408ca4:	ldr	x0, [x19]
  408ca8:	sxtw	x2, w2
  408cac:	ldr	x1, [sp, #128]
  408cb0:	bl	4012f0 <memcmp@plt>
  408cb4:	cbnz	w0, 4089c0 <printf@plt+0x74b0>
  408cb8:	add	x0, sp, #0x80
  408cbc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  408cc0:	cmp	w22, #0x0
  408cc4:	sxtw	x19, w21
  408cc8:	sbfiz	x27, x21, #3, #32
  408ccc:	sxtw	x28, w22
  408cd0:	sbfiz	x26, x22, #3, #32
  408cd4:	b.le	408d08 <printf@plt+0x77f8>
  408cd8:	ldr	x0, [x20, #56]
  408cdc:	ldr	x0, [x0, x19, lsl #3]
  408ce0:	add	x0, x0, x26
  408ce4:	ldur	x0, [x0, #-8]
  408ce8:	cbz	x0, 408d08 <printf@plt+0x77f8>
  408cec:	ldr	x1, [x0]
  408cf0:	ldr	x1, [x1, #64]
  408cf4:	blr	x1
  408cf8:	cbz	x0, 408d08 <printf@plt+0x77f8>
  408cfc:	ldr	w1, [x0, #32]
  408d00:	cmp	w1, w21
  408d04:	b.eq	408e58 <printf@plt+0x7948>  // b.none
  408d08:	mov	x0, #0x48                  	// #72
  408d0c:	bl	410bd0 <_Znwm@@Base>
  408d10:	mov	w2, #0xffffffff            	// #-1
  408d14:	mov	x19, x0
  408d18:	mov	x1, #0xffffffffffffffff    	// #-1
  408d1c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  408d20:	add	x0, x0, #0xe58
  408d24:	b	408c84 <printf@plt+0x7774>
  408d28:	ldr	x0, [x19]
  408d2c:	sxtw	x2, w2
  408d30:	ldr	x1, [sp, #128]
  408d34:	bl	4012f0 <memcmp@plt>
  408d38:	cbz	w0, 408c18 <printf@plt+0x7708>
  408d3c:	b	408998 <printf@plt+0x7488>
  408d40:	ldr	x2, [x0, #56]
  408d44:	ldrb	w1, [x23, #45]
  408d48:	ldrb	w2, [x2, #45]
  408d4c:	cmp	w2, w1
  408d50:	b.ne	408c68 <printf@plt+0x7758>  // b.any
  408d54:	ldr	x1, [x20, #56]
  408d58:	ldr	x1, [x1, x19, lsl #3]
  408d5c:	str	w22, [x0, #44]
  408d60:	str	x0, [x1, x28, lsl #3]
  408d64:	b	408b5c <printf@plt+0x764c>
  408d68:	cbz	w2, 408d80 <printf@plt+0x7870>
  408d6c:	ldr	x0, [x19]
  408d70:	sxtw	x2, w2
  408d74:	ldr	x1, [sp, #128]
  408d78:	bl	4012f0 <memcmp@plt>
  408d7c:	cbnz	w0, 4089e8 <printf@plt+0x74d8>
  408d80:	add	x0, sp, #0x80
  408d84:	bl	410f48 <_ZdlPvm@@Base+0x310>
  408d88:	mov	w2, w22
  408d8c:	mov	w1, w21
  408d90:	mov	x0, x20
  408d94:	bl	408568 <printf@plt+0x7058>
  408d98:	b	408b5c <printf@plt+0x764c>
  408d9c:	cbz	w1, 408fbc <printf@plt+0x7aac>
  408da0:	cmp	w1, #0x1
  408da4:	b.ne	408fa8 <printf@plt+0x7a98>  // b.any
  408da8:	ldr	w0, [x19, #8]
  408dac:	sbfiz	x27, x21, #3, #32
  408db0:	str	w2, [sp, #108]
  408db4:	sbfiz	x26, x22, #3, #32
  408db8:	cbz	w0, 408e70 <printf@plt+0x7960>
  408dbc:	mov	x0, x19
  408dc0:	bl	411610 <_ZdlPvm@@Base+0x9d8>
  408dc4:	ldr	w2, [sp, #108]
  408dc8:	mov	x28, x0
  408dcc:	mov	x0, #0x48                  	// #72
  408dd0:	tbnz	w2, #31, 40906c <printf@plt+0x7b5c>
  408dd4:	bl	410bd0 <_Znwm@@Base>
  408dd8:	mov	x19, x0
  408ddc:	mov	w2, #0xffffffff            	// #-1
  408de0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  408de4:	mov	x1, #0xffffffffffffffff    	// #-1
  408de8:	add	x0, x0, #0xc58
  408dec:	b	408aa4 <printf@plt+0x7594>
  408df0:	cmp	w1, #0x7
  408df4:	b.eq	408f80 <printf@plt+0x7a70>  // b.none
  408df8:	b.ls	408e34 <printf@plt+0x7924>  // b.plast
  408dfc:	cmp	w1, #0x8
  408e00:	b.ne	408fa8 <printf@plt+0x7a98>  // b.any
  408e04:	ldr	w0, [x19, #8]
  408e08:	cbnz	w0, 40902c <printf@plt+0x7b1c>
  408e0c:	mov	x0, #0x48                  	// #72
  408e10:	bl	410bd0 <_Znwm@@Base>
  408e14:	mov	x19, x0
  408e18:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  408e1c:	add	x0, x0, #0xe58
  408e20:	mov	w2, #0xffffffff            	// #-1
  408e24:	mov	x1, #0xffffffffffffffff    	// #-1
  408e28:	sbfiz	x27, x21, #3, #32
  408e2c:	sbfiz	x26, x22, #3, #32
  408e30:	b	408c84 <printf@plt+0x7774>
  408e34:	cmp	w1, #0x5
  408e38:	b.eq	408ed4 <printf@plt+0x79c4>  // b.none
  408e3c:	cmp	w1, #0x6
  408e40:	b.ne	408fa8 <printf@plt+0x7a98>  // b.any
  408e44:	mov	w2, w22
  408e48:	mov	w1, w21
  408e4c:	mov	x0, x20
  408e50:	bl	408568 <printf@plt+0x7058>
  408e54:	b	408b5c <printf@plt+0x764c>
  408e58:	ldr	x2, [x0, #56]
  408e5c:	ldrb	w1, [x23, #45]
  408e60:	ldrb	w2, [x2, #45]
  408e64:	cmp	w2, w1
  408e68:	b.ne	408d08 <printf@plt+0x77f8>  // b.any
  408e6c:	b	408d54 <printf@plt+0x7844>
  408e70:	mov	x0, #0x40                  	// #64
  408e74:	bl	410bd0 <_Znwm@@Base>
  408e78:	mov	w2, #0xffffffff            	// #-1
  408e7c:	mov	x19, x0
  408e80:	mov	x1, #0xffffffffffffffff    	// #-1
  408e84:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  408e88:	add	x0, x0, #0x628
  408e8c:	b	408aec <printf@plt+0x75dc>
  408e90:	ldrb	w0, [x0, #1]
  408e94:	cmp	w0, #0x52
  408e98:	b.ne	408a0c <printf@plt+0x74fc>  // b.any
  408e9c:	mov	x0, x19
  408ea0:	mov	w1, #0xa                   	// #10
  408ea4:	bl	4115d0 <_ZdlPvm@@Base+0x998>
  408ea8:	tbnz	w0, #31, 409130 <printf@plt+0x7c20>
  408eac:	adrp	x5, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  408eb0:	add	x5, x5, #0x58
  408eb4:	mov	w1, w25
  408eb8:	mov	x0, x24
  408ebc:	mov	x4, x5
  408ec0:	mov	x3, x5
  408ec4:	adrp	x2, 412000 <_ZdlPvm@@Base+0x13c8>
  408ec8:	add	x2, x2, #0xaf0
  408ecc:	bl	40fb28 <printf@plt+0xe618>
  408ed0:	b	408b5c <printf@plt+0x764c>
  408ed4:	ldr	w0, [x19, #8]
  408ed8:	cbnz	w0, 409054 <printf@plt+0x7b44>
  408edc:	mov	w2, w22
  408ee0:	mov	w1, w21
  408ee4:	mov	x0, x20
  408ee8:	bl	408400 <printf@plt+0x6ef0>
  408eec:	b	408b5c <printf@plt+0x764c>
  408ef0:	ldr	w0, [x19, #8]
  408ef4:	sbfiz	x27, x21, #3, #32
  408ef8:	str	w2, [sp, #108]
  408efc:	sbfiz	x26, x22, #3, #32
  408f00:	cbz	w0, 408e70 <printf@plt+0x7960>
  408f04:	mov	x0, x19
  408f08:	bl	411610 <_ZdlPvm@@Base+0x9d8>
  408f0c:	ldr	w2, [sp, #108]
  408f10:	mov	x28, x0
  408f14:	mov	x0, #0x48                  	// #72
  408f18:	tbnz	w2, #31, 409088 <printf@plt+0x7b78>
  408f1c:	bl	410bd0 <_Znwm@@Base>
  408f20:	mov	x19, x0
  408f24:	mov	w2, #0xffffffff            	// #-1
  408f28:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  408f2c:	mov	x1, #0xffffffffffffffff    	// #-1
  408f30:	add	x0, x0, #0xbe0
  408f34:	b	408aa4 <printf@plt+0x7594>
  408f38:	ldr	w0, [x19, #8]
  408f3c:	sbfiz	x27, x21, #3, #32
  408f40:	str	w2, [sp, #108]
  408f44:	sbfiz	x26, x22, #3, #32
  408f48:	cbz	w0, 408e70 <printf@plt+0x7960>
  408f4c:	mov	x0, x19
  408f50:	bl	411610 <_ZdlPvm@@Base+0x9d8>
  408f54:	ldr	w2, [sp, #108]
  408f58:	mov	x28, x0
  408f5c:	mov	x0, #0x48                  	// #72
  408f60:	tbnz	w2, #31, 4090f8 <printf@plt+0x7be8>
  408f64:	bl	410bd0 <_Znwm@@Base>
  408f68:	mov	x19, x0
  408f6c:	mov	w2, #0xffffffff            	// #-1
  408f70:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  408f74:	mov	x1, #0xffffffffffffffff    	// #-1
  408f78:	add	x0, x0, #0xcd0
  408f7c:	b	408aa4 <printf@plt+0x7594>
  408f80:	ldr	w0, [x19, #8]
  408f84:	cbnz	w0, 409004 <printf@plt+0x7af4>
  408f88:	mov	x0, #0x48                  	// #72
  408f8c:	bl	410bd0 <_Znwm@@Base>
  408f90:	mov	w2, #0xffffffff            	// #-1
  408f94:	mov	x19, x0
  408f98:	mov	x1, #0xffffffffffffffff    	// #-1
  408f9c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  408fa0:	add	x0, x0, #0xdd0
  408fa4:	b	408e28 <printf@plt+0x7918>
  408fa8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  408fac:	mov	w0, #0x656                 	// #1622
  408fb0:	add	x1, x1, #0x5a0
  408fb4:	bl	40f1f8 <printf@plt+0xdce8>
  408fb8:	b	408b5c <printf@plt+0x764c>
  408fbc:	ldr	w0, [x19, #8]
  408fc0:	sbfiz	x27, x21, #3, #32
  408fc4:	str	w2, [sp, #108]
  408fc8:	sbfiz	x26, x22, #3, #32
  408fcc:	cbz	w0, 408e70 <printf@plt+0x7960>
  408fd0:	mov	x0, x19
  408fd4:	bl	411610 <_ZdlPvm@@Base+0x9d8>
  408fd8:	ldr	w2, [sp, #108]
  408fdc:	mov	x28, x0
  408fe0:	mov	x0, #0x48                  	// #72
  408fe4:	tbnz	w2, #31, 409114 <printf@plt+0x7c04>
  408fe8:	bl	410bd0 <_Znwm@@Base>
  408fec:	mov	x19, x0
  408ff0:	mov	w2, #0xffffffff            	// #-1
  408ff4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  408ff8:	mov	x1, #0xffffffffffffffff    	// #-1
  408ffc:	add	x0, x0, #0xb68
  409000:	b	408aa4 <printf@plt+0x7594>
  409004:	adrp	x5, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  409008:	add	x5, x5, #0x58
  40900c:	mov	x4, x5
  409010:	mov	x3, x5
  409014:	mov	w1, w25
  409018:	mov	x0, x24
  40901c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x13c8>
  409020:	add	x2, x2, #0xb28
  409024:	bl	40fb28 <printf@plt+0xe618>
  409028:	b	408f88 <printf@plt+0x7a78>
  40902c:	adrp	x5, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  409030:	add	x5, x5, #0x58
  409034:	mov	x4, x5
  409038:	mov	x3, x5
  40903c:	mov	w1, w25
  409040:	mov	x0, x24
  409044:	adrp	x2, 412000 <_ZdlPvm@@Base+0x13c8>
  409048:	add	x2, x2, #0xb58
  40904c:	bl	40fb28 <printf@plt+0xe618>
  409050:	b	408e0c <printf@plt+0x78fc>
  409054:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  409058:	mov	w0, #0x605                 	// #1541
  40905c:	add	x1, x1, #0x5a0
  409060:	bl	40f1f8 <printf@plt+0xdce8>
  409064:	b	408edc <printf@plt+0x79cc>
  409068:	mov	x0, #0x48                  	// #72
  40906c:	bl	410bd0 <_Znwm@@Base>
  409070:	mov	x19, x0
  409074:	mov	w2, #0xffffffff            	// #-1
  409078:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  40907c:	mov	x1, #0xffffffffffffffff    	// #-1
  409080:	add	x0, x0, #0x958
  409084:	b	408aa4 <printf@plt+0x7594>
  409088:	bl	410bd0 <_Znwm@@Base>
  40908c:	mov	x19, x0
  409090:	mov	w2, #0xffffffff            	// #-1
  409094:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  409098:	mov	x1, #0xffffffffffffffff    	// #-1
  40909c:	add	x0, x0, #0x8d0
  4090a0:	b	408aa4 <printf@plt+0x7594>
  4090a4:	ldrb	w1, [x20, #14]
  4090a8:	add	x2, x20, #0xc
  4090ac:	bl	408758 <printf@plt+0x7248>
  4090b0:	mov	w1, w0
  4090b4:	tbnz	w0, #31, 409068 <printf@plt+0x7b58>
  4090b8:	mov	x0, #0x50                  	// #80
  4090bc:	str	w1, [sp, #108]
  4090c0:	bl	410bd0 <_Znwm@@Base>
  4090c4:	mov	x19, x0
  4090c8:	ldr	w1, [sp, #108]
  4090cc:	mov	x2, #0xffffffffffffffff    	// #-1
  4090d0:	mov	w3, #0xffffffff            	// #-1
  4090d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  4090d8:	add	x0, x0, #0x9e0
  4090dc:	stp	x0, xzr, [x19]
  4090e0:	str	w3, [x19, #16]
  4090e4:	stp	xzr, x2, [x19, #24]
  4090e8:	stp	x2, x20, [x19, #40]
  4090ec:	stp	x23, x28, [x19, #56]
  4090f0:	str	w1, [x19, #72]
  4090f4:	b	408b00 <printf@plt+0x75f0>
  4090f8:	bl	410bd0 <_Znwm@@Base>
  4090fc:	mov	x19, x0
  409100:	mov	w2, #0xffffffff            	// #-1
  409104:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  409108:	mov	x1, #0xffffffffffffffff    	// #-1
  40910c:	add	x0, x0, #0xa68
  409110:	b	408aa4 <printf@plt+0x7594>
  409114:	bl	410bd0 <_Znwm@@Base>
  409118:	mov	x19, x0
  40911c:	mov	w2, #0xffffffff            	// #-1
  409120:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  409124:	mov	x1, #0xffffffffffffffff    	// #-1
  409128:	add	x0, x0, #0x848
  40912c:	b	408aa4 <printf@plt+0x7594>
  409130:	ldr	x1, [x19]
  409134:	add	x0, sp, #0x80
  409138:	ldr	w2, [x19, #8]
  40913c:	add	x1, x1, #0x2
  409140:	sub	w2, w2, #0x2
  409144:	bl	410d88 <_ZdlPvm@@Base+0x150>
  409148:	add	x0, sp, #0x80
  40914c:	bl	411610 <_ZdlPvm@@Base+0x9d8>
  409150:	mov	x28, x0
  409154:	add	x0, sp, #0x80
  409158:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40915c:	sbfiz	x27, x21, #3, #32
  409160:	mov	x0, #0x48                  	// #72
  409164:	bl	410bd0 <_Znwm@@Base>
  409168:	sbfiz	x26, x22, #3, #32
  40916c:	mov	x19, x0
  409170:	mov	w2, #0xffffffff            	// #-1
  409174:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  409178:	mov	x1, #0xffffffffffffffff    	// #-1
  40917c:	add	x0, x0, #0x738
  409180:	b	408aa4 <printf@plt+0x7594>
  409184:	mov	x19, x0
  409188:	add	x0, sp, #0x80
  40918c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409190:	mov	x0, x19
  409194:	bl	4014b0 <_Unwind_Resume@plt>
  409198:	stp	x29, x30, [sp, #-48]!
  40919c:	mov	x29, sp
  4091a0:	stp	x19, x20, [sp, #16]
  4091a4:	mov	x19, x0
  4091a8:	mov	w20, w1
  4091ac:	str	x21, [sp, #32]
  4091b0:	mov	x21, x2
  4091b4:	ldr	w2, [x0]
  4091b8:	cmp	w1, w2
  4091bc:	b.lt	4091c4 <printf@plt+0x7cb4>  // b.tstop
  4091c0:	bl	405a98 <printf@plt+0x4588>
  4091c4:	ldr	w0, [x19, #4]
  4091c8:	tbnz	w0, #31, 4091f8 <printf@plt+0x7ce8>
  4091cc:	sbfiz	x4, x20, #3, #32
  4091d0:	mov	x1, #0x0                   	// #0
  4091d4:	nop
  4091d8:	ldr	x0, [x19, #64]
  4091dc:	ldrb	w3, [x21, x1]
  4091e0:	ldr	x0, [x0, x4]
  4091e4:	strb	w3, [x0, x1]
  4091e8:	add	x1, x1, #0x1
  4091ec:	ldr	w0, [x19, #4]
  4091f0:	cmp	w0, w1
  4091f4:	b.ge	4091d8 <printf@plt+0x7cc8>  // b.tcont
  4091f8:	ldp	x19, x20, [sp, #16]
  4091fc:	ldr	x21, [sp, #32]
  409200:	ldp	x29, x30, [sp], #48
  409204:	ret
  409208:	stp	x29, x30, [sp, #-80]!
  40920c:	mov	x29, sp
  409210:	stp	x21, x22, [sp, #32]
  409214:	ldr	x21, [x0, #40]
  409218:	cbz	x21, 4092c8 <printf@plt+0x7db8>
  40921c:	stp	x23, x24, [sp, #48]
  409220:	mov	x23, x0
  409224:	str	x25, [sp, #64]
  409228:	adrp	x25, 412000 <_ZdlPvm@@Base+0x13c8>
  40922c:	add	x25, x25, #0x5a0
  409230:	stp	x19, x20, [sp, #16]
  409234:	nop
  409238:	ldp	w24, w0, [x21, #32]
  40923c:	cmp	w24, w0
  409240:	b.gt	4092b4 <printf@plt+0x7da4>
  409244:	ldr	w2, [x21, #44]
  409248:	sbfiz	x22, x24, #3, #32
  40924c:	nop
  409250:	ldr	w19, [x21, #40]
  409254:	cmp	w19, w2
  409258:	b.gt	4092a4 <printf@plt+0x7d94>
  40925c:	sbfiz	x20, x19, #3, #32
  409260:	b	40926c <printf@plt+0x7d5c>
  409264:	cmp	w2, w19
  409268:	b.lt	4092a0 <printf@plt+0x7d90>  // b.tstop
  40926c:	ldr	x0, [x23, #56]
  409270:	add	w19, w19, #0x1
  409274:	ldr	x0, [x0, x22]
  409278:	ldr	x0, [x0, x20]
  40927c:	add	x20, x20, #0x8
  409280:	cmp	x0, x21
  409284:	b.eq	409264 <printf@plt+0x7d54>  // b.none
  409288:	mov	x1, x25
  40928c:	mov	w0, #0x67e                 	// #1662
  409290:	bl	40f1f8 <printf@plt+0xdce8>
  409294:	ldr	w2, [x21, #44]
  409298:	cmp	w2, w19
  40929c:	b.ge	40926c <printf@plt+0x7d5c>  // b.tcont
  4092a0:	ldr	w0, [x21, #36]
  4092a4:	add	w24, w24, #0x1
  4092a8:	add	x22, x22, #0x8
  4092ac:	cmp	w0, w24
  4092b0:	b.ge	409250 <printf@plt+0x7d40>  // b.tcont
  4092b4:	ldr	x21, [x21, #8]
  4092b8:	cbnz	x21, 409238 <printf@plt+0x7d28>
  4092bc:	ldp	x19, x20, [sp, #16]
  4092c0:	ldp	x23, x24, [sp, #48]
  4092c4:	ldr	x25, [sp, #64]
  4092c8:	ldp	x21, x22, [sp, #32]
  4092cc:	ldp	x29, x30, [sp], #80
  4092d0:	ret
  4092d4:	nop
  4092d8:	stp	x29, x30, [sp, #-80]!
  4092dc:	mov	x29, sp
  4092e0:	stp	x19, x20, [sp, #16]
  4092e4:	mov	x20, x0
  4092e8:	ldrsw	x0, [x0]
  4092ec:	bl	401250 <_Znam@plt>
  4092f0:	str	x0, [x20, #72]
  4092f4:	ldr	w0, [x20]
  4092f8:	cmp	w0, #0x0
  4092fc:	b.le	40939c <printf@plt+0x7e8c>
  409300:	stp	x23, x24, [sp, #48]
  409304:	adrp	x24, 412000 <_ZdlPvm@@Base+0x13c8>
  409308:	add	x24, x24, #0x5a0
  40930c:	stp	x21, x22, [sp, #32]
  409310:	mov	x21, #0x0                   	// #0
  409314:	str	x25, [sp, #64]
  409318:	ldr	w0, [x20, #4]
  40931c:	cmp	w0, #0x0
  409320:	b.le	409424 <printf@plt+0x7f14>
  409324:	lsl	x25, x21, #3
  409328:	mov	w1, #0x0                   	// #0
  40932c:	mov	w22, #0x0                   	// #0
  409330:	mov	w23, #0x0                   	// #0
  409334:	nop
  409338:	ldr	x2, [x20, #56]
  40933c:	ldr	x2, [x2, x25]
  409340:	ldr	x19, [x2, w1, sxtw #3]
  409344:	cbz	x19, 409358 <printf@plt+0x7e48>
  409348:	ldp	w2, w1, [x19, #32]
  40934c:	cmp	w2, w1
  409350:	b.eq	4093a8 <printf@plt+0x7e98>  // b.none
  409354:	ldr	w1, [x19, #44]
  409358:	add	w1, w1, #0x1
  40935c:	cmp	w0, w1
  409360:	b.gt	409338 <printf@plt+0x7e28>
  409364:	ldr	x0, [x20, #72]
  409368:	add	x1, x0, x21
  40936c:	cbnz	w22, 409418 <printf@plt+0x7f08>
  409370:	cbz	w23, 40942c <printf@plt+0x7f1c>
  409374:	mov	w0, #0x1                   	// #1
  409378:	strb	w0, [x1]
  40937c:	nop
  409380:	ldr	w0, [x20]
  409384:	add	x21, x21, #0x1
  409388:	cmp	w0, w21
  40938c:	b.gt	409318 <printf@plt+0x7e08>
  409390:	ldp	x21, x22, [sp, #32]
  409394:	ldp	x23, x24, [sp, #48]
  409398:	ldr	x25, [sp, #64]
  40939c:	ldp	x19, x20, [sp, #16]
  4093a0:	ldp	x29, x30, [sp], #80
  4093a4:	ret
  4093a8:	ldr	x1, [x19]
  4093ac:	mov	x0, x19
  4093b0:	ldr	x1, [x1, #80]
  4093b4:	blr	x1
  4093b8:	cmp	w0, #0x1
  4093bc:	b.eq	4093ec <printf@plt+0x7edc>  // b.none
  4093c0:	b.gt	4093d8 <printf@plt+0x7ec8>
  4093c4:	cmn	w0, #0x1
  4093c8:	b.eq	40940c <printf@plt+0x7efc>  // b.none
  4093cc:	cbnz	w0, 4093f8 <printf@plt+0x7ee8>
  4093d0:	ldr	w0, [x20, #4]
  4093d4:	b	409354 <printf@plt+0x7e44>
  4093d8:	cmp	w0, #0x2
  4093dc:	b.ne	4093f8 <printf@plt+0x7ee8>  // b.any
  4093e0:	ldr	w0, [x20, #4]
  4093e4:	mov	w22, #0x1                   	// #1
  4093e8:	b	409354 <printf@plt+0x7e44>
  4093ec:	mov	w23, w0
  4093f0:	ldr	w0, [x20, #4]
  4093f4:	b	409354 <printf@plt+0x7e44>
  4093f8:	mov	w0, #0x6b2                 	// #1714
  4093fc:	mov	x1, x24
  409400:	bl	40f1f8 <printf@plt+0xdce8>
  409404:	ldr	w0, [x20, #4]
  409408:	b	409354 <printf@plt+0x7e44>
  40940c:	ldr	x0, [x20, #72]
  409410:	strb	wzr, [x0, x21]
  409414:	b	409380 <printf@plt+0x7e70>
  409418:	mov	w1, #0x2                   	// #2
  40941c:	strb	w1, [x0, x21]
  409420:	b	409380 <printf@plt+0x7e70>
  409424:	ldr	x1, [x20, #72]
  409428:	add	x1, x1, x21
  40942c:	strb	wzr, [x1]
  409430:	b	409380 <printf@plt+0x7e70>
  409434:	nop
  409438:	ldr	w4, [x0, #4]
  40943c:	cmp	w4, #0x0
  409440:	b.le	40947c <printf@plt+0x7f6c>
  409444:	ldr	x2, [x0, #128]
  409448:	sub	w4, w4, #0x1
  40944c:	mov	w0, #0x0                   	// #0
  409450:	add	x1, x2, #0x1
  409454:	add	x4, x1, x4
  409458:	b	409460 <printf@plt+0x7f50>
  40945c:	add	x1, x1, #0x1
  409460:	ldrb	w3, [x2]
  409464:	mov	x2, x1
  409468:	cmp	w3, #0x0
  40946c:	cinc	w0, w0, ne  // ne = any
  409470:	cmp	x1, x4
  409474:	b.ne	40945c <printf@plt+0x7f4c>  // b.any
  409478:	ret
  40947c:	mov	w0, #0x0                   	// #0
  409480:	ret
  409484:	nop
  409488:	stp	x29, x30, [sp, #-48]!
  40948c:	mov	x2, #0x13                  	// #19
  409490:	mov	x1, #0x1                   	// #1
  409494:	mov	x29, sp
  409498:	stp	x19, x20, [sp, #16]
  40949c:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  4094a0:	mov	x19, x0
  4094a4:	ldr	x3, [x20, #432]
  4094a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4094ac:	add	x0, x0, #0xbb0
  4094b0:	bl	4014a0 <fwrite@plt>
  4094b4:	ldr	w0, [x19, #8]
  4094b8:	cmp	w0, #0x0
  4094bc:	b.le	409550 <printf@plt+0x8040>
  4094c0:	add	x8, sp, #0x20
  4094c4:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  4094c8:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4094cc:	add	x5, x5, #0x1e0
  4094d0:	add	x5, x5, #0x10
  4094d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4094d8:	add	x1, sp, #0x20
  4094dc:	mov	x4, x5
  4094e0:	mov	x3, x5
  4094e4:	mov	x2, x5
  4094e8:	add	x0, x0, #0xbc8
  4094ec:	bl	405ca0 <printf@plt+0x4790>
  4094f0:	add	x0, sp, #0x20
  4094f4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4094f8:	ldr	w0, [x19, #120]
  4094fc:	ldr	x3, [x20, #432]
  409500:	tbz	w0, #0, 409574 <printf@plt+0x8064>
  409504:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  409508:	ldr	w0, [x0, #456]
  40950c:	cbnz	w0, 409598 <printf@plt+0x8088>
  409510:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409514:	mov	x2, #0x2ea                 	// #746
  409518:	add	x0, x0, #0xc18
  40951c:	mov	x1, #0x1                   	// #1
  409520:	bl	4014a0 <fwrite@plt>
  409524:	ldr	w0, [x19, #120]
  409528:	tbz	w0, #5, 4095cc <printf@plt+0x80bc>
  40952c:	ldr	x3, [x20, #432]
  409530:	mov	x2, #0xe                   	// #14
  409534:	mov	x1, #0x1                   	// #1
  409538:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40953c:	add	x0, x0, #0x280
  409540:	bl	4014a0 <fwrite@plt>
  409544:	ldp	x19, x20, [sp, #16]
  409548:	ldp	x29, x30, [sp], #48
  40954c:	ret
  409550:	ldr	x3, [x20, #432]
  409554:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409558:	mov	x2, #0x10                  	// #16
  40955c:	add	x0, x0, #0xbd8
  409560:	mov	x1, #0x1                   	// #1
  409564:	bl	4014a0 <fwrite@plt>
  409568:	ldr	w0, [x19, #120]
  40956c:	ldr	x3, [x20, #432]
  409570:	tbnz	w0, #0, 409504 <printf@plt+0x7ff4>
  409574:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409578:	mov	x2, #0x12                  	// #18
  40957c:	add	x0, x0, #0xbf0
  409580:	mov	x1, #0x1                   	// #1
  409584:	bl	4014a0 <fwrite@plt>
  409588:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40958c:	ldr	x3, [x20, #432]
  409590:	ldr	w0, [x0, #456]
  409594:	cbz	w0, 409510 <printf@plt+0x8000>
  409598:	mov	x2, #0xa                   	// #10
  40959c:	mov	x1, #0x1                   	// #1
  4095a0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4095a4:	add	x0, x0, #0xc08
  4095a8:	bl	4014a0 <fwrite@plt>
  4095ac:	ldr	x3, [x20, #432]
  4095b0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4095b4:	mov	x2, #0x2ea                 	// #746
  4095b8:	add	x0, x0, #0xc18
  4095bc:	mov	x1, #0x1                   	// #1
  4095c0:	bl	4014a0 <fwrite@plt>
  4095c4:	ldr	w0, [x19, #120]
  4095c8:	tbnz	w0, #5, 40952c <printf@plt+0x801c>
  4095cc:	ldr	x3, [x20, #432]
  4095d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4095d4:	mov	x2, #0x374                 	// #884
  4095d8:	mov	x1, #0x1                   	// #1
  4095dc:	add	x0, x0, #0xf08
  4095e0:	bl	4014a0 <fwrite@plt>
  4095e4:	b	40952c <printf@plt+0x801c>
  4095e8:	mov	x19, x0
  4095ec:	add	x0, sp, #0x20
  4095f0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4095f4:	mov	x0, x19
  4095f8:	bl	4014b0 <_Unwind_Resume@plt>
  4095fc:	nop
  409600:	stp	x29, x30, [sp, #-32]!
  409604:	mov	w2, w0
  409608:	mov	w3, w1
  40960c:	mov	x29, sp
  409610:	stp	x19, x20, [sp, #16]
  409614:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  409618:	add	x19, x19, #0x1e0
  40961c:	add	x19, x19, #0xa0
  409620:	mov	x20, x8
  409624:	mov	x0, x19
  409628:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40962c:	add	x1, x1, #0x290
  409630:	bl	401340 <sprintf@plt>
  409634:	mov	x1, x19
  409638:	mov	x0, x20
  40963c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  409640:	mov	x0, x20
  409644:	ldp	x19, x20, [sp, #16]
  409648:	ldp	x29, x30, [sp], #32
  40964c:	ret
  409650:	stp	x29, x30, [sp, #-32]!
  409654:	mov	w2, w0
  409658:	mov	w3, w1
  40965c:	mov	x29, sp
  409660:	stp	x19, x20, [sp, #16]
  409664:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  409668:	add	x19, x19, #0x1e0
  40966c:	add	x19, x19, #0x60
  409670:	mov	x20, x8
  409674:	mov	x0, x19
  409678:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40967c:	add	x1, x1, #0x6e8
  409680:	bl	401340 <sprintf@plt>
  409684:	mov	x1, x19
  409688:	mov	x0, x20
  40968c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  409690:	mov	x0, x20
  409694:	ldp	x19, x20, [sp, #16]
  409698:	ldp	x29, x30, [sp], #32
  40969c:	ret
  4096a0:	stp	x29, x30, [sp, #-32]!
  4096a4:	mov	w2, w0
  4096a8:	mov	w3, w1
  4096ac:	mov	x29, sp
  4096b0:	stp	x19, x20, [sp, #16]
  4096b4:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  4096b8:	add	x19, x19, #0x1e0
  4096bc:	add	x19, x19, #0x30
  4096c0:	mov	x20, x8
  4096c4:	mov	x0, x19
  4096c8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4096cc:	add	x1, x1, #0x638
  4096d0:	bl	401340 <sprintf@plt>
  4096d4:	mov	x1, x19
  4096d8:	mov	x0, x20
  4096dc:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  4096e0:	mov	x0, x20
  4096e4:	ldp	x19, x20, [sp, #16]
  4096e8:	ldp	x29, x30, [sp], #32
  4096ec:	ret
  4096f0:	stp	x29, x30, [sp, #-64]!
  4096f4:	mov	w2, w0
  4096f8:	mov	x29, sp
  4096fc:	stp	x19, x20, [sp, #16]
  409700:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  409704:	add	x20, x20, #0x1e0
  409708:	str	x23, [sp, #48]
  40970c:	add	x23, x20, #0xc0
  409710:	mov	x19, x8
  409714:	stp	x21, x22, [sp, #32]
  409718:	mov	w21, w0
  40971c:	mov	w22, w1
  409720:	mov	x0, x23
  409724:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  409728:	add	x1, x1, #0x2a0
  40972c:	bl	401340 <sprintf@plt>
  409730:	cmp	w21, w22
  409734:	b.eq	409754 <printf@plt+0x8244>  // b.none
  409738:	mov	x0, x23
  40973c:	bl	4012b0 <strlen@plt>
  409740:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  409744:	mov	w2, w22
  409748:	add	x0, x23, x0
  40974c:	add	x1, x1, #0x2a8
  409750:	bl	401340 <sprintf@plt>
  409754:	add	x1, x20, #0xc0
  409758:	mov	x0, x19
  40975c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  409760:	mov	x0, x19
  409764:	ldp	x19, x20, [sp, #16]
  409768:	ldp	x21, x22, [sp, #32]
  40976c:	ldr	x23, [sp, #48]
  409770:	ldp	x29, x30, [sp], #64
  409774:	ret
  409778:	stp	x29, x30, [sp, #-96]!
  40977c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  409780:	add	x1, x1, #0x6d0
  409784:	mov	x29, sp
  409788:	ldr	w2, [x0, #40]
  40978c:	stp	x19, x20, [sp, #16]
  409790:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  409794:	add	x19, x19, #0x1e0
  409798:	mov	x20, x0
  40979c:	str	x21, [sp, #32]
  4097a0:	add	x21, x19, #0x50
  4097a4:	mov	x0, x21
  4097a8:	bl	401340 <sprintf@plt>
  4097ac:	mov	x1, x21
  4097b0:	add	x0, sp, #0x30
  4097b4:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  4097b8:	ldp	w0, w1, [x20, #40]
  4097bc:	add	x8, sp, #0x40
  4097c0:	bl	4096f0 <printf@plt+0x81e0>
  4097c4:	ldr	w2, [x20, #32]
  4097c8:	add	x21, x19, #0xa0
  4097cc:	ldr	w3, [x20, #40]
  4097d0:	mov	x0, x21
  4097d4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  4097d8:	add	x1, x1, #0x290
  4097dc:	bl	401340 <sprintf@plt>
  4097e0:	mov	x1, x21
  4097e4:	add	x0, sp, #0x50
  4097e8:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  4097ec:	add	x5, x19, #0x10
  4097f0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  4097f4:	mov	x4, x5
  4097f8:	add	x0, x0, #0x2b0
  4097fc:	add	x3, sp, #0x50
  409800:	add	x2, sp, #0x40
  409804:	add	x1, sp, #0x30
  409808:	bl	405ca0 <printf@plt+0x4790>
  40980c:	add	x0, sp, #0x50
  409810:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409814:	add	x0, sp, #0x40
  409818:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40981c:	add	x0, sp, #0x30
  409820:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409824:	ldr	w2, [x20, #32]
  409828:	add	x21, x19, #0x60
  40982c:	ldr	w3, [x20, #40]
  409830:	mov	x0, x21
  409834:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  409838:	add	x1, x1, #0x6e8
  40983c:	bl	401340 <sprintf@plt>
  409840:	mov	x1, x21
  409844:	add	x0, sp, #0x50
  409848:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40984c:	add	x5, x19, #0x10
  409850:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409854:	mov	x4, x5
  409858:	mov	x3, x5
  40985c:	mov	x2, x5
  409860:	add	x0, x0, #0x6f8
  409864:	add	x1, sp, #0x50
  409868:	bl	405ca0 <printf@plt+0x4790>
  40986c:	add	x0, sp, #0x50
  409870:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409874:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  409878:	mov	x2, #0x4                   	// #4
  40987c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409880:	add	x0, x0, #0x700
  409884:	ldr	x3, [x1, #432]
  409888:	mov	x1, #0x1                   	// #1
  40988c:	bl	4014a0 <fwrite@plt>
  409890:	ldp	x19, x20, [sp, #16]
  409894:	ldr	x21, [sp, #32]
  409898:	ldp	x29, x30, [sp], #96
  40989c:	ret
  4098a0:	mov	x19, x0
  4098a4:	add	x0, sp, #0x30
  4098a8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4098ac:	mov	x0, x19
  4098b0:	bl	4014b0 <_Unwind_Resume@plt>
  4098b4:	mov	x19, x0
  4098b8:	add	x0, sp, #0x50
  4098bc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4098c0:	mov	x0, x19
  4098c4:	bl	4014b0 <_Unwind_Resume@plt>
  4098c8:	mov	x19, x0
  4098cc:	add	x0, sp, #0x50
  4098d0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4098d4:	add	x0, sp, #0x40
  4098d8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4098dc:	b	4098a4 <printf@plt+0x8394>
  4098e0:	mov	x19, x0
  4098e4:	b	4098d4 <printf@plt+0x83c4>
  4098e8:	stp	x29, x30, [sp, #-96]!
  4098ec:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4098f0:	add	x1, x1, #0x6d0
  4098f4:	mov	x29, sp
  4098f8:	ldr	w2, [x0, #40]
  4098fc:	stp	x19, x20, [sp, #16]
  409900:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  409904:	add	x19, x19, #0x1e0
  409908:	mov	x20, x0
  40990c:	str	x21, [sp, #32]
  409910:	add	x21, x19, #0x50
  409914:	mov	x0, x21
  409918:	bl	401340 <sprintf@plt>
  40991c:	mov	x1, x21
  409920:	add	x0, sp, #0x30
  409924:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  409928:	ldp	w0, w1, [x20, #40]
  40992c:	add	x8, sp, #0x40
  409930:	bl	4096f0 <printf@plt+0x81e0>
  409934:	ldr	w2, [x20, #32]
  409938:	add	x21, x19, #0xa0
  40993c:	ldr	w3, [x20, #40]
  409940:	mov	x0, x21
  409944:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  409948:	add	x1, x1, #0x290
  40994c:	bl	401340 <sprintf@plt>
  409950:	mov	x1, x21
  409954:	add	x0, sp, #0x50
  409958:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40995c:	add	x5, x19, #0x10
  409960:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  409964:	mov	x4, x5
  409968:	add	x0, x0, #0x2d0
  40996c:	add	x3, sp, #0x50
  409970:	add	x2, sp, #0x40
  409974:	add	x1, sp, #0x30
  409978:	bl	405ca0 <printf@plt+0x4790>
  40997c:	add	x0, sp, #0x50
  409980:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409984:	add	x0, sp, #0x40
  409988:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40998c:	add	x0, sp, #0x30
  409990:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409994:	ldr	w2, [x20, #32]
  409998:	add	x21, x19, #0x60
  40999c:	ldr	w3, [x20, #40]
  4099a0:	mov	x0, x21
  4099a4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  4099a8:	add	x1, x1, #0x6e8
  4099ac:	bl	401340 <sprintf@plt>
  4099b0:	mov	x1, x21
  4099b4:	add	x0, sp, #0x50
  4099b8:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  4099bc:	add	x5, x19, #0x10
  4099c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4099c4:	mov	x4, x5
  4099c8:	mov	x3, x5
  4099cc:	mov	x2, x5
  4099d0:	add	x0, x0, #0x6f8
  4099d4:	add	x1, sp, #0x50
  4099d8:	bl	405ca0 <printf@plt+0x4790>
  4099dc:	add	x0, sp, #0x50
  4099e0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  4099e4:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  4099e8:	mov	x2, #0x4                   	// #4
  4099ec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  4099f0:	add	x0, x0, #0x700
  4099f4:	ldr	x3, [x1, #432]
  4099f8:	mov	x1, #0x1                   	// #1
  4099fc:	bl	4014a0 <fwrite@plt>
  409a00:	ldp	x19, x20, [sp, #16]
  409a04:	ldr	x21, [sp, #32]
  409a08:	ldp	x29, x30, [sp], #96
  409a0c:	ret
  409a10:	mov	x19, x0
  409a14:	add	x0, sp, #0x30
  409a18:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409a1c:	mov	x0, x19
  409a20:	bl	4014b0 <_Unwind_Resume@plt>
  409a24:	mov	x19, x0
  409a28:	add	x0, sp, #0x50
  409a2c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409a30:	mov	x0, x19
  409a34:	bl	4014b0 <_Unwind_Resume@plt>
  409a38:	mov	x19, x0
  409a3c:	add	x0, sp, #0x50
  409a40:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409a44:	add	x0, sp, #0x40
  409a48:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409a4c:	b	409a14 <printf@plt+0x8504>
  409a50:	mov	x19, x0
  409a54:	b	409a44 <printf@plt+0x8534>
  409a58:	stp	x29, x30, [sp, #-64]!
  409a5c:	mov	x29, sp
  409a60:	stp	x19, x20, [sp, #16]
  409a64:	mov	x19, x0
  409a68:	ldr	x0, [x0, #56]
  409a6c:	stp	x21, x22, [sp, #32]
  409a70:	mov	w21, w1
  409a74:	ldrb	w0, [x0, #45]
  409a78:	cbnz	w0, 409b28 <printf@plt+0x8618>
  409a7c:	cbz	w21, 409b48 <printf@plt+0x8638>
  409a80:	ldr	w2, [x19, #40]
  409a84:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  409a88:	add	x20, x20, #0x1e0
  409a8c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  409a90:	add	x22, x20, #0x50
  409a94:	add	x1, x1, #0x6d0
  409a98:	mov	x0, x22
  409a9c:	bl	401340 <sprintf@plt>
  409aa0:	mov	x1, x22
  409aa4:	add	x0, sp, #0x30
  409aa8:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  409aac:	add	x5, x20, #0x10
  409ab0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409ab4:	mov	x4, x5
  409ab8:	mov	x3, x5
  409abc:	mov	x2, x5
  409ac0:	add	x1, sp, #0x30
  409ac4:	add	x0, x0, #0x838
  409ac8:	bl	405ca0 <printf@plt+0x4790>
  409acc:	add	x0, sp, #0x30
  409ad0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409ad4:	ldp	w0, w1, [x19, #40]
  409ad8:	add	x8, sp, #0x30
  409adc:	bl	4096f0 <printf@plt+0x81e0>
  409ae0:	add	x5, x20, #0x10
  409ae4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  409ae8:	mov	x4, x5
  409aec:	mov	x3, x5
  409af0:	mov	x2, x5
  409af4:	add	x1, sp, #0x30
  409af8:	add	x0, x0, #0x2f8
  409afc:	bl	405ca0 <printf@plt+0x4790>
  409b00:	add	x0, sp, #0x30
  409b04:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409b08:	cbz	w21, 409b94 <printf@plt+0x8684>
  409b0c:	ldr	x0, [x19, #56]
  409b10:	ldrb	w0, [x0, #45]
  409b14:	cbnz	w0, 409b68 <printf@plt+0x8658>
  409b18:	ldp	x19, x20, [sp, #16]
  409b1c:	ldp	x21, x22, [sp, #32]
  409b20:	ldp	x29, x30, [sp], #64
  409b24:	ret
  409b28:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  409b2c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409b30:	mov	x2, #0x8                   	// #8
  409b34:	add	x0, x0, #0x800
  409b38:	ldr	x3, [x1, #432]
  409b3c:	mov	x1, #0x1                   	// #1
  409b40:	bl	4014a0 <fwrite@plt>
  409b44:	cbnz	w21, 409a80 <printf@plt+0x8570>
  409b48:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  409b4c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409b50:	mov	x2, #0x9                   	// #9
  409b54:	add	x0, x0, #0x730
  409b58:	ldr	x3, [x1, #432]
  409b5c:	mov	x1, #0x1                   	// #1
  409b60:	bl	4014a0 <fwrite@plt>
  409b64:	b	409a80 <printf@plt+0x8570>
  409b68:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  409b6c:	mov	x2, #0x7                   	// #7
  409b70:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409b74:	add	x0, x0, #0x830
  409b78:	ldr	x3, [x1, #432]
  409b7c:	mov	x1, #0x1                   	// #1
  409b80:	bl	4014a0 <fwrite@plt>
  409b84:	ldp	x19, x20, [sp, #16]
  409b88:	ldp	x21, x22, [sp, #32]
  409b8c:	ldp	x29, x30, [sp], #64
  409b90:	ret
  409b94:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  409b98:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409b9c:	mov	x2, #0x8                   	// #8
  409ba0:	add	x0, x0, #0x768
  409ba4:	ldr	x3, [x1, #432]
  409ba8:	mov	x1, #0x1                   	// #1
  409bac:	bl	4014a0 <fwrite@plt>
  409bb0:	b	409b0c <printf@plt+0x85fc>
  409bb4:	mov	x19, x0
  409bb8:	add	x0, sp, #0x30
  409bbc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409bc0:	mov	x0, x19
  409bc4:	bl	4014b0 <_Unwind_Resume@plt>
  409bc8:	b	409bb4 <printf@plt+0x86a4>
  409bcc:	nop
  409bd0:	stp	x29, x30, [sp, #-80]!
  409bd4:	mov	x29, sp
  409bd8:	stp	x19, x20, [sp, #16]
  409bdc:	mov	x19, x0
  409be0:	ldr	x0, [x0, #56]
  409be4:	stp	x21, x22, [sp, #32]
  409be8:	mov	w21, w1
  409bec:	ldrb	w0, [x0, #45]
  409bf0:	cbnz	w0, 409c80 <printf@plt+0x8770>
  409bf4:	cbz	w21, 409ca0 <printf@plt+0x8790>
  409bf8:	ldp	w0, w1, [x19, #40]
  409bfc:	add	x8, sp, #0x30
  409c00:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  409c04:	add	x20, x20, #0x1e0
  409c08:	add	x22, x20, #0x50
  409c0c:	bl	4096f0 <printf@plt+0x81e0>
  409c10:	ldr	w2, [x19, #40]
  409c14:	mov	x0, x22
  409c18:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  409c1c:	add	x1, x1, #0x6d0
  409c20:	bl	401340 <sprintf@plt>
  409c24:	mov	x1, x22
  409c28:	add	x0, sp, #0x40
  409c2c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  409c30:	add	x5, x20, #0x10
  409c34:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  409c38:	mov	x4, x5
  409c3c:	mov	x3, x5
  409c40:	add	x0, x0, #0x318
  409c44:	add	x2, sp, #0x40
  409c48:	add	x1, sp, #0x30
  409c4c:	bl	405ca0 <printf@plt+0x4790>
  409c50:	add	x0, sp, #0x40
  409c54:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409c58:	add	x0, sp, #0x30
  409c5c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409c60:	cbz	w21, 409cec <printf@plt+0x87dc>
  409c64:	ldr	x0, [x19, #56]
  409c68:	ldrb	w0, [x0, #45]
  409c6c:	cbnz	w0, 409cc0 <printf@plt+0x87b0>
  409c70:	ldp	x19, x20, [sp, #16]
  409c74:	ldp	x21, x22, [sp, #32]
  409c78:	ldp	x29, x30, [sp], #80
  409c7c:	ret
  409c80:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  409c84:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409c88:	mov	x2, #0x8                   	// #8
  409c8c:	add	x0, x0, #0x800
  409c90:	ldr	x3, [x1, #432]
  409c94:	mov	x1, #0x1                   	// #1
  409c98:	bl	4014a0 <fwrite@plt>
  409c9c:	cbnz	w21, 409bf8 <printf@plt+0x86e8>
  409ca0:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  409ca4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409ca8:	mov	x2, #0x9                   	// #9
  409cac:	add	x0, x0, #0x730
  409cb0:	ldr	x3, [x1, #432]
  409cb4:	mov	x1, #0x1                   	// #1
  409cb8:	bl	4014a0 <fwrite@plt>
  409cbc:	b	409bf8 <printf@plt+0x86e8>
  409cc0:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  409cc4:	mov	x2, #0x7                   	// #7
  409cc8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409ccc:	add	x0, x0, #0x830
  409cd0:	ldr	x3, [x1, #432]
  409cd4:	mov	x1, #0x1                   	// #1
  409cd8:	bl	4014a0 <fwrite@plt>
  409cdc:	ldp	x19, x20, [sp, #16]
  409ce0:	ldp	x21, x22, [sp, #32]
  409ce4:	ldp	x29, x30, [sp], #80
  409ce8:	ret
  409cec:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  409cf0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409cf4:	mov	x2, #0x8                   	// #8
  409cf8:	add	x0, x0, #0x768
  409cfc:	ldr	x3, [x1, #432]
  409d00:	mov	x1, #0x1                   	// #1
  409d04:	bl	4014a0 <fwrite@plt>
  409d08:	b	409c64 <printf@plt+0x8754>
  409d0c:	mov	x19, x0
  409d10:	add	x0, sp, #0x40
  409d14:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409d18:	add	x0, sp, #0x30
  409d1c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409d20:	mov	x0, x19
  409d24:	bl	4014b0 <_Unwind_Resume@plt>
  409d28:	mov	x19, x0
  409d2c:	b	409d18 <printf@plt+0x8808>
  409d30:	stp	x29, x30, [sp, #-64]!
  409d34:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  409d38:	add	x1, x1, #0x6d0
  409d3c:	mov	x29, sp
  409d40:	ldr	w2, [x0, #40]
  409d44:	stp	x19, x20, [sp, #16]
  409d48:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  409d4c:	add	x20, x20, #0x1e0
  409d50:	str	x21, [sp, #32]
  409d54:	add	x21, x20, #0x50
  409d58:	mov	x19, x0
  409d5c:	mov	x0, x21
  409d60:	bl	401340 <sprintf@plt>
  409d64:	mov	x1, x21
  409d68:	add	x0, sp, #0x30
  409d6c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  409d70:	add	x5, x20, #0x10
  409d74:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  409d78:	mov	x4, x5
  409d7c:	mov	x3, x5
  409d80:	mov	x2, x5
  409d84:	add	x1, sp, #0x30
  409d88:	add	x0, x0, #0x838
  409d8c:	bl	405ca0 <printf@plt+0x4790>
  409d90:	add	x0, sp, #0x30
  409d94:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409d98:	ldr	x0, [x19, #56]
  409d9c:	bl	407150 <printf@plt+0x5c40>
  409da0:	ldp	w0, w1, [x19, #40]
  409da4:	add	x8, sp, #0x30
  409da8:	bl	4096f0 <printf@plt+0x81e0>
  409dac:	add	x5, x20, #0x10
  409db0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  409db4:	mov	x4, x5
  409db8:	mov	x3, x5
  409dbc:	mov	x2, x5
  409dc0:	add	x1, sp, #0x30
  409dc4:	add	x0, x0, #0x368
  409dc8:	bl	405ca0 <printf@plt+0x4790>
  409dcc:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  409dd0:	add	x0, sp, #0x30
  409dd4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409dd8:	ldr	x1, [x20, #432]
  409ddc:	ldr	x0, [x19, #64]
  409de0:	bl	401260 <fputs@plt>
  409de4:	ldr	x3, [x20, #432]
  409de8:	mov	x2, #0x6                   	// #6
  409dec:	mov	x1, #0x1                   	// #1
  409df0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  409df4:	add	x0, x0, #0x380
  409df8:	bl	4014a0 <fwrite@plt>
  409dfc:	ldr	x0, [x19, #56]
  409e00:	bl	407280 <printf@plt+0x5d70>
  409e04:	ldp	x19, x20, [sp, #16]
  409e08:	ldr	x21, [sp, #32]
  409e0c:	ldp	x29, x30, [sp], #64
  409e10:	ret
  409e14:	mov	x19, x0
  409e18:	add	x0, sp, #0x30
  409e1c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409e20:	mov	x0, x19
  409e24:	bl	4014b0 <_Unwind_Resume@plt>
  409e28:	b	409e14 <printf@plt+0x8904>
  409e2c:	nop
  409e30:	stp	x29, x30, [sp, #-64]!
  409e34:	mov	w2, w0
  409e38:	mov	x29, sp
  409e3c:	stp	x19, x20, [sp, #16]
  409e40:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  409e44:	add	x20, x20, #0x1e0
  409e48:	str	x23, [sp, #48]
  409e4c:	add	x23, x20, #0xd8
  409e50:	mov	x19, x8
  409e54:	stp	x21, x22, [sp, #32]
  409e58:	mov	w21, w0
  409e5c:	mov	w22, w1
  409e60:	mov	x0, x23
  409e64:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  409e68:	add	x1, x1, #0x388
  409e6c:	bl	401340 <sprintf@plt>
  409e70:	cmp	w21, w22
  409e74:	b.eq	409e94 <printf@plt+0x8984>  // b.none
  409e78:	mov	x0, x23
  409e7c:	bl	4012b0 <strlen@plt>
  409e80:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  409e84:	mov	w2, w22
  409e88:	add	x0, x23, x0
  409e8c:	add	x1, x1, #0x2a8
  409e90:	bl	401340 <sprintf@plt>
  409e94:	add	x1, x20, #0xd8
  409e98:	mov	x0, x19
  409e9c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  409ea0:	mov	x0, x19
  409ea4:	ldp	x19, x20, [sp, #16]
  409ea8:	ldp	x21, x22, [sp, #32]
  409eac:	ldr	x23, [sp, #48]
  409eb0:	ldp	x29, x30, [sp], #64
  409eb4:	ret
  409eb8:	stp	x29, x30, [sp, #-64]!
  409ebc:	mov	w2, w0
  409ec0:	mov	x29, sp
  409ec4:	stp	x19, x20, [sp, #16]
  409ec8:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  409ecc:	add	x20, x20, #0x1e0
  409ed0:	str	x23, [sp, #48]
  409ed4:	add	x23, x20, #0xf8
  409ed8:	mov	x19, x8
  409edc:	stp	x21, x22, [sp, #32]
  409ee0:	mov	w21, w0
  409ee4:	mov	w22, w1
  409ee8:	mov	x0, x23
  409eec:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  409ef0:	add	x1, x1, #0x390
  409ef4:	bl	401340 <sprintf@plt>
  409ef8:	cmp	w21, w22
  409efc:	b.eq	409f1c <printf@plt+0x8a0c>  // b.none
  409f00:	mov	x0, x23
  409f04:	bl	4012b0 <strlen@plt>
  409f08:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  409f0c:	mov	w2, w22
  409f10:	add	x0, x23, x0
  409f14:	add	x1, x1, #0x2a8
  409f18:	bl	401340 <sprintf@plt>
  409f1c:	add	x1, x20, #0xf8
  409f20:	mov	x0, x19
  409f24:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  409f28:	mov	x0, x19
  409f2c:	ldp	x19, x20, [sp, #16]
  409f30:	ldp	x21, x22, [sp, #32]
  409f34:	ldr	x23, [sp, #48]
  409f38:	ldp	x29, x30, [sp], #64
  409f3c:	ret
  409f40:	stp	x29, x30, [sp, #-128]!
  409f44:	mov	x29, sp
  409f48:	stp	x19, x20, [sp, #16]
  409f4c:	mov	x19, x0
  409f50:	add	x8, sp, #0x30
  409f54:	ldp	w0, w1, [x0, #40]
  409f58:	str	x21, [sp, #32]
  409f5c:	bl	4096f0 <printf@plt+0x81e0>
  409f60:	ldp	w0, w1, [x19, #40]
  409f64:	add	x8, sp, #0x40
  409f68:	bl	409e30 <printf@plt+0x8920>
  409f6c:	ldp	w0, w1, [x19, #40]
  409f70:	add	x8, sp, #0x50
  409f74:	bl	409eb8 <printf@plt+0x89a8>
  409f78:	ldr	w2, [x19, #40]
  409f7c:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  409f80:	add	x20, x20, #0x1e0
  409f84:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  409f88:	add	x21, x20, #0x50
  409f8c:	add	x1, x1, #0x6d0
  409f90:	mov	x0, x21
  409f94:	bl	401340 <sprintf@plt>
  409f98:	mov	x1, x21
  409f9c:	add	x0, sp, #0x60
  409fa0:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  409fa4:	ldr	w2, [x19, #32]
  409fa8:	add	x20, x20, #0xa0
  409fac:	ldr	w3, [x19, #40]
  409fb0:	mov	x0, x20
  409fb4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  409fb8:	add	x1, x1, #0x290
  409fbc:	bl	401340 <sprintf@plt>
  409fc0:	mov	x1, x20
  409fc4:	add	x0, sp, #0x70
  409fc8:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  409fcc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  409fd0:	add	x5, sp, #0x70
  409fd4:	add	x0, x0, #0x398
  409fd8:	add	x4, sp, #0x60
  409fdc:	add	x3, sp, #0x50
  409fe0:	add	x2, sp, #0x40
  409fe4:	add	x1, sp, #0x30
  409fe8:	bl	405ca0 <printf@plt+0x4790>
  409fec:	add	x0, sp, #0x70
  409ff0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409ff4:	add	x0, sp, #0x60
  409ff8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  409ffc:	add	x0, sp, #0x50
  40a000:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a004:	add	x0, sp, #0x40
  40a008:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a00c:	add	x0, sp, #0x30
  40a010:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a014:	mov	x0, x19
  40a018:	bl	407320 <printf@plt+0x5e10>
  40a01c:	ldp	x19, x20, [sp, #16]
  40a020:	ldr	x21, [sp, #32]
  40a024:	ldp	x29, x30, [sp], #128
  40a028:	ret
  40a02c:	mov	x19, x0
  40a030:	b	40a058 <printf@plt+0x8b48>
  40a034:	mov	x19, x0
  40a038:	add	x0, sp, #0x70
  40a03c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a040:	add	x0, sp, #0x60
  40a044:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a048:	add	x0, sp, #0x50
  40a04c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a050:	add	x0, sp, #0x40
  40a054:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a058:	add	x0, sp, #0x30
  40a05c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a060:	mov	x0, x19
  40a064:	bl	4014b0 <_Unwind_Resume@plt>
  40a068:	mov	x19, x0
  40a06c:	b	40a048 <printf@plt+0x8b38>
  40a070:	mov	x19, x0
  40a074:	b	40a040 <printf@plt+0x8b30>
  40a078:	mov	x19, x0
  40a07c:	b	40a050 <printf@plt+0x8b40>
  40a080:	stp	x29, x30, [sp, #-64]!
  40a084:	mov	w2, w0
  40a088:	mov	x29, sp
  40a08c:	stp	x19, x20, [sp, #16]
  40a090:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40a094:	add	x20, x20, #0x1e0
  40a098:	str	x23, [sp, #48]
  40a09c:	add	x23, x20, #0x118
  40a0a0:	mov	x19, x8
  40a0a4:	stp	x21, x22, [sp, #32]
  40a0a8:	mov	w21, w0
  40a0ac:	mov	w22, w1
  40a0b0:	mov	x0, x23
  40a0b4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40a0b8:	add	x1, x1, #0x3d8
  40a0bc:	bl	401340 <sprintf@plt>
  40a0c0:	cmp	w21, w22
  40a0c4:	b.eq	40a0e4 <printf@plt+0x8bd4>  // b.none
  40a0c8:	mov	x0, x23
  40a0cc:	bl	4012b0 <strlen@plt>
  40a0d0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40a0d4:	mov	w2, w22
  40a0d8:	add	x0, x23, x0
  40a0dc:	add	x1, x1, #0x2a8
  40a0e0:	bl	401340 <sprintf@plt>
  40a0e4:	add	x1, x20, #0x118
  40a0e8:	mov	x0, x19
  40a0ec:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40a0f0:	mov	x0, x19
  40a0f4:	ldp	x19, x20, [sp, #16]
  40a0f8:	ldp	x21, x22, [sp, #32]
  40a0fc:	ldr	x23, [sp, #48]
  40a100:	ldp	x29, x30, [sp], #64
  40a104:	ret
  40a108:	stp	x29, x30, [sp, #-96]!
  40a10c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40a110:	add	x1, x1, #0x6d0
  40a114:	mov	x29, sp
  40a118:	ldr	w2, [x0, #40]
  40a11c:	stp	x19, x20, [sp, #16]
  40a120:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40a124:	add	x20, x20, #0x1e0
  40a128:	mov	x19, x0
  40a12c:	str	x21, [sp, #32]
  40a130:	add	x21, x20, #0x50
  40a134:	mov	x0, x21
  40a138:	bl	401340 <sprintf@plt>
  40a13c:	mov	x1, x21
  40a140:	add	x0, sp, #0x30
  40a144:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40a148:	ldp	w0, w1, [x19, #40]
  40a14c:	add	x8, sp, #0x40
  40a150:	bl	4096f0 <printf@plt+0x81e0>
  40a154:	ldp	w0, w1, [x19, #40]
  40a158:	add	x8, sp, #0x50
  40a15c:	bl	40a080 <printf@plt+0x8b70>
  40a160:	add	x5, x20, #0x10
  40a164:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40a168:	mov	x4, x5
  40a16c:	add	x0, x0, #0x2d0
  40a170:	add	x3, sp, #0x50
  40a174:	add	x2, sp, #0x40
  40a178:	add	x1, sp, #0x30
  40a17c:	bl	405ca0 <printf@plt+0x4790>
  40a180:	add	x0, sp, #0x50
  40a184:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a188:	add	x0, sp, #0x40
  40a18c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a190:	add	x0, sp, #0x30
  40a194:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a198:	ldr	w2, [x19, #32]
  40a19c:	add	x21, x20, #0x60
  40a1a0:	ldr	w3, [x19, #40]
  40a1a4:	mov	x0, x21
  40a1a8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40a1ac:	add	x1, x1, #0x6e8
  40a1b0:	bl	401340 <sprintf@plt>
  40a1b4:	mov	x1, x21
  40a1b8:	add	x0, sp, #0x50
  40a1bc:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40a1c0:	add	x5, x20, #0x10
  40a1c4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40a1c8:	mov	x4, x5
  40a1cc:	mov	x3, x5
  40a1d0:	mov	x2, x5
  40a1d4:	add	x0, x0, #0x6f8
  40a1d8:	add	x1, sp, #0x50
  40a1dc:	bl	405ca0 <printf@plt+0x4790>
  40a1e0:	add	x0, sp, #0x50
  40a1e4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a1e8:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40a1ec:	mov	x2, #0x4                   	// #4
  40a1f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40a1f4:	add	x0, x0, #0x700
  40a1f8:	ldr	x3, [x1, #432]
  40a1fc:	mov	x1, #0x1                   	// #1
  40a200:	bl	4014a0 <fwrite@plt>
  40a204:	ldp	x19, x20, [sp, #16]
  40a208:	ldr	x21, [sp, #32]
  40a20c:	ldp	x29, x30, [sp], #96
  40a210:	ret
  40a214:	mov	x19, x0
  40a218:	add	x0, sp, #0x30
  40a21c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a220:	mov	x0, x19
  40a224:	bl	4014b0 <_Unwind_Resume@plt>
  40a228:	mov	x19, x0
  40a22c:	add	x0, sp, #0x50
  40a230:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a234:	mov	x0, x19
  40a238:	bl	4014b0 <_Unwind_Resume@plt>
  40a23c:	mov	x19, x0
  40a240:	add	x0, sp, #0x50
  40a244:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a248:	add	x0, sp, #0x40
  40a24c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a250:	b	40a218 <printf@plt+0x8d08>
  40a254:	mov	x19, x0
  40a258:	b	40a248 <printf@plt+0x8d38>
  40a25c:	nop
  40a260:	stp	x29, x30, [sp, #-80]!
  40a264:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40a268:	add	x1, x1, #0x6d0
  40a26c:	mov	x29, sp
  40a270:	ldr	w2, [x0, #40]
  40a274:	stp	x19, x20, [sp, #16]
  40a278:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40a27c:	add	x20, x20, #0x1e0
  40a280:	str	x21, [sp, #32]
  40a284:	add	x21, x20, #0x50
  40a288:	mov	x19, x0
  40a28c:	mov	x0, x21
  40a290:	bl	401340 <sprintf@plt>
  40a294:	mov	x1, x21
  40a298:	add	x0, sp, #0x40
  40a29c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40a2a0:	add	x5, x20, #0x10
  40a2a4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40a2a8:	mov	x4, x5
  40a2ac:	mov	x3, x5
  40a2b0:	mov	x2, x5
  40a2b4:	add	x1, sp, #0x40
  40a2b8:	add	x0, x0, #0x838
  40a2bc:	bl	405ca0 <printf@plt+0x4790>
  40a2c0:	add	x0, sp, #0x40
  40a2c4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a2c8:	ldp	w0, w1, [x19, #40]
  40a2cc:	add	x8, sp, #0x30
  40a2d0:	bl	4096f0 <printf@plt+0x81e0>
  40a2d4:	ldp	w0, w1, [x19, #40]
  40a2d8:	add	x8, sp, #0x40
  40a2dc:	bl	40a080 <printf@plt+0x8b70>
  40a2e0:	add	x5, x20, #0x10
  40a2e4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40a2e8:	mov	x4, x5
  40a2ec:	mov	x3, x5
  40a2f0:	add	x0, x0, #0x3e0
  40a2f4:	add	x2, sp, #0x40
  40a2f8:	add	x1, sp, #0x30
  40a2fc:	bl	405ca0 <printf@plt+0x4790>
  40a300:	add	x0, sp, #0x40
  40a304:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a308:	add	x0, sp, #0x30
  40a30c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a310:	mov	x0, x19
  40a314:	bl	407320 <printf@plt+0x5e10>
  40a318:	ldp	x19, x20, [sp, #16]
  40a31c:	ldr	x21, [sp, #32]
  40a320:	ldp	x29, x30, [sp], #80
  40a324:	ret
  40a328:	mov	x19, x0
  40a32c:	add	x0, sp, #0x40
  40a330:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a334:	mov	x0, x19
  40a338:	bl	4014b0 <_Unwind_Resume@plt>
  40a33c:	mov	x19, x0
  40a340:	add	x0, sp, #0x40
  40a344:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a348:	add	x0, sp, #0x30
  40a34c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a350:	mov	x0, x19
  40a354:	bl	4014b0 <_Unwind_Resume@plt>
  40a358:	mov	x19, x0
  40a35c:	b	40a348 <printf@plt+0x8e38>
  40a360:	stp	x29, x30, [sp, #-32]!
  40a364:	mov	w2, w0
  40a368:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40a36c:	mov	x29, sp
  40a370:	stp	x19, x20, [sp, #16]
  40a374:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40a378:	add	x19, x19, #0x1e0
  40a37c:	add	x19, x19, #0x138
  40a380:	mov	x20, x8
  40a384:	mov	x0, x19
  40a388:	add	x1, x1, #0x3f8
  40a38c:	bl	401340 <sprintf@plt>
  40a390:	mov	x1, x19
  40a394:	mov	x0, x20
  40a398:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40a39c:	mov	x0, x20
  40a3a0:	ldp	x19, x20, [sp, #16]
  40a3a4:	ldp	x29, x30, [sp], #32
  40a3a8:	ret
  40a3ac:	nop
  40a3b0:	stp	x29, x30, [sp, #-32]!
  40a3b4:	mov	w2, w0
  40a3b8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40a3bc:	mov	x29, sp
  40a3c0:	stp	x19, x20, [sp, #16]
  40a3c4:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40a3c8:	add	x20, x20, #0x1e0
  40a3cc:	mov	x19, x8
  40a3d0:	mov	x0, x20
  40a3d4:	add	x1, x1, #0x5c0
  40a3d8:	bl	401340 <sprintf@plt>
  40a3dc:	mov	x1, x20
  40a3e0:	mov	x0, x19
  40a3e4:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40a3e8:	mov	x0, x19
  40a3ec:	ldp	x19, x20, [sp, #16]
  40a3f0:	ldp	x29, x30, [sp], #32
  40a3f4:	ret
  40a3f8:	stp	x29, x30, [sp, #-32]!
  40a3fc:	mov	w2, w0
  40a400:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40a404:	mov	x29, sp
  40a408:	stp	x19, x20, [sp, #16]
  40a40c:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40a410:	add	x19, x19, #0x1e0
  40a414:	add	x19, x19, #0x50
  40a418:	mov	x20, x8
  40a41c:	mov	x0, x19
  40a420:	add	x1, x1, #0x6d0
  40a424:	bl	401340 <sprintf@plt>
  40a428:	mov	x1, x19
  40a42c:	mov	x0, x20
  40a430:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40a434:	mov	x0, x20
  40a438:	ldp	x19, x20, [sp, #16]
  40a43c:	ldp	x29, x30, [sp], #32
  40a440:	ret
  40a444:	nop
  40a448:	stp	x29, x30, [sp, #-32]!
  40a44c:	mov	w2, w0
  40a450:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40a454:	mov	x29, sp
  40a458:	stp	x19, x20, [sp, #16]
  40a45c:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40a460:	add	x19, x19, #0x1e0
  40a464:	add	x19, x19, #0x20
  40a468:	mov	x20, x8
  40a46c:	mov	x0, x19
  40a470:	add	x1, x1, #0x620
  40a474:	bl	401340 <sprintf@plt>
  40a478:	mov	x1, x19
  40a47c:	mov	x0, x20
  40a480:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40a484:	mov	x0, x20
  40a488:	ldp	x19, x20, [sp, #16]
  40a48c:	ldp	x29, x30, [sp], #32
  40a490:	ret
  40a494:	nop
  40a498:	stp	x29, x30, [sp, #-32]!
  40a49c:	mov	w2, w0
  40a4a0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40a4a4:	mov	x29, sp
  40a4a8:	stp	x19, x20, [sp, #16]
  40a4ac:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40a4b0:	add	x19, x19, #0x1e0
  40a4b4:	add	x19, x19, #0x80
  40a4b8:	mov	x20, x8
  40a4bc:	mov	x0, x19
  40a4c0:	add	x1, x1, #0x710
  40a4c4:	bl	401340 <sprintf@plt>
  40a4c8:	mov	x1, x19
  40a4cc:	mov	x0, x20
  40a4d0:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40a4d4:	mov	x0, x20
  40a4d8:	ldp	x19, x20, [sp, #16]
  40a4dc:	ldp	x29, x30, [sp], #32
  40a4e0:	ret
  40a4e4:	nop
  40a4e8:	stp	x29, x30, [sp, #-32]!
  40a4ec:	mov	w2, w0
  40a4f0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40a4f4:	mov	x29, sp
  40a4f8:	stp	x19, x20, [sp, #16]
  40a4fc:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40a500:	add	x19, x19, #0x1e0
  40a504:	add	x19, x19, #0x90
  40a508:	mov	x20, x8
  40a50c:	mov	x0, x19
  40a510:	add	x1, x1, #0x888
  40a514:	bl	401340 <sprintf@plt>
  40a518:	mov	x1, x19
  40a51c:	mov	x0, x20
  40a520:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40a524:	mov	x0, x20
  40a528:	ldp	x19, x20, [sp, #16]
  40a52c:	ldp	x29, x30, [sp], #32
  40a530:	ret
  40a534:	nop
  40a538:	stp	x29, x30, [sp, #-96]!
  40a53c:	mov	x29, sp
  40a540:	add	x8, sp, #0x20
  40a544:	stp	x19, x20, [sp, #16]
  40a548:	mov	w19, w0
  40a54c:	mov	w20, w1
  40a550:	bl	4096f0 <printf@plt+0x81e0>
  40a554:	mov	w1, w20
  40a558:	mov	w0, w19
  40a55c:	add	x8, sp, #0x30
  40a560:	bl	40a080 <printf@plt+0x8b70>
  40a564:	mov	w1, w20
  40a568:	add	x8, sp, #0x40
  40a56c:	mov	w0, w19
  40a570:	bl	409e30 <printf@plt+0x8920>
  40a574:	mov	w1, w20
  40a578:	mov	w0, w19
  40a57c:	add	x8, sp, #0x50
  40a580:	bl	409eb8 <printf@plt+0x89a8>
  40a584:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40a588:	add	x5, x5, #0x1e0
  40a58c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40a590:	add	x5, x5, #0x10
  40a594:	add	x4, sp, #0x50
  40a598:	add	x0, x0, #0x400
  40a59c:	add	x3, sp, #0x40
  40a5a0:	add	x2, sp, #0x30
  40a5a4:	add	x1, sp, #0x20
  40a5a8:	bl	405ca0 <printf@plt+0x4790>
  40a5ac:	add	x0, sp, #0x50
  40a5b0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a5b4:	add	x0, sp, #0x40
  40a5b8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a5bc:	add	x0, sp, #0x30
  40a5c0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a5c4:	add	x0, sp, #0x20
  40a5c8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a5cc:	ldp	x19, x20, [sp, #16]
  40a5d0:	ldp	x29, x30, [sp], #96
  40a5d4:	ret
  40a5d8:	mov	x19, x0
  40a5dc:	b	40a5fc <printf@plt+0x90ec>
  40a5e0:	mov	x19, x0
  40a5e4:	add	x0, sp, #0x50
  40a5e8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a5ec:	add	x0, sp, #0x40
  40a5f0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a5f4:	add	x0, sp, #0x30
  40a5f8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a5fc:	add	x0, sp, #0x20
  40a600:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a604:	mov	x0, x19
  40a608:	bl	4014b0 <_Unwind_Resume@plt>
  40a60c:	mov	x19, x0
  40a610:	b	40a5ec <printf@plt+0x90dc>
  40a614:	mov	x19, x0
  40a618:	b	40a5f4 <printf@plt+0x90e4>
  40a61c:	nop
  40a620:	stp	x29, x30, [sp, #-96]!
  40a624:	mov	x29, sp
  40a628:	add	x8, sp, #0x20
  40a62c:	stp	x19, x20, [sp, #16]
  40a630:	mov	w19, w0
  40a634:	mov	w20, w1
  40a638:	bl	4096f0 <printf@plt+0x81e0>
  40a63c:	mov	w1, w20
  40a640:	mov	w0, w19
  40a644:	add	x8, sp, #0x30
  40a648:	bl	409e30 <printf@plt+0x8920>
  40a64c:	mov	w1, w20
  40a650:	add	x8, sp, #0x40
  40a654:	mov	w0, w19
  40a658:	bl	409eb8 <printf@plt+0x89a8>
  40a65c:	mov	w1, w20
  40a660:	mov	w0, w19
  40a664:	add	x8, sp, #0x50
  40a668:	bl	40a080 <printf@plt+0x8b70>
  40a66c:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40a670:	add	x5, x5, #0x1e0
  40a674:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40a678:	add	x5, x5, #0x10
  40a67c:	add	x4, sp, #0x50
  40a680:	add	x0, x0, #0x430
  40a684:	add	x3, sp, #0x40
  40a688:	add	x2, sp, #0x30
  40a68c:	add	x1, sp, #0x20
  40a690:	bl	405ca0 <printf@plt+0x4790>
  40a694:	add	x0, sp, #0x50
  40a698:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a69c:	add	x0, sp, #0x40
  40a6a0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a6a4:	add	x0, sp, #0x30
  40a6a8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a6ac:	add	x0, sp, #0x20
  40a6b0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a6b4:	ldp	x19, x20, [sp, #16]
  40a6b8:	ldp	x29, x30, [sp], #96
  40a6bc:	ret
  40a6c0:	mov	x19, x0
  40a6c4:	b	40a6e4 <printf@plt+0x91d4>
  40a6c8:	mov	x19, x0
  40a6cc:	add	x0, sp, #0x50
  40a6d0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a6d4:	add	x0, sp, #0x40
  40a6d8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a6dc:	add	x0, sp, #0x30
  40a6e0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a6e4:	add	x0, sp, #0x20
  40a6e8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a6ec:	mov	x0, x19
  40a6f0:	bl	4014b0 <_Unwind_Resume@plt>
  40a6f4:	mov	x19, x0
  40a6f8:	b	40a6d4 <printf@plt+0x91c4>
  40a6fc:	mov	x19, x0
  40a700:	b	40a6dc <printf@plt+0x91cc>
  40a704:	nop
  40a708:	stp	x29, x30, [sp, #-128]!
  40a70c:	cmp	w2, w1
  40a710:	mov	x29, sp
  40a714:	stp	x21, x22, [sp, #32]
  40a718:	mov	w21, w2
  40a71c:	stp	x23, x24, [sp, #48]
  40a720:	mov	w24, w1
  40a724:	mov	x23, x0
  40a728:	b.le	40a9d0 <printf@plt+0x94c0>
  40a72c:	mov	w1, w21
  40a730:	add	x8, sp, #0x60
  40a734:	mov	w0, w24
  40a738:	bl	4096f0 <printf@plt+0x81e0>
  40a73c:	add	x8, sp, #0x70
  40a740:	mov	w1, w24
  40a744:	mov	w0, w24
  40a748:	bl	4096f0 <printf@plt+0x81e0>
  40a74c:	stp	x25, x26, [sp, #64]
  40a750:	adrp	x25, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40a754:	add	x25, x25, #0x1e0
  40a758:	add	x5, x25, #0x10
  40a75c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40a760:	mov	x4, x5
  40a764:	mov	x3, x5
  40a768:	add	x0, x0, #0x478
  40a76c:	add	x2, sp, #0x70
  40a770:	add	x1, sp, #0x60
  40a774:	bl	405ca0 <printf@plt+0x4790>
  40a778:	add	x0, sp, #0x70
  40a77c:	stp	x19, x20, [sp, #16]
  40a780:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a784:	add	w20, w24, #0x1
  40a788:	add	x0, sp, #0x60
  40a78c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a790:	cmp	w21, w20
  40a794:	b.lt	40a83c <printf@plt+0x932c>  // b.tstop
  40a798:	mov	x22, #0xfffffffffffffffc    	// #-4
  40a79c:	adrp	x26, 413000 <_ZdlPvm@@Base+0x23c8>
  40a7a0:	add	x22, x22, w20, sxtw #2
  40a7a4:	add	x19, x25, #0x10
  40a7a8:	add	x26, x26, #0x4a0
  40a7ac:	str	x27, [sp, #80]
  40a7b0:	adrp	x27, 413000 <_ZdlPvm@@Base+0x23c8>
  40a7b4:	add	x27, x27, #0x498
  40a7b8:	ldr	w0, [x23, #120]
  40a7bc:	tbnz	w0, #1, 40a7f4 <printf@plt+0x92e4>
  40a7c0:	ldr	x0, [x23, #88]
  40a7c4:	add	x8, sp, #0x70
  40a7c8:	ldr	w0, [x0, x22]
  40a7cc:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40a7d0:	mov	x5, x19
  40a7d4:	mov	x4, x19
  40a7d8:	mov	x3, x19
  40a7dc:	mov	x2, x19
  40a7e0:	add	x1, sp, #0x70
  40a7e4:	mov	x0, x27
  40a7e8:	bl	405ca0 <printf@plt+0x4790>
  40a7ec:	add	x0, sp, #0x70
  40a7f0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a7f4:	add	x8, sp, #0x70
  40a7f8:	mov	w1, w20
  40a7fc:	mov	w0, w20
  40a800:	bl	4096f0 <printf@plt+0x81e0>
  40a804:	mov	x5, x19
  40a808:	mov	x4, x19
  40a80c:	mov	x3, x19
  40a810:	mov	x2, x19
  40a814:	add	x1, sp, #0x70
  40a818:	mov	x0, x26
  40a81c:	bl	405ca0 <printf@plt+0x4790>
  40a820:	add	x0, sp, #0x70
  40a824:	add	w20, w20, #0x1
  40a828:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a82c:	add	x22, x22, #0x4
  40a830:	cmp	w21, w20
  40a834:	b.ge	40a7b8 <printf@plt+0x92a8>  // b.tcont
  40a838:	ldr	x27, [sp, #80]
  40a83c:	adrp	x26, 42a000 <_Znam@GLIBCXX_3.4>
  40a840:	mov	x2, #0x2                   	// #2
  40a844:	mov	x1, #0x1                   	// #1
  40a848:	ldr	x3, [x26, #432]
  40a84c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40a850:	add	x0, x0, #0x2f0
  40a854:	bl	4014a0 <fwrite@plt>
  40a858:	sub	w0, w21, w24
  40a85c:	add	x8, sp, #0x70
  40a860:	add	w0, w0, #0x1
  40a864:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40a868:	add	x5, x25, #0x10
  40a86c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40a870:	mov	x4, x5
  40a874:	mov	x3, x5
  40a878:	mov	x2, x5
  40a87c:	add	x1, sp, #0x70
  40a880:	add	x0, x0, #0x4a8
  40a884:	bl	405ca0 <printf@plt+0x4790>
  40a888:	add	x0, sp, #0x70
  40a88c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a890:	ldr	x3, [x26, #432]
  40a894:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40a898:	mov	x2, #0x12                  	// #18
  40a89c:	add	x0, x0, #0x4c8
  40a8a0:	mov	x1, #0x1                   	// #1
  40a8a4:	bl	4014a0 <fwrite@plt>
  40a8a8:	cmp	w21, w24
  40a8ac:	b.lt	40a984 <printf@plt+0x9474>  // b.tstop
  40a8b0:	adrp	x22, 413000 <_ZdlPvm@@Base+0x23c8>
  40a8b4:	mov	w19, w24
  40a8b8:	add	x22, x22, #0x4e0
  40a8bc:	add	x20, x25, #0x10
  40a8c0:	add	x8, sp, #0x70
  40a8c4:	mov	w1, w19
  40a8c8:	mov	w0, w19
  40a8cc:	bl	4096f0 <printf@plt+0x81e0>
  40a8d0:	mov	x5, x20
  40a8d4:	mov	x4, x20
  40a8d8:	mov	x3, x20
  40a8dc:	mov	x2, x20
  40a8e0:	add	x1, sp, #0x70
  40a8e4:	mov	x0, x22
  40a8e8:	bl	405ca0 <printf@plt+0x4790>
  40a8ec:	add	x0, sp, #0x70
  40a8f0:	add	w19, w19, #0x1
  40a8f4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a8f8:	cmp	w21, w19
  40a8fc:	b.ge	40a8c0 <printf@plt+0x93b0>  // b.tcont
  40a900:	ldr	x1, [x23, #96]
  40a904:	sxtw	x2, w24
  40a908:	ldrb	w0, [x1, x2]
  40a90c:	cbz	w0, 40a9b4 <printf@plt+0x94a4>
  40a910:	ldr	w0, [x23, #4]
  40a914:	cmp	w0, #0x0
  40a918:	b.le	40a984 <printf@plt+0x9474>
  40a91c:	add	x25, x25, #0x10
  40a920:	mov	w19, #0x0                   	// #0
  40a924:	b	40a934 <printf@plt+0x9424>
  40a928:	add	w19, w19, #0x1
  40a92c:	cmp	w0, w19
  40a930:	b.le	40a984 <printf@plt+0x9474>
  40a934:	cmp	w24, w19
  40a938:	ccmp	w21, w19, #0x1, le
  40a93c:	b.ge	40a928 <printf@plt+0x9418>  // b.tcont
  40a940:	add	x8, sp, #0x70
  40a944:	mov	w1, w19
  40a948:	mov	w0, w19
  40a94c:	bl	4096f0 <printf@plt+0x81e0>
  40a950:	mov	x5, x25
  40a954:	mov	x4, x25
  40a958:	mov	x3, x25
  40a95c:	mov	x2, x25
  40a960:	add	x1, sp, #0x70
  40a964:	mov	x0, x22
  40a968:	bl	405ca0 <printf@plt+0x4790>
  40a96c:	add	x0, sp, #0x70
  40a970:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a974:	ldr	w0, [x23, #4]
  40a978:	add	w19, w19, #0x1
  40a97c:	cmp	w0, w19
  40a980:	b.gt	40a934 <printf@plt+0x9424>
  40a984:	ldr	x3, [x26, #432]
  40a988:	mov	x2, #0x4                   	// #4
  40a98c:	mov	x1, #0x1                   	// #1
  40a990:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40a994:	add	x0, x0, #0x938
  40a998:	bl	4014a0 <fwrite@plt>
  40a99c:	ldp	x19, x20, [sp, #16]
  40a9a0:	ldp	x21, x22, [sp, #32]
  40a9a4:	ldp	x23, x24, [sp, #48]
  40a9a8:	ldp	x25, x26, [sp, #64]
  40a9ac:	ldp	x29, x30, [sp], #128
  40a9b0:	ret
  40a9b4:	ldr	x0, [x23, #128]
  40a9b8:	ldrb	w0, [x0, x2]
  40a9bc:	cbnz	w0, 40a910 <printf@plt+0x9400>
  40a9c0:	add	x2, x2, #0x1
  40a9c4:	cmp	w21, w2
  40a9c8:	b.ge	40a908 <printf@plt+0x93f8>  // b.tcont
  40a9cc:	b	40a984 <printf@plt+0x9474>
  40a9d0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40a9d4:	mov	w0, #0x7e3                 	// #2019
  40a9d8:	add	x1, x1, #0x5a0
  40a9dc:	bl	40f1f8 <printf@plt+0xdce8>
  40a9e0:	b	40a72c <printf@plt+0x921c>
  40a9e4:	str	x27, [sp, #80]
  40a9e8:	mov	x19, x0
  40a9ec:	add	x0, sp, #0x70
  40a9f0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40a9f4:	mov	x0, x19
  40a9f8:	bl	4014b0 <_Unwind_Resume@plt>
  40a9fc:	str	x27, [sp, #80]
  40aa00:	b	40a9e8 <printf@plt+0x94d8>
  40aa04:	str	x27, [sp, #80]
  40aa08:	b	40a9e8 <printf@plt+0x94d8>
  40aa0c:	b	40a9e8 <printf@plt+0x94d8>
  40aa10:	stp	x19, x20, [sp, #16]
  40aa14:	mov	x19, x0
  40aa18:	add	x0, sp, #0x70
  40aa1c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40aa20:	add	x0, sp, #0x60
  40aa24:	str	x27, [sp, #80]
  40aa28:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40aa2c:	mov	x0, x19
  40aa30:	bl	4014b0 <_Unwind_Resume@plt>
  40aa34:	stp	x19, x20, [sp, #16]
  40aa38:	mov	x19, x0
  40aa3c:	stp	x25, x26, [sp, #64]
  40aa40:	b	40aa20 <printf@plt+0x9510>
  40aa44:	b	40a9e8 <printf@plt+0x94d8>
  40aa48:	stp	x29, x30, [sp, #-96]!
  40aa4c:	cmp	w2, w1
  40aa50:	mov	x29, sp
  40aa54:	stp	x19, x20, [sp, #16]
  40aa58:	mov	w19, w1
  40aa5c:	mov	w20, w3
  40aa60:	stp	x21, x22, [sp, #32]
  40aa64:	mov	w21, w2
  40aa68:	stp	x23, x24, [sp, #48]
  40aa6c:	mov	x23, x0
  40aa70:	b.le	40ab90 <printf@plt+0x9680>
  40aa74:	sxtw	x4, w19
  40aa78:	ldr	x1, [x23, #128]
  40aa7c:	b	40aa8c <printf@plt+0x957c>
  40aa80:	add	x4, x4, #0x1
  40aa84:	cmp	w21, w4
  40aa88:	b.lt	40aba8 <printf@plt+0x9698>  // b.tstop
  40aa8c:	ldrb	w0, [x1, x4]
  40aa90:	cbz	w0, 40aa80 <printf@plt+0x9570>
  40aa94:	cbz	w20, 40ab7c <printf@plt+0x966c>
  40aa98:	mov	w1, w21
  40aa9c:	add	x8, sp, #0x40
  40aaa0:	mov	w0, w19
  40aaa4:	bl	4096f0 <printf@plt+0x81e0>
  40aaa8:	add	x8, sp, #0x50
  40aaac:	mov	w1, w19
  40aab0:	mov	w0, w19
  40aab4:	bl	4096f0 <printf@plt+0x81e0>
  40aab8:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40aabc:	add	x20, x20, #0x1e0
  40aac0:	add	x5, x20, #0x10
  40aac4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40aac8:	mov	x4, x5
  40aacc:	mov	x3, x5
  40aad0:	add	x0, x0, #0x4f8
  40aad4:	add	x2, sp, #0x50
  40aad8:	add	x1, sp, #0x40
  40aadc:	bl	405ca0 <printf@plt+0x4790>
  40aae0:	add	x0, sp, #0x50
  40aae4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40aae8:	add	w19, w19, #0x1
  40aaec:	add	x0, sp, #0x40
  40aaf0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40aaf4:	cmp	w21, w19
  40aaf8:	b.lt	40ab6c <printf@plt+0x965c>  // b.tstop
  40aafc:	mov	x22, #0xfffffffffffffffc    	// #-4
  40ab00:	adrp	x24, 413000 <_ZdlPvm@@Base+0x23c8>
  40ab04:	add	x20, x20, #0x10
  40ab08:	add	x22, x22, w19, sxtw #2
  40ab0c:	add	x24, x24, #0x508
  40ab10:	ldr	x0, [x23, #88]
  40ab14:	add	x8, sp, #0x40
  40ab18:	ldr	w0, [x0, x22]
  40ab1c:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40ab20:	add	x8, sp, #0x50
  40ab24:	mov	w1, w19
  40ab28:	mov	w0, w19
  40ab2c:	bl	4096f0 <printf@plt+0x81e0>
  40ab30:	mov	x5, x20
  40ab34:	mov	x4, x20
  40ab38:	mov	x3, x20
  40ab3c:	add	x2, sp, #0x50
  40ab40:	add	x1, sp, #0x40
  40ab44:	mov	x0, x24
  40ab48:	bl	405ca0 <printf@plt+0x4790>
  40ab4c:	add	x0, sp, #0x50
  40ab50:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ab54:	add	w19, w19, #0x1
  40ab58:	add	x0, sp, #0x40
  40ab5c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ab60:	add	x22, x22, #0x4
  40ab64:	cmp	w21, w19
  40ab68:	b.ge	40ab10 <printf@plt+0x9600>  // b.tcont
  40ab6c:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40ab70:	mov	w0, #0xa                   	// #10
  40ab74:	ldr	x1, [x1, #432]
  40ab78:	bl	4012d0 <putc@plt>
  40ab7c:	ldp	x19, x20, [sp, #16]
  40ab80:	ldp	x21, x22, [sp, #32]
  40ab84:	ldp	x23, x24, [sp, #48]
  40ab88:	ldp	x29, x30, [sp], #96
  40ab8c:	ret
  40ab90:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40ab94:	mov	w0, #0x804                 	// #2052
  40ab98:	add	x1, x1, #0x5a0
  40ab9c:	bl	40f1f8 <printf@plt+0xdce8>
  40aba0:	cmp	w21, w19
  40aba4:	b.ge	40aa74 <printf@plt+0x9564>  // b.tcont
  40aba8:	cbz	w20, 40aa98 <printf@plt+0x9588>
  40abac:	ldp	x19, x20, [sp, #16]
  40abb0:	ldp	x21, x22, [sp, #32]
  40abb4:	ldp	x23, x24, [sp, #48]
  40abb8:	ldp	x29, x30, [sp], #96
  40abbc:	ret
  40abc0:	mov	x19, x0
  40abc4:	add	x0, sp, #0x50
  40abc8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40abcc:	add	x0, sp, #0x40
  40abd0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40abd4:	mov	x0, x19
  40abd8:	bl	4014b0 <_Unwind_Resume@plt>
  40abdc:	mov	x19, x0
  40abe0:	b	40abcc <printf@plt+0x96bc>
  40abe4:	b	40abc0 <printf@plt+0x96b0>
  40abe8:	mov	x19, x0
  40abec:	b	40abcc <printf@plt+0x96bc>
  40abf0:	str	x3, [x0]
  40abf4:	stp	w1, w2, [x0, #8]
  40abf8:	ret
  40abfc:	nop
  40ac00:	stp	x29, x30, [sp, #-32]!
  40ac04:	mov	x29, sp
  40ac08:	stp	x19, x20, [sp, #16]
  40ac0c:	ldr	x19, [x0, #40]
  40ac10:	str	xzr, [x0, #32]
  40ac14:	cbz	x19, 40acf4 <printf@plt+0x97e4>
  40ac18:	mov	x20, x0
  40ac1c:	mov	x0, #0x0                   	// #0
  40ac20:	b	40ac2c <printf@plt+0x971c>
  40ac24:	ldr	x19, [x19, #8]
  40ac28:	cbz	x19, 40ac7c <printf@plt+0x976c>
  40ac2c:	ldp	w1, w2, [x19, #40]
  40ac30:	cmp	w2, w1
  40ac34:	b.eq	40ac24 <printf@plt+0x9714>  // b.none
  40ac38:	cbz	x0, 40ac5c <printf@plt+0x974c>
  40ac3c:	ldr	x3, [x19, #40]
  40ac40:	mov	x1, x0
  40ac44:	nop
  40ac48:	ldr	x2, [x1, #8]
  40ac4c:	cmp	x2, x3
  40ac50:	b.eq	40ac24 <printf@plt+0x9714>  // b.none
  40ac54:	ldr	x1, [x1]
  40ac58:	cbnz	x1, 40ac48 <printf@plt+0x9738>
  40ac5c:	mov	x0, #0x10                  	// #16
  40ac60:	bl	410bd0 <_Znwm@@Base>
  40ac64:	ldr	x1, [x19, #40]
  40ac68:	ldr	x19, [x19, #8]
  40ac6c:	ldr	x2, [x20, #32]
  40ac70:	stp	x2, x1, [x0]
  40ac74:	str	x0, [x20, #32]
  40ac78:	cbnz	x19, 40ac2c <printf@plt+0x971c>
  40ac7c:	str	xzr, [x20, #32]
  40ac80:	cbz	x0, 40acf4 <printf@plt+0x97e4>
  40ac84:	add	x6, x20, #0x20
  40ac88:	mov	x2, x6
  40ac8c:	ldr	x4, [x0]
  40ac90:	str	x19, [x0]
  40ac94:	str	x0, [x2]
  40ac98:	cbz	x4, 40acf4 <printf@plt+0x97e4>
  40ac9c:	nop
  40aca0:	ldr	x19, [x20, #32]
  40aca4:	cbz	x19, 40ad00 <printf@plt+0x97f0>
  40aca8:	ldr	w3, [x4, #12]
  40acac:	mov	x2, x6
  40acb0:	b	40acc0 <printf@plt+0x97b0>
  40acb4:	mov	x2, x19
  40acb8:	ldr	x19, [x19]
  40acbc:	cbz	x19, 40ace0 <printf@plt+0x97d0>
  40acc0:	ldr	w1, [x19, #12]
  40acc4:	cmp	w3, w1
  40acc8:	b.lt	40ace0 <printf@plt+0x97d0>  // b.tstop
  40accc:	b.ne	40acb4 <printf@plt+0x97a4>  // b.any
  40acd0:	ldr	w5, [x4, #8]
  40acd4:	ldr	w1, [x19, #8]
  40acd8:	cmp	w5, w1
  40acdc:	b.le	40acb4 <printf@plt+0x97a4>
  40ace0:	mov	x0, x4
  40ace4:	ldr	x4, [x0]
  40ace8:	str	x19, [x0]
  40acec:	str	x0, [x2]
  40acf0:	cbnz	x4, 40aca0 <printf@plt+0x9790>
  40acf4:	ldp	x19, x20, [sp, #16]
  40acf8:	ldp	x29, x30, [sp], #32
  40acfc:	ret
  40ad00:	mov	x2, x6
  40ad04:	mov	x0, x4
  40ad08:	b	40ace4 <printf@plt+0x97d4>
  40ad0c:	nop
  40ad10:	ldr	w1, [x0, #120]
  40ad14:	ldr	w4, [x0, #4]
  40ad18:	tst	w1, #0x1c
  40ad1c:	b.eq	40ad64 <printf@plt+0x9854>  // b.none
  40ad20:	mov	x1, #0x100000001           	// #4294967297
  40ad24:	mov	w2, #0x2                   	// #2
  40ad28:	str	x1, [x0, #104]
  40ad2c:	str	w2, [x0, #112]
  40ad30:	sub	w4, w4, #0x1
  40ad34:	cmp	w4, #0x0
  40ad38:	b.le	40ad60 <printf@plt+0x9850>
  40ad3c:	ldr	x5, [x0, #88]
  40ad40:	mov	x1, #0x0                   	// #0
  40ad44:	nop
  40ad48:	ldr	w3, [x5, x1, lsl #2]
  40ad4c:	add	x1, x1, #0x1
  40ad50:	cmp	w4, w1
  40ad54:	add	w2, w2, w3
  40ad58:	str	w2, [x0, #112]
  40ad5c:	b.gt	40ad48 <printf@plt+0x9838>
  40ad60:	ret
  40ad64:	ldr	w5, [x0]
  40ad68:	cmp	w5, #0x0
  40ad6c:	b.le	40ada8 <printf@plt+0x9898>
  40ad70:	ldr	x7, [x0, #64]
  40ad74:	sxtw	x6, w4
  40ad78:	mov	x1, #0x0                   	// #0
  40ad7c:	mov	w8, #0x1                   	// #1
  40ad80:	ldr	x2, [x7, x1, lsl #3]
  40ad84:	add	x1, x1, #0x1
  40ad88:	cmp	w5, w1
  40ad8c:	ldrb	w3, [x2]
  40ad90:	cbz	w3, 40ad98 <printf@plt+0x9888>
  40ad94:	str	w8, [x0, #104]
  40ad98:	ldrb	w2, [x2, x6]
  40ad9c:	cbz	w2, 40ada4 <printf@plt+0x9894>
  40ada0:	str	w8, [x0, #108]
  40ada4:	b.gt	40ad80 <printf@plt+0x9870>
  40ada8:	ldp	w2, w1, [x0, #104]
  40adac:	add	w2, w2, w1
  40adb0:	b	40ad2c <printf@plt+0x981c>
  40adb4:	nop
  40adb8:	stp	x29, x30, [sp, #-160]!
  40adbc:	mov	w2, #0x0                   	// #0
  40adc0:	mov	x29, sp
  40adc4:	stp	x19, x20, [sp, #16]
  40adc8:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40adcc:	add	x19, x19, #0x1e0
  40add0:	add	x20, x19, #0x80
  40add4:	stp	x27, x28, [sp, #80]
  40add8:	adrp	x27, 412000 <_ZdlPvm@@Base+0x13c8>
  40addc:	add	x27, x27, #0x710
  40ade0:	stp	x21, x22, [sp, #32]
  40ade4:	mov	x1, x27
  40ade8:	stp	x23, x24, [sp, #48]
  40adec:	stp	x25, x26, [sp, #64]
  40adf0:	mov	x26, x0
  40adf4:	mov	x0, x20
  40adf8:	bl	401340 <sprintf@plt>
  40adfc:	mov	x1, x20
  40ae00:	add	x0, sp, #0x90
  40ae04:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40ae08:	add	x5, x19, #0x10
  40ae0c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ae10:	mov	x4, x5
  40ae14:	mov	x3, x5
  40ae18:	mov	x2, x5
  40ae1c:	add	x1, sp, #0x90
  40ae20:	add	x0, x0, #0x520
  40ae24:	bl	405ca0 <printf@plt+0x4790>
  40ae28:	add	x0, sp, #0x90
  40ae2c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ae30:	add	x20, x19, #0x50
  40ae34:	mov	w2, #0x0                   	// #0
  40ae38:	adrp	x24, 412000 <_ZdlPvm@@Base+0x13c8>
  40ae3c:	add	x24, x24, #0x6d0
  40ae40:	mov	x1, x24
  40ae44:	mov	x0, x20
  40ae48:	bl	401340 <sprintf@plt>
  40ae4c:	add	x0, sp, #0x80
  40ae50:	mov	x1, x20
  40ae54:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40ae58:	ldr	w0, [x26, #104]
  40ae5c:	add	x8, sp, #0x90
  40ae60:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40ae64:	add	x5, x19, #0x10
  40ae68:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ae6c:	mov	x4, x5
  40ae70:	mov	x3, x5
  40ae74:	add	x0, x0, #0x530
  40ae78:	add	x2, sp, #0x90
  40ae7c:	add	x1, sp, #0x80
  40ae80:	bl	405ca0 <printf@plt+0x4790>
  40ae84:	add	x0, sp, #0x90
  40ae88:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ae8c:	add	x0, sp, #0x80
  40ae90:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ae94:	adrp	x23, 412000 <_ZdlPvm@@Base+0x13c8>
  40ae98:	adrp	x28, 413000 <_ZdlPvm@@Base+0x23c8>
  40ae9c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40aea0:	add	x21, x19, #0x20
  40aea4:	add	x0, x0, #0x560
  40aea8:	add	x23, x23, #0x620
  40aeac:	add	x28, x28, #0x548
  40aeb0:	mov	x20, #0x0                   	// #0
  40aeb4:	mov	w22, #0x1                   	// #1
  40aeb8:	str	x0, [sp, #104]
  40aebc:	b	40afec <printf@plt+0x9adc>
  40aec0:	add	x3, x19, #0x50
  40aec4:	mov	w2, w22
  40aec8:	mov	x0, x3
  40aecc:	mov	x1, x24
  40aed0:	str	x3, [sp, #96]
  40aed4:	bl	401340 <sprintf@plt>
  40aed8:	ldr	x3, [sp, #96]
  40aedc:	add	x0, sp, #0x70
  40aee0:	mov	x1, x3
  40aee4:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40aee8:	mov	w2, w20
  40aeec:	mov	x1, x23
  40aef0:	mov	x0, x21
  40aef4:	bl	401340 <sprintf@plt>
  40aef8:	mov	x1, x21
  40aefc:	add	x0, sp, #0x80
  40af00:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40af04:	ldr	x0, [x26, #88]
  40af08:	add	x8, sp, #0x90
  40af0c:	ldr	w0, [x0, x20, lsl #2]
  40af10:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40af14:	ldr	x0, [sp, #104]
  40af18:	add	x5, x19, #0x10
  40af1c:	add	x3, sp, #0x90
  40af20:	mov	x4, x5
  40af24:	add	x2, sp, #0x80
  40af28:	add	x1, sp, #0x70
  40af2c:	bl	405ca0 <printf@plt+0x4790>
  40af30:	add	x0, sp, #0x90
  40af34:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40af38:	add	x0, sp, #0x80
  40af3c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40af40:	add	x0, sp, #0x70
  40af44:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40af48:	add	x3, x19, #0x80
  40af4c:	mov	w2, w22
  40af50:	mov	x0, x3
  40af54:	mov	x1, x27
  40af58:	str	x3, [sp, #96]
  40af5c:	bl	401340 <sprintf@plt>
  40af60:	ldr	x3, [sp, #96]
  40af64:	add	x0, sp, #0x70
  40af68:	mov	x1, x3
  40af6c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40af70:	mov	w2, w20
  40af74:	mov	x1, x23
  40af78:	mov	x0, x21
  40af7c:	bl	401340 <sprintf@plt>
  40af80:	mov	x1, x21
  40af84:	add	x0, sp, #0x80
  40af88:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40af8c:	mov	w2, w22
  40af90:	add	x25, x19, #0x50
  40af94:	mov	x1, x24
  40af98:	mov	x0, x25
  40af9c:	bl	401340 <sprintf@plt>
  40afa0:	mov	x1, x25
  40afa4:	add	x0, sp, #0x90
  40afa8:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40afac:	add	x5, x19, #0x10
  40afb0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40afb4:	mov	x4, x5
  40afb8:	add	x0, x0, #0x580
  40afbc:	add	x3, sp, #0x90
  40afc0:	add	x2, sp, #0x80
  40afc4:	add	x1, sp, #0x70
  40afc8:	bl	405ca0 <printf@plt+0x4790>
  40afcc:	add	x0, sp, #0x90
  40afd0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40afd4:	add	x0, sp, #0x80
  40afd8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40afdc:	add	w22, w22, #0x1
  40afe0:	add	x20, x20, #0x1
  40afe4:	add	x0, sp, #0x70
  40afe8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40afec:	mov	w2, w20
  40aff0:	mov	x1, x23
  40aff4:	mov	x0, x21
  40aff8:	bl	401340 <sprintf@plt>
  40affc:	mov	x1, x21
  40b000:	add	x0, sp, #0x70
  40b004:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40b008:	mov	w25, w20
  40b00c:	add	x3, x19, #0x50
  40b010:	mov	x1, x24
  40b014:	mov	x0, x3
  40b018:	mov	w2, w20
  40b01c:	str	x3, [sp, #96]
  40b020:	bl	401340 <sprintf@plt>
  40b024:	ldr	x3, [sp, #96]
  40b028:	add	x0, sp, #0x80
  40b02c:	mov	x1, x3
  40b030:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40b034:	add	x8, sp, #0x90
  40b038:	mov	w1, w20
  40b03c:	mov	w0, w20
  40b040:	bl	4096f0 <printf@plt+0x81e0>
  40b044:	add	x5, x19, #0x10
  40b048:	add	x3, sp, #0x90
  40b04c:	mov	x4, x5
  40b050:	add	x2, sp, #0x80
  40b054:	add	x1, sp, #0x70
  40b058:	mov	x0, x28
  40b05c:	bl	405ca0 <printf@plt+0x4790>
  40b060:	add	x0, sp, #0x90
  40b064:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b068:	add	x0, sp, #0x80
  40b06c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b070:	add	x0, sp, #0x70
  40b074:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b078:	ldr	w2, [x26, #4]
  40b07c:	cmp	w2, w22
  40b080:	b.gt	40aec0 <printf@plt+0x99b0>
  40b084:	add	x20, x19, #0x80
  40b088:	mov	x1, x27
  40b08c:	mov	x0, x20
  40b090:	bl	401340 <sprintf@plt>
  40b094:	mov	x1, x20
  40b098:	add	x0, sp, #0x70
  40b09c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40b0a0:	add	x20, x19, #0x20
  40b0a4:	mov	w2, w25
  40b0a8:	mov	x1, x23
  40b0ac:	mov	x0, x20
  40b0b0:	bl	401340 <sprintf@plt>
  40b0b4:	mov	x1, x20
  40b0b8:	add	x0, sp, #0x80
  40b0bc:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40b0c0:	ldr	w0, [x26, #108]
  40b0c4:	add	x8, sp, #0x90
  40b0c8:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40b0cc:	add	x5, x19, #0x10
  40b0d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b0d4:	mov	x4, x5
  40b0d8:	add	x0, x0, #0x560
  40b0dc:	add	x3, sp, #0x90
  40b0e0:	add	x2, sp, #0x80
  40b0e4:	add	x1, sp, #0x70
  40b0e8:	bl	405ca0 <printf@plt+0x4790>
  40b0ec:	add	x0, sp, #0x90
  40b0f0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b0f4:	add	x0, sp, #0x80
  40b0f8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b0fc:	add	x0, sp, #0x70
  40b100:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b104:	ldr	w2, [x26, #4]
  40b108:	add	x20, x19, #0x80
  40b10c:	mov	x1, x27
  40b110:	mov	x0, x20
  40b114:	bl	401340 <sprintf@plt>
  40b118:	mov	x1, x20
  40b11c:	add	x0, sp, #0x90
  40b120:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40b124:	add	x5, x19, #0x10
  40b128:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b12c:	mov	x4, x5
  40b130:	mov	x3, x5
  40b134:	mov	x2, x5
  40b138:	add	x0, x0, #0x598
  40b13c:	add	x1, sp, #0x90
  40b140:	bl	405ca0 <printf@plt+0x4790>
  40b144:	add	x0, sp, #0x90
  40b148:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b14c:	ldr	w0, [x26, #120]
  40b150:	tbnz	w0, #4, 40b170 <printf@plt+0x9c60>
  40b154:	ldp	x19, x20, [sp, #16]
  40b158:	ldp	x21, x22, [sp, #32]
  40b15c:	ldp	x23, x24, [sp, #48]
  40b160:	ldp	x25, x26, [sp, #64]
  40b164:	ldp	x27, x28, [sp, #80]
  40b168:	ldp	x29, x30, [sp], #160
  40b16c:	ret
  40b170:	mov	w2, #0x0                   	// #0
  40b174:	mov	x1, x27
  40b178:	mov	x0, x20
  40b17c:	bl	401340 <sprintf@plt>
  40b180:	mov	x1, x20
  40b184:	add	x0, sp, #0x90
  40b188:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40b18c:	add	x5, x19, #0x10
  40b190:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b194:	mov	x4, x5
  40b198:	mov	x3, x5
  40b19c:	mov	x2, x5
  40b1a0:	add	x0, x0, #0x5a8
  40b1a4:	add	x1, sp, #0x90
  40b1a8:	bl	405ca0 <printf@plt+0x4790>
  40b1ac:	add	x0, sp, #0x90
  40b1b0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b1b4:	ldr	w2, [x26, #4]
  40b1b8:	mov	x1, x27
  40b1bc:	mov	x0, x20
  40b1c0:	bl	401340 <sprintf@plt>
  40b1c4:	mov	x1, x20
  40b1c8:	add	x0, sp, #0x90
  40b1cc:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40b1d0:	add	x5, x19, #0x10
  40b1d4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b1d8:	mov	x4, x5
  40b1dc:	mov	x3, x5
  40b1e0:	mov	x2, x5
  40b1e4:	add	x0, x0, #0x5b8
  40b1e8:	add	x1, sp, #0x90
  40b1ec:	bl	405ca0 <printf@plt+0x4790>
  40b1f0:	add	x0, sp, #0x90
  40b1f4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b1f8:	ldp	x19, x20, [sp, #16]
  40b1fc:	ldp	x21, x22, [sp, #32]
  40b200:	ldp	x23, x24, [sp, #48]
  40b204:	ldp	x25, x26, [sp, #64]
  40b208:	ldp	x27, x28, [sp, #80]
  40b20c:	ldp	x29, x30, [sp], #160
  40b210:	ret
  40b214:	mov	x19, x0
  40b218:	add	x0, sp, #0x90
  40b21c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b220:	mov	x0, x19
  40b224:	bl	4014b0 <_Unwind_Resume@plt>
  40b228:	b	40b214 <printf@plt+0x9d04>
  40b22c:	b	40b214 <printf@plt+0x9d04>
  40b230:	mov	x19, x0
  40b234:	add	x0, sp, #0x90
  40b238:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b23c:	add	x0, sp, #0x80
  40b240:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b244:	add	x0, sp, #0x70
  40b248:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b24c:	mov	x0, x19
  40b250:	bl	4014b0 <_Unwind_Resume@plt>
  40b254:	mov	x19, x0
  40b258:	b	40b23c <printf@plt+0x9d2c>
  40b25c:	mov	x19, x0
  40b260:	b	40b244 <printf@plt+0x9d34>
  40b264:	b	40b230 <printf@plt+0x9d20>
  40b268:	mov	x19, x0
  40b26c:	b	40b23c <printf@plt+0x9d2c>
  40b270:	mov	x19, x0
  40b274:	b	40b244 <printf@plt+0x9d34>
  40b278:	b	40b230 <printf@plt+0x9d20>
  40b27c:	mov	x19, x0
  40b280:	b	40b23c <printf@plt+0x9d2c>
  40b284:	mov	x19, x0
  40b288:	b	40b244 <printf@plt+0x9d34>
  40b28c:	b	40b230 <printf@plt+0x9d20>
  40b290:	mov	x19, x0
  40b294:	b	40b23c <printf@plt+0x9d2c>
  40b298:	mov	x19, x0
  40b29c:	b	40b244 <printf@plt+0x9d34>
  40b2a0:	mov	x19, x0
  40b2a4:	add	x0, sp, #0x90
  40b2a8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b2ac:	add	x0, sp, #0x80
  40b2b0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b2b4:	mov	x0, x19
  40b2b8:	bl	4014b0 <_Unwind_Resume@plt>
  40b2bc:	mov	x19, x0
  40b2c0:	b	40b2ac <printf@plt+0x9d9c>
  40b2c4:	b	40b214 <printf@plt+0x9d04>
  40b2c8:	stp	x29, x30, [sp, #-96]!
  40b2cc:	mov	x29, sp
  40b2d0:	stp	x19, x20, [sp, #16]
  40b2d4:	mov	x20, x0
  40b2d8:	ldr	w0, [x0, #4]
  40b2dc:	cmp	w0, #0x0
  40b2e0:	b.le	40b3b0 <printf@plt+0x9ea0>
  40b2e4:	stp	x21, x22, [sp, #32]
  40b2e8:	adrp	x21, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40b2ec:	add	x21, x21, #0x1e0
  40b2f0:	add	x21, x21, #0x10
  40b2f4:	mov	x19, #0x0                   	// #0
  40b2f8:	mov	w22, #0xffffffff            	// #-1
  40b2fc:	stp	x23, x24, [sp, #48]
  40b300:	adrp	x24, 413000 <_ZdlPvm@@Base+0x23c8>
  40b304:	b	40b340 <printf@plt+0x9e30>
  40b308:	bl	4096f0 <printf@plt+0x81e0>
  40b30c:	mov	x5, x21
  40b310:	mov	x4, x21
  40b314:	mov	x3, x21
  40b318:	mov	x2, x21
  40b31c:	add	x1, sp, #0x50
  40b320:	add	x0, x24, #0x5d8
  40b324:	bl	405ca0 <printf@plt+0x4790>
  40b328:	add	x0, sp, #0x50
  40b32c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b330:	ldr	w0, [x20, #4]
  40b334:	add	x19, x19, #0x1
  40b338:	cmp	w0, w19
  40b33c:	b.le	40b3a0 <printf@plt+0x9e90>
  40b340:	ldr	x1, [x20, #96]
  40b344:	ldrb	w1, [x1, x19]
  40b348:	cbz	w1, 40b334 <printf@plt+0x9e24>
  40b34c:	add	x8, sp, #0x50
  40b350:	mov	w1, w19
  40b354:	mov	w0, w19
  40b358:	cmn	w22, #0x1
  40b35c:	b.ne	40b308 <printf@plt+0x9df8>  // b.any
  40b360:	bl	4096f0 <printf@plt+0x81e0>
  40b364:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b368:	mov	x5, x21
  40b36c:	mov	x4, x21
  40b370:	add	x0, x0, #0x5c8
  40b374:	mov	x3, x21
  40b378:	mov	x2, x21
  40b37c:	add	x1, sp, #0x50
  40b380:	bl	405ca0 <printf@plt+0x4790>
  40b384:	add	x0, sp, #0x50
  40b388:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b38c:	ldr	w0, [x20, #4]
  40b390:	mov	w22, w19
  40b394:	add	x19, x19, #0x1
  40b398:	cmp	w0, w19
  40b39c:	b.gt	40b340 <printf@plt+0x9e30>
  40b3a0:	cmn	w22, #0x1
  40b3a4:	b.ne	40b3bc <printf@plt+0x9eac>  // b.any
  40b3a8:	ldp	x21, x22, [sp, #32]
  40b3ac:	ldp	x23, x24, [sp, #48]
  40b3b0:	ldp	x19, x20, [sp, #16]
  40b3b4:	ldp	x29, x30, [sp], #96
  40b3b8:	ret
  40b3bc:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40b3c0:	mov	w0, #0xa                   	// #10
  40b3c4:	add	w19, w22, #0x1
  40b3c8:	ldr	x1, [x1, #432]
  40b3cc:	bl	4012d0 <putc@plt>
  40b3d0:	ldr	w0, [x20, #4]
  40b3d4:	cmp	w19, w0
  40b3d8:	b.ge	40b3a8 <printf@plt+0x9e98>  // b.tcont
  40b3dc:	adrp	x23, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40b3e0:	add	x23, x23, #0x1e0
  40b3e4:	add	x23, x23, #0x10
  40b3e8:	sxtw	x21, w19
  40b3ec:	b	40b400 <printf@plt+0x9ef0>
  40b3f0:	add	w19, w19, #0x1
  40b3f4:	add	x21, x21, #0x1
  40b3f8:	cmp	w0, w19
  40b3fc:	b.le	40b3a8 <printf@plt+0x9e98>
  40b400:	ldr	x1, [x20, #96]
  40b404:	ldrb	w1, [x1, x21]
  40b408:	cbz	w1, 40b3f0 <printf@plt+0x9ee0>
  40b40c:	add	x8, sp, #0x40
  40b410:	mov	w1, w19
  40b414:	mov	w0, w19
  40b418:	bl	4096f0 <printf@plt+0x81e0>
  40b41c:	add	x8, sp, #0x50
  40b420:	mov	w1, w22
  40b424:	mov	w0, w22
  40b428:	bl	4096f0 <printf@plt+0x81e0>
  40b42c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b430:	mov	x5, x23
  40b434:	add	x0, x0, #0x5e8
  40b438:	mov	x4, x23
  40b43c:	mov	x3, x23
  40b440:	add	x2, sp, #0x50
  40b444:	add	x1, sp, #0x40
  40b448:	bl	405ca0 <printf@plt+0x4790>
  40b44c:	add	x0, sp, #0x50
  40b450:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b454:	add	x0, sp, #0x40
  40b458:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b45c:	ldr	w0, [x20, #4]
  40b460:	b	40b3f0 <printf@plt+0x9ee0>
  40b464:	mov	x19, x0
  40b468:	b	40b478 <printf@plt+0x9f68>
  40b46c:	mov	x19, x0
  40b470:	add	x0, sp, #0x50
  40b474:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b478:	add	x0, sp, #0x40
  40b47c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b480:	mov	x0, x19
  40b484:	bl	4014b0 <_Unwind_Resume@plt>
  40b488:	mov	x19, x0
  40b48c:	add	x0, sp, #0x50
  40b490:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b494:	mov	x0, x19
  40b498:	bl	4014b0 <_Unwind_Resume@plt>
  40b49c:	b	40b488 <printf@plt+0x9f78>
  40b4a0:	stp	x29, x30, [sp, #-128]!
  40b4a4:	mov	x2, #0x33                  	// #51
  40b4a8:	mov	x29, sp
  40b4ac:	stp	x27, x28, [sp, #80]
  40b4b0:	adrp	x28, 42a000 <_Znam@GLIBCXX_3.4>
  40b4b4:	ldr	x3, [x28, #432]
  40b4b8:	stp	x21, x22, [sp, #32]
  40b4bc:	mov	x21, x0
  40b4c0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b4c4:	add	x0, x0, #0x5f8
  40b4c8:	stp	x19, x20, [sp, #16]
  40b4cc:	mov	w20, w1
  40b4d0:	mov	x1, #0x1                   	// #1
  40b4d4:	bl	4014a0 <fwrite@plt>
  40b4d8:	ldr	w0, [x21]
  40b4dc:	cmp	w0, w20
  40b4e0:	b.le	40b754 <printf@plt+0xa244>
  40b4e4:	ldr	w4, [x21, #4]
  40b4e8:	sbfiz	x27, x20, #3, #32
  40b4ec:	stp	x25, x26, [sp, #64]
  40b4f0:	adrp	x25, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40b4f4:	add	x25, x25, #0x1e0
  40b4f8:	adrp	x26, 412000 <_ZdlPvm@@Base+0x13c8>
  40b4fc:	add	x26, x26, #0x710
  40b500:	stp	x23, x24, [sp, #48]
  40b504:	add	x23, x25, #0x80
  40b508:	sub	x0, x27, #0x8
  40b50c:	mov	w2, #0x0                   	// #0
  40b510:	str	x0, [sp, #104]
  40b514:	nop
  40b518:	cmp	w2, w4
  40b51c:	b.ge	40b54c <printf@plt+0xa03c>  // b.tcont
  40b520:	ldr	x0, [x21, #56]
  40b524:	sxtw	x24, w2
  40b528:	ldr	x5, [x0, x27]
  40b52c:	ldr	x1, [x5, x24, lsl #3]
  40b530:	cbz	x1, 40b598 <printf@plt+0xa088>
  40b534:	ldr	w0, [x1, #32]
  40b538:	cmp	w0, w20
  40b53c:	b.eq	40b598 <printf@plt+0xa088>  // b.none
  40b540:	add	w2, w2, #0x1
  40b544:	cmp	w2, w4
  40b548:	b.lt	40b520 <printf@plt+0xa010>  // b.tstop
  40b54c:	ldp	x23, x24, [sp, #48]
  40b550:	ldp	x25, x26, [sp, #64]
  40b554:	mov	x2, #0x4                   	// #4
  40b558:	ldr	x3, [x28, #432]
  40b55c:	mov	x1, #0x1                   	// #1
  40b560:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b564:	add	x0, x0, #0x658
  40b568:	bl	4014a0 <fwrite@plt>
  40b56c:	ldr	x3, [x28, #432]
  40b570:	mov	x2, #0x11                  	// #17
  40b574:	mov	x1, #0x1                   	// #1
  40b578:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b57c:	add	x0, x0, #0x660
  40b580:	bl	4014a0 <fwrite@plt>
  40b584:	ldp	x19, x20, [sp, #16]
  40b588:	ldp	x21, x22, [sp, #32]
  40b58c:	ldp	x27, x28, [sp, #80]
  40b590:	ldp	x29, x30, [sp], #128
  40b594:	ret
  40b598:	mov	x0, x24
  40b59c:	b	40b5b4 <printf@plt+0xa0a4>
  40b5a0:	add	x0, x0, #0x1
  40b5a4:	add	w19, w3, #0x1
  40b5a8:	cmp	w4, w0
  40b5ac:	b.le	40b5cc <printf@plt+0xa0bc>
  40b5b0:	ldr	x1, [x5, x0, lsl #3]
  40b5b4:	mov	w3, w0
  40b5b8:	mov	w19, w0
  40b5bc:	cbz	x1, 40b5a0 <printf@plt+0xa090>
  40b5c0:	ldr	w1, [x1, #32]
  40b5c4:	cmp	w1, w20
  40b5c8:	b.eq	40b5a0 <printf@plt+0xa090>  // b.none
  40b5cc:	cmp	w19, w2
  40b5d0:	b.le	40b54c <printf@plt+0xa03c>
  40b5d4:	mov	x1, x26
  40b5d8:	mov	x0, x23
  40b5dc:	bl	401340 <sprintf@plt>
  40b5e0:	add	x0, sp, #0x70
  40b5e4:	mov	x1, x23
  40b5e8:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40b5ec:	add	x5, x25, #0x10
  40b5f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40b5f4:	add	x1, sp, #0x70
  40b5f8:	mov	x4, x5
  40b5fc:	mov	x3, x5
  40b600:	mov	x2, x5
  40b604:	add	x0, x0, #0x718
  40b608:	bl	405ca0 <printf@plt+0x4790>
  40b60c:	add	x0, sp, #0x70
  40b610:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b614:	cmp	w20, #0x0
  40b618:	b.le	40b634 <printf@plt+0xa124>
  40b61c:	ldr	x0, [x21, #64]
  40b620:	ldr	x1, [sp, #104]
  40b624:	ldr	x0, [x0, x1]
  40b628:	ldrb	w0, [x0, x24]
  40b62c:	cmp	w0, #0x2
  40b630:	b.eq	40b718 <printf@plt+0xa208>  // b.none
  40b634:	ldr	w0, [x21]
  40b638:	cmp	w0, w20
  40b63c:	b.gt	40b6fc <printf@plt+0xa1ec>
  40b640:	adrp	x22, 42a000 <_Znam@GLIBCXX_3.4>
  40b644:	add	x22, x22, #0x1b0
  40b648:	ldr	x1, [x22]
  40b64c:	mov	w0, #0x27                  	// #39
  40b650:	bl	401390 <fputc@plt>
  40b654:	mov	w2, w19
  40b658:	mov	x1, x26
  40b65c:	mov	x0, x23
  40b660:	bl	401340 <sprintf@plt>
  40b664:	mov	x1, x23
  40b668:	add	x0, sp, #0x70
  40b66c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40b670:	add	x5, x25, #0x10
  40b674:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b678:	mov	x4, x5
  40b67c:	mov	x3, x5
  40b680:	mov	x2, x5
  40b684:	add	x0, x0, #0x648
  40b688:	add	x1, sp, #0x70
  40b68c:	bl	405ca0 <printf@plt+0x4790>
  40b690:	add	x0, sp, #0x70
  40b694:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b698:	cmp	w20, #0x0
  40b69c:	b.le	40b6b8 <printf@plt+0xa1a8>
  40b6a0:	ldr	x0, [x21, #64]
  40b6a4:	ldr	x1, [sp, #104]
  40b6a8:	ldr	x0, [x0, x1]
  40b6ac:	ldrb	w0, [x0, w19, sxtw]
  40b6b0:	cmp	w0, #0x2
  40b6b4:	b.eq	40b738 <printf@plt+0xa228>  // b.none
  40b6b8:	ldr	w0, [x21]
  40b6bc:	cmp	w0, w20
  40b6c0:	b.le	40b6d8 <printf@plt+0xa1c8>
  40b6c4:	ldr	x0, [x21, #64]
  40b6c8:	ldr	x0, [x0, x27]
  40b6cc:	ldrb	w0, [x0, w19, sxtw]
  40b6d0:	cmp	w0, #0x2
  40b6d4:	b.eq	40b738 <printf@plt+0xa228>  // b.none
  40b6d8:	ldr	x3, [x22]
  40b6dc:	mov	x2, #0x3                   	// #3
  40b6e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b6e4:	mov	x1, #0x1                   	// #1
  40b6e8:	add	x0, x0, #0x6e0
  40b6ec:	bl	4014a0 <fwrite@plt>
  40b6f0:	ldr	w4, [x21, #4]
  40b6f4:	mov	w2, w19
  40b6f8:	b	40b518 <printf@plt+0xa008>
  40b6fc:	ldr	x0, [x21, #64]
  40b700:	adrp	x22, 42a000 <_Znam@GLIBCXX_3.4>
  40b704:	add	x22, x22, #0x1b0
  40b708:	ldr	x0, [x0, x27]
  40b70c:	ldrb	w0, [x0, x24]
  40b710:	cmp	w0, #0x2
  40b714:	b.ne	40b648 <printf@plt+0xa138>  // b.any
  40b718:	ldr	x3, [x28, #432]
  40b71c:	add	x22, x28, #0x1b0
  40b720:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40b724:	mov	x2, #0x3                   	// #3
  40b728:	mov	x1, #0x1                   	// #1
  40b72c:	add	x0, x0, #0x7a0
  40b730:	bl	4014a0 <fwrite@plt>
  40b734:	b	40b648 <printf@plt+0xa138>
  40b738:	ldr	x3, [x22]
  40b73c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40b740:	mov	x2, #0x3                   	// #3
  40b744:	mov	x1, #0x1                   	// #1
  40b748:	add	x0, x0, #0x8b8
  40b74c:	bl	4014a0 <fwrite@plt>
  40b750:	b	40b6d8 <printf@plt+0xa1c8>
  40b754:	ldr	x3, [x28, #432]
  40b758:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b75c:	mov	x2, #0x10                  	// #16
  40b760:	mov	x1, #0x1                   	// #1
  40b764:	add	x0, x0, #0x630
  40b768:	bl	4014a0 <fwrite@plt>
  40b76c:	b	40b554 <printf@plt+0xa044>
  40b770:	mov	x19, x0
  40b774:	add	x0, sp, #0x70
  40b778:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b77c:	mov	x0, x19
  40b780:	bl	4014b0 <_Unwind_Resume@plt>
  40b784:	b	40b770 <printf@plt+0xa260>
  40b788:	mov	x2, x0
  40b78c:	mov	x0, x1
  40b790:	mov	w3, #0x1                   	// #1
  40b794:	ldr	w1, [x2, #16]
  40b798:	strb	w3, [x2, #20]
  40b79c:	b	40b4a0 <printf@plt+0x9f90>
  40b7a0:	stp	x29, x30, [sp, #-144]!
  40b7a4:	mov	x2, #0x36                  	// #54
  40b7a8:	mov	x29, sp
  40b7ac:	stp	x27, x28, [sp, #80]
  40b7b0:	mov	x28, x0
  40b7b4:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40b7b8:	stp	x19, x20, [sp, #16]
  40b7bc:	mov	w20, w1
  40b7c0:	mov	x1, #0x1                   	// #1
  40b7c4:	ldr	x3, [x0, #432]
  40b7c8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b7cc:	add	x0, x0, #0x678
  40b7d0:	bl	4014a0 <fwrite@plt>
  40b7d4:	ldr	w0, [x28]
  40b7d8:	cmp	w0, w20
  40b7dc:	b.le	40bbdc <printf@plt+0xa6cc>
  40b7e0:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40b7e4:	ldr	w3, [x28, #4]
  40b7e8:	add	x0, x0, #0x1e0
  40b7ec:	sbfiz	x1, x20, #3, #32
  40b7f0:	adrp	x27, 412000 <_ZdlPvm@@Base+0x13c8>
  40b7f4:	add	x27, x27, #0x710
  40b7f8:	stp	x21, x22, [sp, #32]
  40b7fc:	add	x21, x0, #0x80
  40b800:	stp	x23, x24, [sp, #48]
  40b804:	mov	w23, #0x0                   	// #0
  40b808:	stp	x25, x26, [sp, #64]
  40b80c:	str	x0, [sp, #96]
  40b810:	str	x1, [sp, #112]
  40b814:	sub	x1, x1, #0x8
  40b818:	str	x1, [sp, #120]
  40b81c:	nop
  40b820:	cmp	w23, w3
  40b824:	b.ge	40b858 <printf@plt+0xa348>  // b.tcont
  40b828:	ldr	x0, [x28, #56]
  40b82c:	sxtw	x5, w23
  40b830:	ldr	x1, [sp, #112]
  40b834:	ldr	x4, [x0, x1]
  40b838:	ldr	x1, [x4, x5, lsl #3]
  40b83c:	cbz	x1, 40b890 <printf@plt+0xa380>
  40b840:	ldr	w0, [x1, #32]
  40b844:	cmp	w0, w20
  40b848:	b.eq	40b890 <printf@plt+0xa380>  // b.none
  40b84c:	add	w23, w23, #0x1
  40b850:	cmp	w23, w3
  40b854:	b.lt	40b828 <printf@plt+0xa318>  // b.tstop
  40b858:	ldp	x21, x22, [sp, #32]
  40b85c:	ldp	x23, x24, [sp, #48]
  40b860:	ldp	x25, x26, [sp, #64]
  40b864:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40b868:	mov	x2, #0x15                  	// #21
  40b86c:	mov	x1, #0x1                   	// #1
  40b870:	ldr	x3, [x0, #432]
  40b874:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b878:	add	x0, x0, #0x718
  40b87c:	bl	4014a0 <fwrite@plt>
  40b880:	ldp	x19, x20, [sp, #16]
  40b884:	ldp	x27, x28, [sp, #80]
  40b888:	ldp	x29, x30, [sp], #144
  40b88c:	ret
  40b890:	mov	x0, x5
  40b894:	b	40b8ac <printf@plt+0xa39c>
  40b898:	add	x0, x0, #0x1
  40b89c:	add	w19, w2, #0x1
  40b8a0:	cmp	w3, w0
  40b8a4:	b.le	40b8c4 <printf@plt+0xa3b4>
  40b8a8:	ldr	x1, [x4, x0, lsl #3]
  40b8ac:	mov	w2, w0
  40b8b0:	mov	w19, w0
  40b8b4:	cbz	x1, 40b898 <printf@plt+0xa388>
  40b8b8:	ldr	w1, [x1, #32]
  40b8bc:	cmp	w1, w20
  40b8c0:	b.eq	40b898 <printf@plt+0xa388>  // b.none
  40b8c4:	cmp	w19, w23
  40b8c8:	b.le	40b858 <printf@plt+0xa348>
  40b8cc:	cmp	w20, #0x0
  40b8d0:	b.le	40bad8 <printf@plt+0xa5c8>
  40b8d4:	ldr	x0, [x28, #64]
  40b8d8:	ldr	x1, [sp, #120]
  40b8dc:	ldr	x1, [x0, x1]
  40b8e0:	ldrb	w2, [x1, x5]
  40b8e4:	cmp	w2, #0x2
  40b8e8:	b.eq	40bb44 <printf@plt+0xa634>  // b.none
  40b8ec:	ldr	w2, [x28]
  40b8f0:	cmp	w2, w20
  40b8f4:	b.gt	40bae8 <printf@plt+0xa5d8>
  40b8f8:	ldrb	w0, [x1, w19, sxtw]
  40b8fc:	cmp	w0, #0x2
  40b900:	b.eq	40bb98 <printf@plt+0xa688>  // b.none
  40b904:	mov	x26, #0x0                   	// #0
  40b908:	str	xzr, [sp, #104]
  40b90c:	mov	w2, w23
  40b910:	mov	x1, x27
  40b914:	mov	x0, x21
  40b918:	bl	401340 <sprintf@plt>
  40b91c:	add	x0, sp, #0x80
  40b920:	mov	x1, x21
  40b924:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40b928:	ldr	x0, [sp, #96]
  40b92c:	add	x1, sp, #0x80
  40b930:	add	x5, x0, #0x10
  40b934:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40b938:	mov	x4, x5
  40b93c:	mov	x3, x5
  40b940:	mov	x2, x5
  40b944:	add	x0, x0, #0x6e8
  40b948:	bl	405ca0 <printf@plt+0x4790>
  40b94c:	add	x0, sp, #0x80
  40b950:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b954:	ldr	x0, [sp, #104]
  40b958:	cbz	x0, 40bacc <printf@plt+0xa5bc>
  40b95c:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40b960:	add	x22, x0, #0x1b0
  40b964:	ldr	x1, [x0, #432]
  40b968:	ldr	x0, [sp, #104]
  40b96c:	bl	401260 <fputs@plt>
  40b970:	ldr	x1, [x22]
  40b974:	mov	w0, #0x27                  	// #39
  40b978:	adrp	x25, 413000 <_ZdlPvm@@Base+0x23c8>
  40b97c:	add	x25, x25, #0x648
  40b980:	bl	401390 <fputc@plt>
  40b984:	mov	w2, w19
  40b988:	mov	x1, x27
  40b98c:	mov	x0, x21
  40b990:	bl	401340 <sprintf@plt>
  40b994:	mov	x1, x21
  40b998:	add	x0, sp, #0x80
  40b99c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40b9a0:	ldr	x0, [sp, #96]
  40b9a4:	add	x1, sp, #0x80
  40b9a8:	add	x5, x0, #0x10
  40b9ac:	mov	x0, x25
  40b9b0:	mov	x4, x5
  40b9b4:	mov	x3, x5
  40b9b8:	mov	x2, x5
  40b9bc:	bl	405ca0 <printf@plt+0x4790>
  40b9c0:	add	x0, sp, #0x80
  40b9c4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40b9c8:	cbz	x26, 40b9d8 <printf@plt+0xa4c8>
  40b9cc:	ldr	x1, [x22]
  40b9d0:	mov	x0, x26
  40b9d4:	bl	401260 <fputs@plt>
  40b9d8:	ldr	x3, [x22]
  40b9dc:	adrp	x24, 413000 <_ZdlPvm@@Base+0x23c8>
  40b9e0:	add	x24, x24, #0x6e0
  40b9e4:	mov	x2, #0x3                   	// #3
  40b9e8:	mov	x1, #0x1                   	// #1
  40b9ec:	mov	x0, x24
  40b9f0:	bl	4014a0 <fwrite@plt>
  40b9f4:	mov	w2, w23
  40b9f8:	mov	x1, x27
  40b9fc:	mov	x0, x21
  40ba00:	bl	401340 <sprintf@plt>
  40ba04:	mov	x1, x21
  40ba08:	add	x0, sp, #0x80
  40ba0c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40ba10:	ldr	x0, [sp, #96]
  40ba14:	add	x1, sp, #0x80
  40ba18:	add	x5, x0, #0x10
  40ba1c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ba20:	mov	x4, x5
  40ba24:	mov	x3, x5
  40ba28:	mov	x2, x5
  40ba2c:	add	x0, x0, #0x700
  40ba30:	bl	405ca0 <printf@plt+0x4790>
  40ba34:	add	x0, sp, #0x80
  40ba38:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ba3c:	ldr	x0, [sp, #104]
  40ba40:	cbz	x0, 40ba4c <printf@plt+0xa53c>
  40ba44:	ldr	x1, [x22]
  40ba48:	bl	401260 <fputs@plt>
  40ba4c:	ldr	x1, [x22]
  40ba50:	mov	w0, #0x27                  	// #39
  40ba54:	bl	401390 <fputc@plt>
  40ba58:	mov	w2, w19
  40ba5c:	mov	x1, x27
  40ba60:	mov	x0, x21
  40ba64:	bl	401340 <sprintf@plt>
  40ba68:	mov	x1, x21
  40ba6c:	add	x0, sp, #0x80
  40ba70:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40ba74:	ldr	x0, [sp, #96]
  40ba78:	add	x1, sp, #0x80
  40ba7c:	add	x5, x0, #0x10
  40ba80:	mov	x0, x25
  40ba84:	mov	x4, x5
  40ba88:	mov	x3, x5
  40ba8c:	mov	x2, x5
  40ba90:	bl	405ca0 <printf@plt+0x4790>
  40ba94:	add	x0, sp, #0x80
  40ba98:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ba9c:	cbz	x26, 40baac <printf@plt+0xa59c>
  40baa0:	ldr	x1, [x22]
  40baa4:	mov	x0, x26
  40baa8:	bl	401260 <fputs@plt>
  40baac:	ldr	x3, [x22]
  40bab0:	mov	x0, x24
  40bab4:	mov	x2, #0x3                   	// #3
  40bab8:	mov	x1, #0x1                   	// #1
  40babc:	mov	w23, w19
  40bac0:	bl	4014a0 <fwrite@plt>
  40bac4:	ldr	w3, [x28, #4]
  40bac8:	b	40b820 <printf@plt+0xa310>
  40bacc:	adrp	x22, 42a000 <_Znam@GLIBCXX_3.4>
  40bad0:	add	x22, x22, #0x1b0
  40bad4:	b	40b970 <printf@plt+0xa460>
  40bad8:	ldr	w0, [x28]
  40badc:	cmp	w0, w20
  40bae0:	b.le	40b904 <printf@plt+0xa3f4>
  40bae4:	ldr	x0, [x28, #64]
  40bae8:	ldr	x1, [sp, #112]
  40baec:	ldr	x1, [x0, x1]
  40baf0:	ldrb	w2, [x1, x5]
  40baf4:	cmp	w2, #0x2
  40baf8:	b.eq	40bb7c <printf@plt+0xa66c>  // b.none
  40bafc:	cmp	w20, #0x0
  40bb00:	b.le	40bba8 <printf@plt+0xa698>
  40bb04:	ldr	x1, [sp, #120]
  40bb08:	sxtw	x2, w19
  40bb0c:	ldr	x1, [x0, x1]
  40bb10:	ldrb	w1, [x1, w19, sxtw]
  40bb14:	cmp	w1, #0x2
  40bb18:	b.eq	40bb98 <printf@plt+0xa688>  // b.none
  40bb1c:	str	xzr, [sp, #104]
  40bb20:	ldr	x1, [sp, #112]
  40bb24:	ldr	x1, [x0, x1]
  40bb28:	mov	x26, #0x0                   	// #0
  40bb2c:	ldrb	w0, [x1, x2]
  40bb30:	cmp	w0, #0x2
  40bb34:	b.ne	40b90c <printf@plt+0xa3fc>  // b.any
  40bb38:	adrp	x26, 412000 <_ZdlPvm@@Base+0x13c8>
  40bb3c:	add	x26, x26, #0x8b8
  40bb40:	b	40b90c <printf@plt+0xa3fc>
  40bb44:	ldr	x1, [sp, #120]
  40bb48:	sxtw	x2, w19
  40bb4c:	ldr	x1, [x0, x1]
  40bb50:	ldrb	w1, [x1, w19, sxtw]
  40bb54:	cmp	w1, #0x2
  40bb58:	b.eq	40bbc4 <printf@plt+0xa6b4>  // b.none
  40bb5c:	ldr	w1, [x28]
  40bb60:	cmp	w1, w20
  40bb64:	b.gt	40bbb4 <printf@plt+0xa6a4>
  40bb68:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40bb6c:	mov	x26, #0x0                   	// #0
  40bb70:	add	x0, x0, #0x7a0
  40bb74:	str	x0, [sp, #104]
  40bb78:	b	40b90c <printf@plt+0xa3fc>
  40bb7c:	cmp	w20, #0x0
  40bb80:	b.gt	40bb44 <printf@plt+0xa634>
  40bb84:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40bb88:	sxtw	x2, w19
  40bb8c:	add	x1, x1, #0x7a0
  40bb90:	str	x1, [sp, #104]
  40bb94:	b	40bb20 <printf@plt+0xa610>
  40bb98:	adrp	x26, 412000 <_ZdlPvm@@Base+0x13c8>
  40bb9c:	add	x26, x26, #0x8b8
  40bba0:	str	xzr, [sp, #104]
  40bba4:	b	40b90c <printf@plt+0xa3fc>
  40bba8:	sxtw	x2, w19
  40bbac:	str	xzr, [sp, #104]
  40bbb0:	b	40bb28 <printf@plt+0xa618>
  40bbb4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40bbb8:	add	x1, x1, #0x7a0
  40bbbc:	str	x1, [sp, #104]
  40bbc0:	b	40bb20 <printf@plt+0xa610>
  40bbc4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40bbc8:	adrp	x26, 412000 <_ZdlPvm@@Base+0x13c8>
  40bbcc:	add	x0, x0, #0x7a0
  40bbd0:	add	x26, x26, #0x8b8
  40bbd4:	str	x0, [sp, #104]
  40bbd8:	b	40b90c <printf@plt+0xa3fc>
  40bbdc:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  40bbe0:	mov	x2, #0x33                  	// #51
  40bbe4:	mov	x1, #0x1                   	// #1
  40bbe8:	ldr	x3, [x0, #432]
  40bbec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40bbf0:	add	x0, x0, #0x6b0
  40bbf4:	bl	4014a0 <fwrite@plt>
  40bbf8:	b	40b864 <printf@plt+0xa354>
  40bbfc:	mov	x19, x0
  40bc00:	add	x0, sp, #0x80
  40bc04:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40bc08:	mov	x0, x19
  40bc0c:	bl	4014b0 <_Unwind_Resume@plt>
  40bc10:	b	40bbfc <printf@plt+0xa6ec>
  40bc14:	b	40bbfc <printf@plt+0xa6ec>
  40bc18:	b	40bbfc <printf@plt+0xa6ec>
  40bc1c:	nop
  40bc20:	mov	x2, x0
  40bc24:	mov	x0, x1
  40bc28:	mov	w3, #0x1                   	// #1
  40bc2c:	ldr	w1, [x2, #16]
  40bc30:	strb	w3, [x2, #20]
  40bc34:	b	40b7a0 <printf@plt+0xa290>
  40bc38:	stp	x29, x30, [sp, #-80]!
  40bc3c:	mov	x29, sp
  40bc40:	stp	x21, x22, [sp, #32]
  40bc44:	mov	x21, x0
  40bc48:	mov	w22, w2
  40bc4c:	ldr	x0, [x0, #72]
  40bc50:	stp	x23, x24, [sp, #48]
  40bc54:	sxtw	x24, w1
  40bc58:	stp	x19, x20, [sp, #16]
  40bc5c:	mov	x23, x3
  40bc60:	mov	x20, x24
  40bc64:	ldrb	w1, [x0, w24, sxtw]
  40bc68:	cbz	w1, 40bd30 <printf@plt+0xa820>
  40bc6c:	ldr	w0, [x21]
  40bc70:	sub	w0, w0, #0x1
  40bc74:	cmp	w0, w24
  40bc78:	b.le	40bd30 <printf@plt+0xa820>
  40bc7c:	str	x25, [sp, #64]
  40bc80:	cmp	w1, #0x2
  40bc84:	b.eq	40be68 <printf@plt+0xa958>  // b.none
  40bc88:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40bc8c:	mov	x0, x3
  40bc90:	add	x1, x1, #0x740
  40bc94:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  40bc98:	add	w20, w20, #0x1
  40bc9c:	sxtw	x24, w20
  40bca0:	cmp	w22, #0x0
  40bca4:	mov	w25, #0x0                   	// #0
  40bca8:	b.le	40bcd4 <printf@plt+0xa7c4>
  40bcac:	ldr	x1, [x21, #56]
  40bcb0:	mov	x0, #0xfffffffffffffff8    	// #-8
  40bcb4:	add	x0, x0, w22, sxtw #3
  40bcb8:	add	x1, x1, x24, lsl #3
  40bcbc:	ldur	x1, [x1, #-8]
  40bcc0:	ldr	x19, [x1, x0]
  40bcc4:	cbz	x19, 40bcd4 <printf@plt+0xa7c4>
  40bcc8:	ldp	w1, w0, [x19, #32]
  40bccc:	cmp	w1, w0
  40bcd0:	b.eq	40be0c <printf@plt+0xa8fc>  // b.none
  40bcd4:	ldr	w0, [x21, #4]
  40bcd8:	cmp	w0, w22
  40bcdc:	b.le	40bd00 <printf@plt+0xa7f0>
  40bce0:	ldr	x0, [x21, #56]
  40bce4:	add	x0, x0, x24, lsl #3
  40bce8:	ldur	x0, [x0, #-8]
  40bcec:	ldr	x19, [x0, w22, sxtw #3]
  40bcf0:	cbz	x19, 40bd00 <printf@plt+0xa7f0>
  40bcf4:	ldp	w1, w0, [x19, #32]
  40bcf8:	cmp	w1, w0
  40bcfc:	b.eq	40bda0 <printf@plt+0xa890>  // b.none
  40bd00:	ldr	x20, [x21, #72]
  40bd04:	add	x20, x20, x24
  40bd08:	ldurb	w0, [x20, #-1]
  40bd0c:	mov	w20, #0x0                   	// #0
  40bd10:	cbnz	w0, 40bdc8 <printf@plt+0xa8b8>
  40bd14:	cbnz	w25, 40be40 <printf@plt+0xa930>
  40bd18:	ldr	x25, [sp, #64]
  40bd1c:	ldp	x19, x20, [sp, #16]
  40bd20:	ldp	x21, x22, [sp, #32]
  40bd24:	ldp	x23, x24, [sp, #48]
  40bd28:	ldp	x29, x30, [sp], #80
  40bd2c:	ret
  40bd30:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40bd34:	mov	x0, x23
  40bd38:	add	x1, x1, #0xf0
  40bd3c:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  40bd40:	cbz	w20, 40bd1c <printf@plt+0xa80c>
  40bd44:	ldr	x19, [x21, #24]
  40bd48:	cbnz	x19, 40bd58 <printf@plt+0xa848>
  40bd4c:	b	40bd98 <printf@plt+0xa888>
  40bd50:	ldr	x19, [x19, #8]
  40bd54:	cbz	x19, 40bd98 <printf@plt+0xa888>
  40bd58:	ldr	w1, [x19, #16]
  40bd5c:	cmp	w1, w20
  40bd60:	b.gt	40bd98 <printf@plt+0xa888>
  40bd64:	b.ne	40bd50 <printf@plt+0xa840>  // b.any
  40bd68:	ldr	x1, [x19]
  40bd6c:	mov	x0, x19
  40bd70:	ldr	x1, [x1, #24]
  40bd74:	blr	x1
  40bd78:	cbnz	w0, 40bd1c <printf@plt+0xa80c>
  40bd7c:	ldr	x1, [x19]
  40bd80:	mov	x0, x19
  40bd84:	ldr	x1, [x1, #32]
  40bd88:	blr	x1
  40bd8c:	cbnz	w0, 40bd1c <printf@plt+0xa80c>
  40bd90:	ldr	x19, [x19, #8]
  40bd94:	cbnz	x19, 40bd58 <printf@plt+0xa848>
  40bd98:	str	x25, [sp, #64]
  40bd9c:	b	40bca0 <printf@plt+0xa790>
  40bda0:	ldr	x1, [x19]
  40bda4:	mov	x0, x19
  40bda8:	mov	w20, #0x2                   	// #2
  40bdac:	ldr	x1, [x1, #64]
  40bdb0:	blr	x1
  40bdb4:	cbz	x0, 40bed0 <printf@plt+0xa9c0>
  40bdb8:	ldr	x0, [x21, #72]
  40bdbc:	add	x24, x0, x24
  40bdc0:	ldurb	w0, [x24, #-1]
  40bdc4:	cbz	w0, 40be90 <printf@plt+0xa980>
  40bdc8:	cmp	w0, #0x2
  40bdcc:	b.ne	40bd18 <printf@plt+0xa808>  // b.any
  40bdd0:	cmp	w25, #0x2
  40bdd4:	cset	w1, eq  // eq = none
  40bdd8:	cmp	w20, #0x2
  40bddc:	cset	w0, eq  // eq = none
  40bde0:	cmp	w1, w0
  40bde4:	b.eq	40be7c <printf@plt+0xa96c>  // b.none
  40bde8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40bdec:	mov	x0, x23
  40bdf0:	add	x1, x1, #0x760
  40bdf4:	ldp	x19, x20, [sp, #16]
  40bdf8:	ldp	x21, x22, [sp, #32]
  40bdfc:	ldp	x23, x24, [sp, #48]
  40be00:	ldr	x25, [sp, #64]
  40be04:	ldp	x29, x30, [sp], #80
  40be08:	b	411130 <_ZdlPvm@@Base+0x4f8>
  40be0c:	ldr	x1, [x19]
  40be10:	mov	x0, x19
  40be14:	mov	w25, #0x2                   	// #2
  40be18:	ldr	x1, [x1, #64]
  40be1c:	blr	x1
  40be20:	cbnz	x0, 40bcd4 <printf@plt+0xa7c4>
  40be24:	ldr	x1, [x19]
  40be28:	mov	x0, x19
  40be2c:	ldr	x1, [x1, #56]
  40be30:	blr	x1
  40be34:	cmp	x0, #0x0
  40be38:	cset	w25, ne  // ne = any
  40be3c:	b	40bcd4 <printf@plt+0xa7c4>
  40be40:	mov	x0, x23
  40be44:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40be48:	add	x1, x1, #0x750
  40be4c:	bl	411130 <_ZdlPvm@@Base+0x4f8>
  40be50:	cmp	w25, #0x2
  40be54:	b.ne	40bd18 <printf@plt+0xa808>  // b.any
  40be58:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40be5c:	mov	x0, x23
  40be60:	add	x1, x1, #0x7a0
  40be64:	b	40bdf4 <printf@plt+0xa8e4>
  40be68:	mov	x0, x3
  40be6c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40be70:	add	x1, x1, #0x730
  40be74:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  40be78:	b	40bc98 <printf@plt+0xa788>
  40be7c:	cmp	w25, #0x1
  40be80:	ccmp	w20, #0x1, #0x4, ne  // ne = any
  40be84:	b.eq	40be58 <printf@plt+0xa948>  // b.none
  40be88:	ldr	x25, [sp, #64]
  40be8c:	b	40bd1c <printf@plt+0xa80c>
  40be90:	mov	x0, x23
  40be94:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40be98:	add	x1, x1, #0x750
  40be9c:	bl	411130 <_ZdlPvm@@Base+0x4f8>
  40bea0:	cmp	w25, #0x2
  40bea4:	cset	w1, eq  // eq = none
  40bea8:	cmp	w20, #0x2
  40beac:	cset	w0, eq  // eq = none
  40beb0:	cmp	w1, w0
  40beb4:	b.ne	40be58 <printf@plt+0xa948>  // b.any
  40beb8:	cmp	w25, #0x2
  40bebc:	b.ne	40bd18 <printf@plt+0xa808>  // b.any
  40bec0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40bec4:	mov	x0, x23
  40bec8:	add	x1, x1, #0x8b8
  40becc:	b	40bdf4 <printf@plt+0xa8e4>
  40bed0:	ldr	x1, [x19]
  40bed4:	mov	x0, x19
  40bed8:	mov	w20, #0x1                   	// #1
  40bedc:	ldr	x1, [x1, #56]
  40bee0:	blr	x1
  40bee4:	cbnz	x0, 40bdb8 <printf@plt+0xa8a8>
  40bee8:	b	40bd00 <printf@plt+0xa7f0>
  40beec:	nop
  40bef0:	stp	x29, x30, [sp, #-80]!
  40bef4:	mov	x29, sp
  40bef8:	stp	x21, x22, [sp, #32]
  40befc:	mov	x22, x0
  40bf00:	ldr	x0, [x0, #72]
  40bf04:	stp	x23, x24, [sp, #48]
  40bf08:	sxtw	x24, w1
  40bf0c:	stp	x19, x20, [sp, #16]
  40bf10:	mov	w23, w2
  40bf14:	mov	x20, x24
  40bf18:	str	x25, [sp, #64]
  40bf1c:	mov	x25, x3
  40bf20:	ldrb	w0, [x0, w24, sxtw]
  40bf24:	cmp	w0, #0x0
  40bf28:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  40bf2c:	b.gt	40c080 <printf@plt+0xab70>
  40bf30:	ldr	x19, [x22, #24]
  40bf34:	cbnz	x19, 40bf44 <printf@plt+0xaa34>
  40bf38:	b	40bf5c <printf@plt+0xaa4c>
  40bf3c:	ldr	x19, [x19, #8]
  40bf40:	cbz	x19, 40bf5c <printf@plt+0xaa4c>
  40bf44:	ldr	w21, [x19, #16]
  40bf48:	cmp	w21, w20
  40bf4c:	b.le	40bf3c <printf@plt+0xaa2c>
  40bf50:	add	w0, w20, #0x1
  40bf54:	cmp	w21, w0
  40bf58:	b.eq	40c03c <printf@plt+0xab2c>  // b.none
  40bf5c:	ldr	w0, [x22]
  40bf60:	sub	w0, w0, #0x1
  40bf64:	cmp	w0, w20
  40bf68:	b.eq	40c05c <printf@plt+0xab4c>  // b.none
  40bf6c:	ldr	x0, [x22, #72]
  40bf70:	add	x24, x24, #0x1
  40bf74:	ldrb	w0, [x0, x24]
  40bf78:	cmp	w0, #0x1
  40bf7c:	b.eq	40c0a0 <printf@plt+0xab90>  // b.none
  40bf80:	cmp	w0, #0x2
  40bf84:	b.eq	40c140 <printf@plt+0xac30>  // b.none
  40bf88:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40bf8c:	mov	x0, x25
  40bf90:	add	x1, x1, #0xf0
  40bf94:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  40bf98:	cmp	w23, #0x0
  40bf9c:	mov	w21, #0x0                   	// #0
  40bfa0:	b.le	40bfc8 <printf@plt+0xaab8>
  40bfa4:	ldr	x1, [x22, #56]
  40bfa8:	mov	x0, #0xfffffffffffffff8    	// #-8
  40bfac:	add	x0, x0, w23, sxtw #3
  40bfb0:	ldr	x1, [x1, x24, lsl #3]
  40bfb4:	ldr	x20, [x1, x0]
  40bfb8:	cbz	x20, 40bfc8 <printf@plt+0xaab8>
  40bfbc:	ldp	w1, w0, [x20, #32]
  40bfc0:	cmp	w1, w0
  40bfc4:	b.eq	40c0b4 <printf@plt+0xaba4>  // b.none
  40bfc8:	ldr	w0, [x22, #4]
  40bfcc:	cmp	w0, w23
  40bfd0:	b.le	40bff0 <printf@plt+0xaae0>
  40bfd4:	ldr	x0, [x22, #56]
  40bfd8:	ldr	x0, [x0, x24, lsl #3]
  40bfdc:	ldr	x20, [x0, w23, sxtw #3]
  40bfe0:	cbz	x20, 40bff0 <printf@plt+0xaae0>
  40bfe4:	ldp	w1, w0, [x20, #32]
  40bfe8:	cmp	w1, w0
  40bfec:	b.eq	40c0e8 <printf@plt+0xabd8>  // b.none
  40bff0:	ldr	x0, [x22, #72]
  40bff4:	ldrb	w0, [x0, x24]
  40bff8:	cbnz	w0, 40c018 <printf@plt+0xab08>
  40bffc:	cbnz	w21, 40c154 <printf@plt+0xac44>
  40c000:	ldp	x19, x20, [sp, #16]
  40c004:	ldp	x21, x22, [sp, #32]
  40c008:	ldp	x23, x24, [sp, #48]
  40c00c:	ldr	x25, [sp, #64]
  40c010:	ldp	x29, x30, [sp], #80
  40c014:	ret
  40c018:	cmp	w0, #0x2
  40c01c:	b.ne	40c000 <printf@plt+0xaaf0>  // b.any
  40c020:	cmp	w21, #0x2
  40c024:	b.eq	40c000 <printf@plt+0xaaf0>  // b.none
  40c028:	cbz	w21, 40c000 <printf@plt+0xaaf0>
  40c02c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40c030:	mov	x0, x25
  40c034:	add	x1, x1, #0x7a0
  40c038:	b	40c178 <printf@plt+0xac68>
  40c03c:	ldr	x1, [x19]
  40c040:	mov	x0, x19
  40c044:	ldr	x1, [x1, #32]
  40c048:	blr	x1
  40c04c:	cbnz	w0, 40c1b4 <printf@plt+0xaca4>
  40c050:	ldr	w0, [x19, #16]
  40c054:	cmp	w21, w0
  40c058:	b.ne	40bf5c <printf@plt+0xaa4c>  // b.any
  40c05c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40c060:	mov	x0, x25
  40c064:	add	x1, x1, #0xf0
  40c068:	ldp	x19, x20, [sp, #16]
  40c06c:	ldp	x21, x22, [sp, #32]
  40c070:	ldp	x23, x24, [sp, #48]
  40c074:	ldr	x25, [sp, #64]
  40c078:	ldp	x29, x30, [sp], #80
  40c07c:	b	410fc0 <_ZdlPvm@@Base+0x388>
  40c080:	mov	x0, x3
  40c084:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40c088:	add	x1, x1, #0xf0
  40c08c:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  40c090:	sub	w1, w24, #0x1
  40c094:	sxtw	x1, w1
  40c098:	add	x24, x1, #0x1
  40c09c:	b	40bf98 <printf@plt+0xaa88>
  40c0a0:	mov	x0, x25
  40c0a4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40c0a8:	add	x1, x1, #0x768
  40c0ac:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  40c0b0:	b	40bf98 <printf@plt+0xaa88>
  40c0b4:	ldr	x1, [x20]
  40c0b8:	mov	x0, x20
  40c0bc:	mov	w21, #0x2                   	// #2
  40c0c0:	ldr	x1, [x1, #64]
  40c0c4:	blr	x1
  40c0c8:	cbnz	x0, 40bfc8 <printf@plt+0xaab8>
  40c0cc:	ldr	x1, [x20]
  40c0d0:	mov	x0, x20
  40c0d4:	ldr	x1, [x1, #56]
  40c0d8:	blr	x1
  40c0dc:	cmp	x0, #0x0
  40c0e0:	cset	w21, ne  // ne = any
  40c0e4:	b	40bfc8 <printf@plt+0xaab8>
  40c0e8:	ldr	x1, [x20]
  40c0ec:	mov	x0, x20
  40c0f0:	mov	w23, #0x2                   	// #2
  40c0f4:	ldr	x1, [x1, #64]
  40c0f8:	blr	x1
  40c0fc:	cbz	x0, 40c1c4 <printf@plt+0xacb4>
  40c100:	ldr	x0, [x22, #72]
  40c104:	ldrb	w0, [x0, x24]
  40c108:	cbnz	w0, 40c190 <printf@plt+0xac80>
  40c10c:	mov	x0, x25
  40c110:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40c114:	add	x1, x1, #0x778
  40c118:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  40c11c:	cmp	w21, #0x2
  40c120:	cset	w1, eq  // eq = none
  40c124:	cmp	w23, #0x2
  40c128:	cset	w0, eq  // eq = none
  40c12c:	cmp	w1, w0
  40c130:	b.ne	40c16c <printf@plt+0xac5c>  // b.any
  40c134:	cmp	w21, #0x2
  40c138:	b.eq	40c02c <printf@plt+0xab1c>  // b.none
  40c13c:	b	40c000 <printf@plt+0xaaf0>
  40c140:	mov	x0, x25
  40c144:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40c148:	add	x1, x1, #0x770
  40c14c:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  40c150:	b	40bf98 <printf@plt+0xaa88>
  40c154:	mov	x0, x25
  40c158:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40c15c:	add	x1, x1, #0x778
  40c160:	bl	410fc0 <_ZdlPvm@@Base+0x388>
  40c164:	cmp	w21, #0x2
  40c168:	b.ne	40c000 <printf@plt+0xaaf0>  // b.any
  40c16c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40c170:	mov	x0, x25
  40c174:	add	x1, x1, #0x8b8
  40c178:	ldp	x19, x20, [sp, #16]
  40c17c:	ldp	x21, x22, [sp, #32]
  40c180:	ldp	x23, x24, [sp, #48]
  40c184:	ldr	x25, [sp, #64]
  40c188:	ldp	x29, x30, [sp], #80
  40c18c:	b	411130 <_ZdlPvm@@Base+0x4f8>
  40c190:	cmp	w0, #0x2
  40c194:	b.ne	40c000 <printf@plt+0xaaf0>  // b.any
  40c198:	cmp	w21, #0x2
  40c19c:	ccmp	w23, #0x2, #0x0, eq  // eq = none
  40c1a0:	b.ne	40c1e0 <printf@plt+0xacd0>  // b.any
  40c1a4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40c1a8:	mov	x0, x25
  40c1ac:	add	x1, x1, #0x760
  40c1b0:	b	40c178 <printf@plt+0xac68>
  40c1b4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40c1b8:	mov	x0, x25
  40c1bc:	add	x1, x1, #0x760
  40c1c0:	b	40c068 <printf@plt+0xab58>
  40c1c4:	ldr	x1, [x20]
  40c1c8:	mov	x0, x20
  40c1cc:	mov	w23, #0x1                   	// #1
  40c1d0:	ldr	x1, [x1, #56]
  40c1d4:	blr	x1
  40c1d8:	cbnz	x0, 40c100 <printf@plt+0xabf0>
  40c1dc:	b	40bff0 <printf@plt+0xaae0>
  40c1e0:	cmp	w23, #0x2
  40c1e4:	ccmp	w21, #0x2, #0x4, ne  // ne = any
  40c1e8:	b.ne	40c02c <printf@plt+0xab1c>  // b.any
  40c1ec:	b	40c000 <printf@plt+0xaaf0>
  40c1f0:	stp	x29, x30, [sp, #-64]!
  40c1f4:	mov	x29, sp
  40c1f8:	stp	x19, x20, [sp, #16]
  40c1fc:	mov	x19, x0
  40c200:	mov	w20, w3
  40c204:	mov	x0, #0x38                  	// #56
  40c208:	stp	x21, x22, [sp, #32]
  40c20c:	mov	w21, w4
  40c210:	mov	w22, w2
  40c214:	str	x23, [sp, #48]
  40c218:	mov	w23, w1
  40c21c:	bl	410bd0 <_Znwm@@Base>
  40c220:	ldr	x5, [x19, #16]
  40c224:	mov	w4, w21
  40c228:	mov	w3, w20
  40c22c:	mov	w2, w22
  40c230:	mov	w1, w23
  40c234:	mov	x21, x0
  40c238:	bl	407620 <printf@plt+0x6110>
  40c23c:	str	x21, [x19, #16]
  40c240:	add	x3, x21, #0x18
  40c244:	mov	w1, w23
  40c248:	mov	w2, w20
  40c24c:	mov	x0, x19
  40c250:	bl	40bc38 <printf@plt+0xa728>
  40c254:	mov	w2, w20
  40c258:	mov	w1, w22
  40c25c:	mov	x0, x19
  40c260:	ldr	x3, [x19, #16]
  40c264:	ldp	x19, x20, [sp, #16]
  40c268:	add	x3, x3, #0x28
  40c26c:	ldp	x21, x22, [sp, #32]
  40c270:	ldr	x23, [sp, #48]
  40c274:	ldp	x29, x30, [sp], #64
  40c278:	b	40bef0 <printf@plt+0xa9e0>
  40c27c:	mov	x1, #0x38                  	// #56
  40c280:	mov	x19, x0
  40c284:	mov	x0, x21
  40c288:	bl	410c38 <_ZdlPvm@@Base>
  40c28c:	mov	x0, x19
  40c290:	bl	4014b0 <_Unwind_Resume@plt>
  40c294:	nop
  40c298:	stp	x29, x30, [sp, #-48]!
  40c29c:	mov	x2, #0x4a                  	// #74
  40c2a0:	mov	x1, #0x1                   	// #1
  40c2a4:	mov	x29, sp
  40c2a8:	str	x21, [sp, #32]
  40c2ac:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  40c2b0:	stp	x19, x20, [sp, #16]
  40c2b4:	mov	x20, x0
  40c2b8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40c2bc:	ldr	x3, [x21, #432]
  40c2c0:	add	x0, x0, #0x788
  40c2c4:	bl	4014a0 <fwrite@plt>
  40c2c8:	ldr	w0, [x20, #120]
  40c2cc:	tst	w0, #0x1c
  40c2d0:	b.ne	40c350 <printf@plt+0xae40>  // b.any
  40c2d4:	ldr	x3, [x21, #432]
  40c2d8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40c2dc:	mov	x2, #0xf                   	// #15
  40c2e0:	add	x0, x0, #0x7f8
  40c2e4:	mov	x1, #0x1                   	// #1
  40c2e8:	bl	4014a0 <fwrite@plt>
  40c2ec:	ldr	x19, [x20, #16]
  40c2f0:	cbz	x19, 40c30c <printf@plt+0xadfc>
  40c2f4:	nop
  40c2f8:	mov	x0, x19
  40c2fc:	mov	x1, x20
  40c300:	bl	4076a0 <printf@plt+0x6190>
  40c304:	ldr	x19, [x19]
  40c308:	cbnz	x19, 40c2f8 <printf@plt+0xade8>
  40c30c:	ldr	w0, [x20, #120]
  40c310:	ldr	x3, [x21, #432]
  40c314:	tbnz	w0, #4, 40c390 <printf@plt+0xae80>
  40c318:	mov	x2, #0xd                   	// #13
  40c31c:	mov	x1, #0x1                   	// #1
  40c320:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40c324:	add	x0, x0, #0x8f0
  40c328:	bl	4014a0 <fwrite@plt>
  40c32c:	ldr	x3, [x21, #432]
  40c330:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40c334:	ldp	x19, x20, [sp, #16]
  40c338:	add	x0, x0, #0x900
  40c33c:	ldr	x21, [sp, #32]
  40c340:	mov	x2, #0x52                  	// #82
  40c344:	ldp	x29, x30, [sp], #48
  40c348:	mov	x1, #0x1                   	// #1
  40c34c:	b	4014a0 <fwrite@plt>
  40c350:	ldr	x3, [x21, #432]
  40c354:	mov	x2, #0x18                  	// #24
  40c358:	mov	x1, #0x1                   	// #1
  40c35c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40c360:	add	x0, x0, #0x7d8
  40c364:	bl	4014a0 <fwrite@plt>
  40c368:	mov	x0, x20
  40c36c:	mov	w1, #0x0                   	// #0
  40c370:	bl	40b4a0 <printf@plt+0x9f90>
  40c374:	ldr	x3, [x21, #432]
  40c378:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40c37c:	mov	x2, #0x4                   	// #4
  40c380:	mov	x1, #0x1                   	// #1
  40c384:	add	x0, x0, #0x938
  40c388:	bl	4014a0 <fwrite@plt>
  40c38c:	b	40c2d4 <printf@plt+0xadc4>
  40c390:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40c394:	mov	x2, #0xe6                  	// #230
  40c398:	add	x0, x0, #0x808
  40c39c:	mov	x1, #0x1                   	// #1
  40c3a0:	bl	4014a0 <fwrite@plt>
  40c3a4:	ldr	x3, [x21, #432]
  40c3a8:	b	40c318 <printf@plt+0xae08>
  40c3ac:	nop
  40c3b0:	stp	x29, x30, [sp, #-48]!
  40c3b4:	mov	x29, sp
  40c3b8:	stp	x19, x20, [sp, #16]
  40c3bc:	sxtw	x20, w1
  40c3c0:	mov	w19, w2
  40c3c4:	stp	x21, x22, [sp, #32]
  40c3c8:	mov	x21, x0
  40c3cc:	tbnz	w20, #31, 40c3e0 <printf@plt+0xaed0>
  40c3d0:	ldr	w0, [x0]
  40c3d4:	cmp	w2, #0x0
  40c3d8:	ccmp	w0, w20, #0x4, ge  // ge = tcont
  40c3dc:	b.gt	40c444 <printf@plt+0xaf34>
  40c3e0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40c3e4:	mov	w0, #0xa84                 	// #2692
  40c3e8:	add	x1, x1, #0x5a0
  40c3ec:	bl	40f1f8 <printf@plt+0xdce8>
  40c3f0:	cbz	w19, 40c430 <printf@plt+0xaf20>
  40c3f4:	ldr	w0, [x21, #4]
  40c3f8:	cmp	w0, w19
  40c3fc:	b.eq	40c430 <printf@plt+0xaf20>  // b.none
  40c400:	ldr	x0, [x21, #56]
  40c404:	sxtw	x22, w19
  40c408:	ldr	x0, [x0, x20, lsl #3]
  40c40c:	ldr	x0, [x0, x22, lsl #3]
  40c410:	cbz	x0, 40c430 <printf@plt+0xaf20>
  40c414:	ldr	w1, [x0, #40]
  40c418:	cmp	w1, w19
  40c41c:	b.eq	40c430 <printf@plt+0xaf20>  // b.none
  40c420:	ldr	x1, [x0]
  40c424:	ldr	x1, [x1, #64]
  40c428:	blr	x1
  40c42c:	cbz	x0, 40c454 <printf@plt+0xaf44>
  40c430:	mov	w0, #0x0                   	// #0
  40c434:	ldp	x19, x20, [sp, #16]
  40c438:	ldp	x21, x22, [sp, #32]
  40c43c:	ldp	x29, x30, [sp], #48
  40c440:	ret
  40c444:	ldr	w0, [x21, #4]
  40c448:	cmp	w0, w2
  40c44c:	b.ge	40c3f0 <printf@plt+0xaee0>  // b.tcont
  40c450:	b	40c3e0 <printf@plt+0xaed0>
  40c454:	ldr	x0, [x21, #56]
  40c458:	ldr	x0, [x0, x20, lsl #3]
  40c45c:	ldr	x0, [x0, x22, lsl #3]
  40c460:	ldr	x1, [x0]
  40c464:	ldr	x1, [x1, #56]
  40c468:	blr	x1
  40c46c:	cmp	x0, #0x0
  40c470:	cset	w0, eq  // eq = none
  40c474:	b	40c434 <printf@plt+0xaf24>
  40c478:	stp	x29, x30, [sp, #-112]!
  40c47c:	mov	x29, sp
  40c480:	stp	x19, x20, [sp, #16]
  40c484:	mov	x19, x0
  40c488:	ldr	w0, [x0, #120]
  40c48c:	stp	x21, x22, [sp, #32]
  40c490:	ldr	w2, [x19]
  40c494:	stp	x23, x24, [sp, #48]
  40c498:	tbz	w0, #3, 40c4d4 <printf@plt+0xafc4>
  40c49c:	ldr	w1, [x19, #4]
  40c4a0:	cmp	w1, #0x1
  40c4a4:	b.le	40c4d4 <printf@plt+0xafc4>
  40c4a8:	mov	w22, #0x1                   	// #1
  40c4ac:	nop
  40c4b0:	mov	w23, #0x0                   	// #0
  40c4b4:	nop
  40c4b8:	cmp	w23, w2
  40c4bc:	b.lt	40c764 <printf@plt+0xb254>  // b.tstop
  40c4c0:	ldr	w1, [x19, #4]
  40c4c4:	add	w22, w22, #0x1
  40c4c8:	cmp	w1, w22
  40c4cc:	b.gt	40c4b0 <printf@plt+0xafa0>
  40c4d0:	ldr	w0, [x19, #120]
  40c4d4:	tst	w0, #0x1c
  40c4d8:	b.ne	40c7ec <printf@plt+0xb2dc>  // b.any
  40c4dc:	cmp	w2, #0x0
  40c4e0:	b.le	40c62c <printf@plt+0xb11c>
  40c4e4:	ldr	w1, [x19, #4]
  40c4e8:	mov	w0, #0xffffffff            	// #-1
  40c4ec:	mov	w24, #0x0                   	// #0
  40c4f0:	stp	x25, x26, [sp, #64]
  40c4f4:	stp	x27, x28, [sp, #80]
  40c4f8:	mov	x28, #0x0                   	// #0
  40c4fc:	str	w0, [sp, #108]
  40c500:	mov	w23, w24
  40c504:	add	x26, x28, #0x8
  40c508:	add	w24, w24, #0x1
  40c50c:	mov	x20, #0x0                   	// #0
  40c510:	tbz	w1, #31, 40c524 <printf@plt+0xb014>
  40c514:	b	40c60c <printf@plt+0xb0fc>
  40c518:	add	x20, x20, #0x1
  40c51c:	cmp	w1, w20
  40c520:	b.lt	40c608 <printf@plt+0xb0f8>  // b.tstop
  40c524:	ldr	x0, [x19, #64]
  40c528:	mov	w25, w20
  40c52c:	ldr	x0, [x0, x28]
  40c530:	ldrb	w0, [x0, x20]
  40c534:	cbz	w0, 40c518 <printf@plt+0xb008>
  40c538:	mov	w2, w20
  40c53c:	mov	w1, w23
  40c540:	mov	x0, x19
  40c544:	bl	40c3b0 <printf@plt+0xaea0>
  40c548:	mov	w21, w0
  40c54c:	cbnz	w0, 40c5f8 <printf@plt+0xb0e8>
  40c550:	ldr	x0, [x19, #64]
  40c554:	ldr	w1, [x19]
  40c558:	ldr	x2, [x0, x28]
  40c55c:	sub	w1, w1, #0x1
  40c560:	cmp	w1, w23
  40c564:	ldrb	w4, [x2, x20]
  40c568:	b.eq	40c57c <printf@plt+0xb06c>  // b.none
  40c56c:	ldr	x1, [x0, x26]
  40c570:	ldrb	w1, [x1, x20]
  40c574:	cmp	w1, w4
  40c578:	b.eq	40c71c <printf@plt+0xb20c>  // b.none
  40c57c:	ldr	w1, [sp, #108]
  40c580:	cmn	w1, #0x1
  40c584:	mov	w22, w1
  40c588:	b.eq	40c5dc <printf@plt+0xb0cc>  // b.none
  40c58c:	sub	x27, x28, #0x8
  40c590:	b	40c5b8 <printf@plt+0xb0a8>
  40c594:	bl	40c3b0 <printf@plt+0xaea0>
  40c598:	mov	w21, w0
  40c59c:	ldr	x0, [x19, #64]
  40c5a0:	cbnz	w21, 40c740 <printf@plt+0xb230>
  40c5a4:	ldr	x1, [x0, x28]
  40c5a8:	sub	w22, w22, #0x1
  40c5ac:	cmn	w22, #0x1
  40c5b0:	ldrb	w4, [x1, x20]
  40c5b4:	b.eq	40c5dc <printf@plt+0xb0cc>  // b.none
  40c5b8:	ldr	x5, [x0, x27]
  40c5bc:	mov	w1, w22
  40c5c0:	mov	w2, w25
  40c5c4:	mov	x0, x19
  40c5c8:	sub	x27, x27, #0x8
  40c5cc:	ldrb	w5, [x5, x20]
  40c5d0:	cmp	w5, w4
  40c5d4:	b.eq	40c594 <printf@plt+0xb084>  // b.none
  40c5d8:	add	w21, w22, #0x1
  40c5dc:	cmp	w4, #0x1
  40c5e0:	mov	w3, w25
  40c5e4:	mov	w1, w21
  40c5e8:	cset	w4, hi  // hi = pmore
  40c5ec:	mov	w2, w23
  40c5f0:	mov	x0, x19
  40c5f4:	bl	40c1f0 <printf@plt+0xace0>
  40c5f8:	ldr	w1, [x19, #4]
  40c5fc:	add	x20, x20, #0x1
  40c600:	cmp	w1, w20
  40c604:	b.ge	40c524 <printf@plt+0xb014>  // b.tcont
  40c608:	ldr	w2, [x19]
  40c60c:	ldr	w0, [sp, #108]
  40c610:	mov	x28, x26
  40c614:	cmp	w2, w24
  40c618:	add	w0, w0, #0x1
  40c61c:	str	w0, [sp, #108]
  40c620:	b.gt	40c500 <printf@plt+0xaff0>
  40c624:	ldp	x25, x26, [sp, #64]
  40c628:	ldp	x27, x28, [sp, #80]
  40c62c:	ldr	x20, [x19, #16]
  40c630:	cbz	x20, 40c750 <printf@plt+0xb240>
  40c634:	mov	x23, #0xfffffffffffffff8    	// #-8
  40c638:	b	40c644 <printf@plt+0xb134>
  40c63c:	ldr	x20, [x20]
  40c640:	cbz	x20, 40c750 <printf@plt+0xb240>
  40c644:	ldrb	w0, [x20, #20]
  40c648:	cbz	w0, 40c63c <printf@plt+0xb12c>
  40c64c:	ldp	w21, w2, [x20, #8]
  40c650:	cmp	w21, w2
  40c654:	b.gt	40c63c <printf@plt+0xb12c>
  40c658:	sbfiz	x22, x21, #3, #32
  40c65c:	b	40c674 <printf@plt+0xb164>
  40c660:	ldr	w2, [x20, #12]
  40c664:	add	w21, w21, #0x1
  40c668:	add	x22, x22, #0x8
  40c66c:	cmp	w2, w21
  40c670:	b.lt	40c63c <printf@plt+0xb12c>  // b.tstop
  40c674:	ldr	w1, [x20, #16]
  40c678:	cmp	w1, #0x0
  40c67c:	b.le	40c6c8 <printf@plt+0xb1b8>
  40c680:	ldr	x3, [x19, #56]
  40c684:	add	x0, x23, w1, sxtw #3
  40c688:	ldr	x3, [x3, x22]
  40c68c:	ldr	x0, [x3, x0]
  40c690:	cbz	x0, 40c6c8 <printf@plt+0xb1b8>
  40c694:	ldr	w4, [x0, #44]
  40c698:	sub	w3, w1, #0x1
  40c69c:	cmp	w4, w3
  40c6a0:	b.ne	40c6c8 <printf@plt+0xb1b8>  // b.any
  40c6a4:	ldr	x1, [x0]
  40c6a8:	ldr	w3, [x20, #8]
  40c6ac:	cmp	w3, w21
  40c6b0:	ldr	x3, [x1, #88]
  40c6b4:	ccmp	w21, w2, #0x4, ne  // ne = any
  40c6b8:	cset	w1, eq  // eq = none
  40c6bc:	blr	x3
  40c6c0:	ldr	w1, [x20, #16]
  40c6c4:	nop
  40c6c8:	ldr	w0, [x19, #4]
  40c6cc:	cmp	w0, w1
  40c6d0:	b.le	40c660 <printf@plt+0xb150>
  40c6d4:	ldr	x0, [x19, #56]
  40c6d8:	ldr	x0, [x0, x22]
  40c6dc:	ldr	x0, [x0, w1, sxtw #3]
  40c6e0:	cbz	x0, 40c660 <printf@plt+0xb150>
  40c6e4:	ldr	w2, [x0, #40]
  40c6e8:	cmp	w2, w1
  40c6ec:	b.ne	40c660 <printf@plt+0xb150>  // b.any
  40c6f0:	ldr	w2, [x20, #8]
  40c6f4:	mov	w1, #0x1                   	// #1
  40c6f8:	cmp	w2, w21
  40c6fc:	b.eq	40c70c <printf@plt+0xb1fc>  // b.none
  40c700:	ldr	w1, [x20, #12]
  40c704:	cmp	w1, w21
  40c708:	cset	w1, eq  // eq = none
  40c70c:	ldr	x2, [x0]
  40c710:	ldr	x2, [x2, #96]
  40c714:	blr	x2
  40c718:	b	40c660 <printf@plt+0xb150>
  40c71c:	mov	w2, w20
  40c720:	mov	w1, w24
  40c724:	mov	x0, x19
  40c728:	bl	40c3b0 <printf@plt+0xaea0>
  40c72c:	cbz	w0, 40c5f8 <printf@plt+0xb0e8>
  40c730:	ldr	x0, [x19, #64]
  40c734:	ldr	x1, [x0, x28]
  40c738:	ldrb	w4, [x1, x20]
  40c73c:	b	40c57c <printf@plt+0xb06c>
  40c740:	ldr	x0, [x0, x28]
  40c744:	add	w21, w22, #0x1
  40c748:	ldrb	w4, [x0, x20]
  40c74c:	b	40c5dc <printf@plt+0xb0cc>
  40c750:	ldp	x19, x20, [sp, #16]
  40c754:	ldp	x21, x22, [sp, #32]
  40c758:	ldp	x23, x24, [sp, #48]
  40c75c:	ldp	x29, x30, [sp], #112
  40c760:	ret
  40c764:	mov	w2, w22
  40c768:	mov	w1, w23
  40c76c:	mov	x0, x19
  40c770:	bl	40c3b0 <printf@plt+0xaea0>
  40c774:	cbz	w0, 40c784 <printf@plt+0xb274>
  40c778:	ldr	w2, [x19]
  40c77c:	add	w23, w23, #0x1
  40c780:	b	40c4b8 <printf@plt+0xafa8>
  40c784:	ldr	w2, [x19]
  40c788:	cmp	w2, w23
  40c78c:	b.le	40c4c0 <printf@plt+0xafb0>
  40c790:	mov	w20, w23
  40c794:	b	40c7a8 <printf@plt+0xb298>
  40c798:	ldr	w0, [x19]
  40c79c:	cmp	w0, w21
  40c7a0:	b.le	40c7c8 <printf@plt+0xb2b8>
  40c7a4:	mov	w20, w21
  40c7a8:	add	w21, w20, #0x1
  40c7ac:	mov	w2, w22
  40c7b0:	mov	w1, w20
  40c7b4:	mov	x0, x19
  40c7b8:	bl	40c3b0 <printf@plt+0xaea0>
  40c7bc:	cbz	w0, 40c798 <printf@plt+0xb288>
  40c7c0:	mov	w21, w20
  40c7c4:	sub	w20, w20, #0x1
  40c7c8:	mov	w2, w20
  40c7cc:	mov	w1, w23
  40c7d0:	mov	w3, w22
  40c7d4:	mov	x0, x19
  40c7d8:	mov	w4, #0x0                   	// #0
  40c7dc:	bl	40c1f0 <printf@plt+0xace0>
  40c7e0:	ldr	w2, [x19]
  40c7e4:	mov	w23, w21
  40c7e8:	b	40c4b8 <printf@plt+0xafa8>
  40c7ec:	sub	w2, w2, #0x1
  40c7f0:	mov	x0, x19
  40c7f4:	mov	w4, #0x0                   	// #0
  40c7f8:	mov	w3, #0x0                   	// #0
  40c7fc:	mov	w1, #0x0                   	// #0
  40c800:	bl	40c1f0 <printf@plt+0xace0>
  40c804:	ldp	w2, w3, [x19]
  40c808:	mov	x0, x19
  40c80c:	mov	w4, #0x0                   	// #0
  40c810:	mov	w1, #0x0                   	// #0
  40c814:	sub	w2, w2, #0x1
  40c818:	bl	40c1f0 <printf@plt+0xace0>
  40c81c:	ldr	w2, [x19]
  40c820:	b	40c4dc <printf@plt+0xafcc>
  40c824:	nop
  40c828:	stp	x29, x30, [sp, #-32]!
  40c82c:	mov	x29, sp
  40c830:	stp	x19, x20, [sp, #16]
  40c834:	mov	x20, x0
  40c838:	mov	w19, w1
  40c83c:	tbnz	w1, #31, 40c898 <printf@plt+0xb388>
  40c840:	ldr	w0, [x0]
  40c844:	cmp	w0, w1
  40c848:	b.le	40c898 <printf@plt+0xb388>
  40c84c:	ldr	w1, [x20, #4]
  40c850:	cmp	w1, #0x0
  40c854:	b.le	40c888 <printf@plt+0xb378>
  40c858:	ldr	x2, [x20, #56]
  40c85c:	mov	x0, #0x0                   	// #0
  40c860:	ldr	x3, [x2, w19, sxtw #3]
  40c864:	nop
  40c868:	ldr	x2, [x3, x0, lsl #3]
  40c86c:	add	x0, x0, #0x1
  40c870:	cbz	x2, 40c880 <printf@plt+0xb370>
  40c874:	ldr	w2, [x2, #32]
  40c878:	cmp	w2, w19
  40c87c:	b.ne	40c8ac <printf@plt+0xb39c>  // b.any
  40c880:	cmp	w1, w0
  40c884:	b.gt	40c868 <printf@plt+0xb358>
  40c888:	mov	w0, #0x1                   	// #1
  40c88c:	ldp	x19, x20, [sp, #16]
  40c890:	ldp	x29, x30, [sp], #32
  40c894:	ret
  40c898:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40c89c:	mov	w0, #0xa8e                 	// #2702
  40c8a0:	add	x1, x1, #0x5a0
  40c8a4:	bl	40f1f8 <printf@plt+0xdce8>
  40c8a8:	b	40c84c <printf@plt+0xb33c>
  40c8ac:	mov	w0, #0x0                   	// #0
  40c8b0:	ldp	x19, x20, [sp, #16]
  40c8b4:	ldp	x29, x30, [sp], #32
  40c8b8:	ret
  40c8bc:	nop
  40c8c0:	stp	x29, x30, [sp, #-32]!
  40c8c4:	mov	x29, sp
  40c8c8:	stp	x19, x20, [sp, #16]
  40c8cc:	mov	x20, x0
  40c8d0:	mov	w19, w1
  40c8d4:	tbnz	w1, #31, 40c930 <printf@plt+0xb420>
  40c8d8:	ldr	w0, [x0]
  40c8dc:	cmp	w0, w1
  40c8e0:	b.le	40c930 <printf@plt+0xb420>
  40c8e4:	ldr	w1, [x20, #4]
  40c8e8:	cmp	w1, #0x0
  40c8ec:	b.le	40c920 <printf@plt+0xb410>
  40c8f0:	ldr	x2, [x20, #56]
  40c8f4:	mov	x0, #0x0                   	// #0
  40c8f8:	ldr	x3, [x2, w19, sxtw #3]
  40c8fc:	nop
  40c900:	ldr	x2, [x3, x0, lsl #3]
  40c904:	add	x0, x0, #0x1
  40c908:	cbz	x2, 40c918 <printf@plt+0xb408>
  40c90c:	ldr	w2, [x2, #36]
  40c910:	cmp	w2, w19
  40c914:	b.ne	40c944 <printf@plt+0xb434>  // b.any
  40c918:	cmp	w1, w0
  40c91c:	b.gt	40c900 <printf@plt+0xb3f0>
  40c920:	mov	w0, #0x1                   	// #1
  40c924:	ldp	x19, x20, [sp, #16]
  40c928:	ldp	x29, x30, [sp], #32
  40c92c:	ret
  40c930:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40c934:	mov	w0, #0xa97                 	// #2711
  40c938:	add	x1, x1, #0x5a0
  40c93c:	bl	40f1f8 <printf@plt+0xdce8>
  40c940:	b	40c8e4 <printf@plt+0xb3d4>
  40c944:	mov	w0, #0x0                   	// #0
  40c948:	ldp	x19, x20, [sp, #16]
  40c94c:	ldp	x29, x30, [sp], #32
  40c950:	ret
  40c954:	nop
  40c958:	stp	x29, x30, [sp, #-96]!
  40c95c:	mov	x2, #0x7                   	// #7
  40c960:	mov	x1, #0x1                   	// #1
  40c964:	mov	x29, sp
  40c968:	stp	x21, x22, [sp, #32]
  40c96c:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  40c970:	ldr	x3, [x21, #432]
  40c974:	stp	x19, x20, [sp, #16]
  40c978:	mov	x19, x0
  40c97c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40c980:	add	x0, x0, #0x958
  40c984:	bl	4014a0 <fwrite@plt>
  40c988:	ldr	w0, [x19, #120]
  40c98c:	tbnz	w0, #5, 40c998 <printf@plt+0xb488>
  40c990:	tst	w0, #0x1c
  40c994:	b.ne	40ca94 <printf@plt+0xb584>  // b.any
  40c998:	tbnz	w0, #4, 40c9d0 <printf@plt+0xb4c0>
  40c99c:	tst	w0, #0xc
  40c9a0:	b.ne	40c9b4 <printf@plt+0xb4a4>  // b.any
  40c9a4:	ldp	x19, x20, [sp, #16]
  40c9a8:	ldp	x21, x22, [sp, #32]
  40c9ac:	ldp	x29, x30, [sp], #96
  40c9b0:	ret
  40c9b4:	mov	x0, x19
  40c9b8:	mov	w1, #0x0                   	// #0
  40c9bc:	bl	40b4a0 <printf@plt+0x9f90>
  40c9c0:	ldp	x19, x20, [sp, #16]
  40c9c4:	ldp	x21, x22, [sp, #32]
  40c9c8:	ldp	x29, x30, [sp], #96
  40c9cc:	ret
  40c9d0:	ldr	x3, [x21, #432]
  40c9d4:	mov	x2, #0x65                  	// #101
  40c9d8:	mov	x1, #0x1                   	// #1
  40c9dc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40c9e0:	adrp	x20, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40c9e4:	add	x0, x0, #0x970
  40c9e8:	add	x20, x20, #0x1e0
  40c9ec:	str	x23, [sp, #48]
  40c9f0:	bl	4014a0 <fwrite@plt>
  40c9f4:	add	x22, x20, #0x80
  40c9f8:	mov	w2, #0x0                   	// #0
  40c9fc:	adrp	x23, 412000 <_ZdlPvm@@Base+0x13c8>
  40ca00:	add	x23, x23, #0x710
  40ca04:	mov	x0, x22
  40ca08:	mov	x1, x23
  40ca0c:	bl	401340 <sprintf@plt>
  40ca10:	mov	x1, x22
  40ca14:	add	x0, sp, #0x40
  40ca18:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40ca1c:	ldr	w2, [x19, #4]
  40ca20:	mov	x1, x23
  40ca24:	mov	x0, x22
  40ca28:	bl	401340 <sprintf@plt>
  40ca2c:	mov	x1, x22
  40ca30:	add	x0, sp, #0x50
  40ca34:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40ca38:	add	x5, x20, #0x10
  40ca3c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ca40:	mov	x4, x5
  40ca44:	mov	x3, x5
  40ca48:	add	x0, x0, #0x9d8
  40ca4c:	add	x2, sp, #0x50
  40ca50:	add	x1, sp, #0x40
  40ca54:	bl	405ca0 <printf@plt+0x4790>
  40ca58:	add	x0, sp, #0x50
  40ca5c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ca60:	add	x0, sp, #0x40
  40ca64:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ca68:	ldr	x3, [x21, #432]
  40ca6c:	mov	x2, #0x11                  	// #17
  40ca70:	mov	x1, #0x1                   	// #1
  40ca74:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ca78:	add	x0, x0, #0x660
  40ca7c:	bl	4014a0 <fwrite@plt>
  40ca80:	ldp	x19, x20, [sp, #16]
  40ca84:	ldp	x21, x22, [sp, #32]
  40ca88:	ldr	x23, [sp, #48]
  40ca8c:	ldp	x29, x30, [sp], #96
  40ca90:	ret
  40ca94:	ldr	x3, [x21, #432]
  40ca98:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ca9c:	mov	x2, #0x8                   	// #8
  40caa0:	add	x0, x0, #0x960
  40caa4:	mov	x1, #0x1                   	// #1
  40caa8:	bl	4014a0 <fwrite@plt>
  40caac:	ldr	w0, [x19, #120]
  40cab0:	b	40c998 <printf@plt+0xb488>
  40cab4:	mov	x19, x0
  40cab8:	add	x0, sp, #0x50
  40cabc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cac0:	add	x0, sp, #0x40
  40cac4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cac8:	mov	x0, x19
  40cacc:	bl	4014b0 <_Unwind_Resume@plt>
  40cad0:	mov	x19, x0
  40cad4:	b	40cac0 <printf@plt+0xb5b0>
  40cad8:	stp	x29, x30, [sp, #-64]!
  40cadc:	mov	x29, sp
  40cae0:	stp	x19, x20, [sp, #16]
  40cae4:	mov	x20, x0
  40cae8:	ldr	x19, [x0, #24]
  40caec:	str	x21, [sp, #32]
  40caf0:	cbz	x19, 40cb24 <printf@plt+0xb614>
  40caf4:	nop
  40caf8:	ldr	w0, [x19, #16]
  40cafc:	ldr	w1, [x20]
  40cb00:	cmp	w1, w0
  40cb04:	b.gt	40cb1c <printf@plt+0xb60c>
  40cb08:	ldr	x2, [x19]
  40cb0c:	mov	x1, x20
  40cb10:	mov	x0, x19
  40cb14:	ldr	x2, [x2]
  40cb18:	blr	x2
  40cb1c:	ldr	x19, [x19, #8]
  40cb20:	cbnz	x19, 40caf8 <printf@plt+0xb5e8>
  40cb24:	ldr	w0, [x20, #120]
  40cb28:	tbz	w0, #5, 40cc38 <printf@plt+0xb728>
  40cb2c:	ldr	w2, [x20]
  40cb30:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40cb34:	add	x19, x19, #0x1e0
  40cb38:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40cb3c:	add	x21, x19, #0x90
  40cb40:	add	x1, x1, #0x888
  40cb44:	mov	x0, x21
  40cb48:	bl	401340 <sprintf@plt>
  40cb4c:	mov	x1, x21
  40cb50:	add	x0, sp, #0x30
  40cb54:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40cb58:	add	x5, x19, #0x10
  40cb5c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cb60:	mov	x4, x5
  40cb64:	mov	x3, x5
  40cb68:	mov	x2, x5
  40cb6c:	add	x1, sp, #0x30
  40cb70:	add	x0, x0, #0xa20
  40cb74:	bl	405ca0 <printf@plt+0x4790>
  40cb78:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40cb7c:	add	x0, sp, #0x30
  40cb80:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cb84:	ldr	x3, [x19, #432]
  40cb88:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cb8c:	mov	x2, #0x4b                  	// #75
  40cb90:	add	x0, x0, #0xa28
  40cb94:	mov	x1, #0x1                   	// #1
  40cb98:	bl	4014a0 <fwrite@plt>
  40cb9c:	ldr	w0, [x20, #120]
  40cba0:	tbnz	w0, #5, 40cc30 <printf@plt+0xb720>
  40cba4:	ldr	x3, [x19, #432]
  40cba8:	tst	w0, #0x1c
  40cbac:	b.ne	40cbf4 <printf@plt+0xb6e4>  // b.any
  40cbb0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cbb4:	mov	x2, #0x26                  	// #38
  40cbb8:	add	x0, x0, #0xa88
  40cbbc:	mov	x1, #0x1                   	// #1
  40cbc0:	bl	4014a0 <fwrite@plt>
  40cbc4:	ldr	w0, [x20, #120]
  40cbc8:	ldr	x3, [x19, #432]
  40cbcc:	tbnz	w0, #4, 40cc14 <printf@plt+0xb704>
  40cbd0:	mov	x2, #0x15                  	// #21
  40cbd4:	mov	x1, #0x1                   	// #1
  40cbd8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cbdc:	add	x0, x0, #0xab8
  40cbe0:	bl	4014a0 <fwrite@plt>
  40cbe4:	ldp	x19, x20, [sp, #16]
  40cbe8:	ldr	x21, [sp, #32]
  40cbec:	ldp	x29, x30, [sp], #64
  40cbf0:	ret
  40cbf4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cbf8:	mov	x2, #0xb                   	// #11
  40cbfc:	add	x0, x0, #0xa78
  40cc00:	mov	x1, #0x1                   	// #1
  40cc04:	bl	4014a0 <fwrite@plt>
  40cc08:	ldr	w0, [x20, #120]
  40cc0c:	ldr	x3, [x19, #432]
  40cc10:	tbz	w0, #4, 40cbd0 <printf@plt+0xb6c0>
  40cc14:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cc18:	mov	x2, #0x7                   	// #7
  40cc1c:	add	x0, x0, #0xab0
  40cc20:	mov	x1, #0x1                   	// #1
  40cc24:	bl	4014a0 <fwrite@plt>
  40cc28:	ldr	x3, [x19, #432]
  40cc2c:	b	40cbd0 <printf@plt+0xb6c0>
  40cc30:	ldr	x3, [x19, #432]
  40cc34:	b	40cbb0 <printf@plt+0xb6a0>
  40cc38:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40cc3c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cc40:	mov	x2, #0xa                   	// #10
  40cc44:	add	x0, x0, #0xa10
  40cc48:	ldr	x3, [x1, #432]
  40cc4c:	mov	x1, #0x1                   	// #1
  40cc50:	bl	4014a0 <fwrite@plt>
  40cc54:	b	40cb2c <printf@plt+0xb61c>
  40cc58:	mov	x19, x0
  40cc5c:	add	x0, sp, #0x30
  40cc60:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cc64:	mov	x0, x19
  40cc68:	bl	4014b0 <_Unwind_Resume@plt>
  40cc6c:	nop
  40cc70:	ldr	w0, [x0]
  40cc74:	ret
  40cc78:	stp	x29, x30, [sp, #-96]!
  40cc7c:	mov	x29, sp
  40cc80:	stp	x19, x20, [sp, #16]
  40cc84:	adrp	x19, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40cc88:	add	x19, x19, #0x1e0
  40cc8c:	stp	x21, x22, [sp, #32]
  40cc90:	mov	x20, x0
  40cc94:	mov	w22, w1
  40cc98:	ldr	w2, [x19, #328]
  40cc9c:	cbnz	w2, 40ccb0 <printf@plt+0xb7a0>
  40cca0:	ldr	x1, [x19, #336]
  40cca4:	cbz	x1, 40ccb0 <printf@plt+0xb7a0>
  40cca8:	bl	401430 <strcmp@plt>
  40ccac:	cbz	w0, 40cd5c <printf@plt+0xb84c>
  40ccb0:	add	x0, sp, #0x30
  40ccb4:	mov	x1, x20
  40ccb8:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40ccbc:	ldp	w2, w0, [sp, #56]
  40ccc0:	cmp	w2, w0
  40ccc4:	b.ge	40cd4c <printf@plt+0xb83c>  // b.tcont
  40ccc8:	ldr	x1, [sp, #48]
  40cccc:	add	w0, w2, #0x1
  40ccd0:	str	w0, [sp, #56]
  40ccd4:	add	x0, sp, #0x30
  40ccd8:	strb	wzr, [x1, w2, sxtw]
  40ccdc:	bl	410b98 <printf@plt+0xf688>
  40cce0:	mov	w0, w22
  40cce4:	add	x8, sp, #0x40
  40cce8:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40ccec:	ldr	x1, [sp, #48]
  40ccf0:	add	x21, sp, #0x50
  40ccf4:	mov	x0, x21
  40ccf8:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40ccfc:	add	x5, x19, #0x10
  40cd00:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cd04:	mov	x4, x5
  40cd08:	mov	x3, x5
  40cd0c:	add	x0, x0, #0xad8
  40cd10:	mov	x2, x21
  40cd14:	add	x1, sp, #0x40
  40cd18:	bl	405ca0 <printf@plt+0x4790>
  40cd1c:	mov	x0, x21
  40cd20:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cd24:	add	x0, sp, #0x40
  40cd28:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cd2c:	add	x0, sp, #0x30
  40cd30:	str	wzr, [x19, #328]
  40cd34:	str	x20, [x19, #336]
  40cd38:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cd3c:	ldp	x19, x20, [sp, #16]
  40cd40:	ldp	x21, x22, [sp, #32]
  40cd44:	ldp	x29, x30, [sp], #96
  40cd48:	ret
  40cd4c:	add	x0, sp, #0x30
  40cd50:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  40cd54:	ldr	w2, [sp, #56]
  40cd58:	b	40ccc8 <printf@plt+0xb7b8>
  40cd5c:	add	x21, sp, #0x50
  40cd60:	mov	w0, w22
  40cd64:	mov	x8, x21
  40cd68:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40cd6c:	add	x5, x19, #0x10
  40cd70:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cd74:	mov	x1, x21
  40cd78:	mov	x4, x5
  40cd7c:	mov	x3, x5
  40cd80:	mov	x2, x5
  40cd84:	add	x0, x0, #0xad0
  40cd88:	bl	405ca0 <printf@plt+0x4790>
  40cd8c:	mov	x0, x21
  40cd90:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cd94:	ldp	x19, x20, [sp, #16]
  40cd98:	ldp	x21, x22, [sp, #32]
  40cd9c:	ldp	x29, x30, [sp], #96
  40cda0:	ret
  40cda4:	mov	x19, x0
  40cda8:	mov	x0, x21
  40cdac:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cdb0:	mov	x0, x19
  40cdb4:	bl	4014b0 <_Unwind_Resume@plt>
  40cdb8:	mov	x19, x0
  40cdbc:	b	40cdd4 <printf@plt+0xb8c4>
  40cdc0:	mov	x19, x0
  40cdc4:	mov	x0, x21
  40cdc8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cdcc:	add	x0, sp, #0x40
  40cdd0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cdd4:	add	x0, sp, #0x30
  40cdd8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cddc:	mov	x0, x19
  40cde0:	bl	4014b0 <_Unwind_Resume@plt>
  40cde4:	mov	x19, x0
  40cde8:	b	40cdcc <printf@plt+0xb8bc>
  40cdec:	nop
  40cdf0:	ldr	w1, [x0, #16]
  40cdf4:	ldr	x0, [x0, #24]
  40cdf8:	b	40cc78 <printf@plt+0xb768>
  40cdfc:	nop
  40ce00:	stp	x29, x30, [sp, #-32]!
  40ce04:	mov	x2, #0x3                   	// #3
  40ce08:	mov	x1, #0x1                   	// #1
  40ce0c:	mov	x29, sp
  40ce10:	stp	x19, x20, [sp, #16]
  40ce14:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40ce18:	mov	x19, x0
  40ce1c:	ldr	x3, [x20, #432]
  40ce20:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ce24:	add	x0, x0, #0xae8
  40ce28:	bl	4014a0 <fwrite@plt>
  40ce2c:	ldr	x1, [x19]
  40ce30:	mov	x0, x19
  40ce34:	ldr	x1, [x1, #104]
  40ce38:	blr	x1
  40ce3c:	ldr	x1, [x20, #432]
  40ce40:	mov	w0, #0xa                   	// #10
  40ce44:	bl	4012d0 <putc@plt>
  40ce48:	ldr	w1, [x19, #16]
  40ce4c:	ldr	x0, [x19, #24]
  40ce50:	bl	40cc78 <printf@plt+0xb768>
  40ce54:	ldr	x3, [x20, #432]
  40ce58:	mov	x2, #0x2                   	// #2
  40ce5c:	mov	x1, #0x1                   	// #1
  40ce60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ce64:	add	x0, x0, #0xaf0
  40ce68:	bl	4014a0 <fwrite@plt>
  40ce6c:	ldr	x2, [x19]
  40ce70:	mov	x0, x19
  40ce74:	mov	w1, #0x0                   	// #0
  40ce78:	ldr	x2, [x2, #112]
  40ce7c:	blr	x2
  40ce80:	ldr	x1, [x20, #432]
  40ce84:	mov	w0, #0xa                   	// #10
  40ce88:	ldp	x19, x20, [sp, #16]
  40ce8c:	ldp	x29, x30, [sp], #32
  40ce90:	b	4012d0 <putc@plt>
  40ce94:	nop
  40ce98:	stp	x29, x30, [sp, #-32]!
  40ce9c:	mov	w1, #0x1                   	// #1
  40cea0:	mov	x2, #0xa                   	// #10
  40cea4:	mov	x29, sp
  40cea8:	stp	x19, x20, [sp, #16]
  40ceac:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40ceb0:	mov	x19, x0
  40ceb4:	ldr	x3, [x20, #432]
  40ceb8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cebc:	strb	w1, [x19, #20]
  40cec0:	add	x0, x0, #0xaf8
  40cec4:	mov	x1, #0x1                   	// #1
  40cec8:	bl	4014a0 <fwrite@plt>
  40cecc:	ldr	w1, [x19, #48]
  40ced0:	ldr	x0, [x19, #40]
  40ced4:	bl	40cc78 <printf@plt+0xb768>
  40ced8:	ldr	w2, [x19, #32]
  40cedc:	cbnz	w2, 40cf10 <printf@plt+0xba00>
  40cee0:	ldr	x3, [x20, #432]
  40cee4:	mov	x2, #0x6                   	// #6
  40cee8:	mov	x1, #0x1                   	// #1
  40ceec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cef0:	add	x0, x0, #0xbd8
  40cef4:	bl	4014a0 <fwrite@plt>
  40cef8:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40cefc:	mov	w1, #0x1                   	// #1
  40cf00:	ldp	x19, x20, [sp, #16]
  40cf04:	str	w1, [x0, #808]
  40cf08:	ldp	x29, x30, [sp], #32
  40cf0c:	ret
  40cf10:	ldr	x3, [x20, #432]
  40cf14:	sxtw	x2, w2
  40cf18:	ldr	x0, [x19, #24]
  40cf1c:	mov	x1, #0x1                   	// #1
  40cf20:	bl	4014a0 <fwrite@plt>
  40cf24:	b	40cee0 <printf@plt+0xb9d0>
  40cf28:	stp	x29, x30, [sp, #-48]!
  40cf2c:	mov	x29, sp
  40cf30:	ldr	w1, [x0, #16]
  40cf34:	str	x19, [sp, #16]
  40cf38:	mov	x19, x0
  40cf3c:	ldr	x0, [x0, #24]
  40cf40:	bl	40cc78 <printf@plt+0xb768>
  40cf44:	ldp	w0, w1, [x19, #40]
  40cf48:	add	x8, sp, #0x20
  40cf4c:	bl	4096f0 <printf@plt+0x81e0>
  40cf50:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40cf54:	add	x5, x5, #0x1e0
  40cf58:	add	x5, x5, #0x10
  40cf5c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cf60:	add	x1, sp, #0x20
  40cf64:	mov	x4, x5
  40cf68:	mov	x3, x5
  40cf6c:	mov	x2, x5
  40cf70:	add	x0, x0, #0xb08
  40cf74:	bl	405ca0 <printf@plt+0x4790>
  40cf78:	add	x0, sp, #0x20
  40cf7c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cf80:	mov	x0, x19
  40cf84:	bl	407320 <printf@plt+0x5e10>
  40cf88:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40cf8c:	mov	x2, #0x7                   	// #7
  40cf90:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40cf94:	add	x0, x0, #0xb20
  40cf98:	ldr	x3, [x1, #432]
  40cf9c:	mov	x1, #0x1                   	// #1
  40cfa0:	bl	4014a0 <fwrite@plt>
  40cfa4:	ldr	x19, [sp, #16]
  40cfa8:	ldp	x29, x30, [sp], #48
  40cfac:	ret
  40cfb0:	mov	x19, x0
  40cfb4:	add	x0, sp, #0x20
  40cfb8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40cfbc:	mov	x0, x19
  40cfc0:	bl	4014b0 <_Unwind_Resume@plt>
  40cfc4:	nop
  40cfc8:	stp	x29, x30, [sp, #-112]!
  40cfcc:	mov	x29, sp
  40cfd0:	stp	x19, x20, [sp, #16]
  40cfd4:	mov	x19, x0
  40cfd8:	ldr	w0, [x0, #72]
  40cfdc:	stp	x21, x22, [sp, #32]
  40cfe0:	cbz	w0, 40d140 <printf@plt+0xbc30>
  40cfe4:	ldr	w1, [x19, #16]
  40cfe8:	adrp	x21, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40cfec:	ldr	x0, [x19, #24]
  40cff0:	stp	x23, x24, [sp, #48]
  40cff4:	add	x21, x21, #0x1e0
  40cff8:	str	x25, [sp, #64]
  40cffc:	add	x20, x21, #0xa0
  40d000:	bl	40cc78 <printf@plt+0xb768>
  40d004:	adrp	x24, 413000 <_ZdlPvm@@Base+0x23c8>
  40d008:	ldr	w2, [x19, #32]
  40d00c:	add	x24, x24, #0x290
  40d010:	ldr	w3, [x19, #40]
  40d014:	add	x22, sp, #0x60
  40d018:	mov	x1, x24
  40d01c:	mov	x0, x20
  40d020:	bl	401340 <sprintf@plt>
  40d024:	mov	x1, x20
  40d028:	mov	x0, x22
  40d02c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40d030:	add	x5, x21, #0x10
  40d034:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d038:	mov	x4, x5
  40d03c:	mov	x3, x5
  40d040:	mov	x2, x5
  40d044:	mov	x1, x22
  40d048:	add	x0, x0, #0xb28
  40d04c:	bl	405ca0 <printf@plt+0x4790>
  40d050:	mov	x0, x22
  40d054:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d058:	ldr	x0, [x19, #56]
  40d05c:	adrp	x25, 42a000 <_Znam@GLIBCXX_3.4>
  40d060:	mov	x20, #0x0                   	// #0
  40d064:	add	x23, x25, #0x1b0
  40d068:	bl	407150 <printf@plt+0x5c40>
  40d06c:	ldr	w0, [x19, #72]
  40d070:	cmp	w0, #0x0
  40d074:	b.le	40d098 <printf@plt+0xbb88>
  40d078:	ldr	x0, [x19, #64]
  40d07c:	ldr	x1, [x23]
  40d080:	ldrb	w0, [x0, x20]
  40d084:	add	x20, x20, #0x1
  40d088:	bl	4012d0 <putc@plt>
  40d08c:	ldr	w0, [x19, #72]
  40d090:	cmp	w0, w20
  40d094:	b.gt	40d078 <printf@plt+0xbb68>
  40d098:	ldr	x0, [x19, #56]
  40d09c:	add	x20, x21, #0xa0
  40d0a0:	bl	407280 <printf@plt+0x5d70>
  40d0a4:	ldr	x3, [x25, #432]
  40d0a8:	mov	x2, #0x7                   	// #7
  40d0ac:	mov	x1, #0x1                   	// #1
  40d0b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d0b4:	add	x0, x0, #0xb20
  40d0b8:	bl	4014a0 <fwrite@plt>
  40d0bc:	ldp	w0, w1, [x19, #40]
  40d0c0:	add	x8, sp, #0x50
  40d0c4:	bl	409e30 <printf@plt+0x8920>
  40d0c8:	ldr	w2, [x19, #32]
  40d0cc:	mov	x1, x24
  40d0d0:	ldr	w3, [x19, #40]
  40d0d4:	mov	x0, x20
  40d0d8:	bl	401340 <sprintf@plt>
  40d0dc:	mov	x1, x20
  40d0e0:	mov	x0, x22
  40d0e4:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40d0e8:	add	x5, x21, #0x10
  40d0ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d0f0:	mov	x4, x5
  40d0f4:	mov	x3, x5
  40d0f8:	add	x0, x0, #0xb40
  40d0fc:	mov	x2, x22
  40d100:	add	x1, sp, #0x50
  40d104:	bl	405ca0 <printf@plt+0x4790>
  40d108:	mov	x0, x22
  40d10c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d110:	add	x0, sp, #0x50
  40d114:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d118:	ldrsw	x0, [x19, #72]
  40d11c:	ldr	x1, [x19, #64]
  40d120:	ldp	x23, x24, [sp, #48]
  40d124:	ldrb	w0, [x1, x0]
  40d128:	ldr	x25, [sp, #64]
  40d12c:	cbnz	w0, 40d1ac <printf@plt+0xbc9c>
  40d130:	ldp	x19, x20, [sp, #16]
  40d134:	ldp	x21, x22, [sp, #32]
  40d138:	ldp	x29, x30, [sp], #112
  40d13c:	ret
  40d140:	ldr	w2, [x19, #32]
  40d144:	adrp	x21, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40d148:	ldr	w3, [x19, #40]
  40d14c:	add	x21, x21, #0x1e0
  40d150:	add	x20, x21, #0xa0
  40d154:	add	x22, sp, #0x60
  40d158:	mov	x0, x20
  40d15c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40d160:	add	x1, x1, #0x290
  40d164:	bl	401340 <sprintf@plt>
  40d168:	mov	x1, x20
  40d16c:	mov	x0, x22
  40d170:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40d174:	add	x5, x21, #0x10
  40d178:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d17c:	mov	x4, x5
  40d180:	mov	x3, x5
  40d184:	mov	x2, x5
  40d188:	mov	x1, x22
  40d18c:	add	x0, x0, #0x520
  40d190:	bl	405ca0 <printf@plt+0x4790>
  40d194:	mov	x0, x22
  40d198:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d19c:	ldrsw	x0, [x19, #72]
  40d1a0:	ldr	x1, [x19, #64]
  40d1a4:	ldrb	w0, [x1, x0]
  40d1a8:	cbz	w0, 40d130 <printf@plt+0xbc20>
  40d1ac:	ldr	w1, [x19, #16]
  40d1b0:	ldr	x0, [x19, #24]
  40d1b4:	bl	40cc78 <printf@plt+0xb768>
  40d1b8:	ldp	w0, w1, [x19, #40]
  40d1bc:	mov	x8, x22
  40d1c0:	bl	409eb8 <printf@plt+0x89a8>
  40d1c4:	add	x5, x21, #0x10
  40d1c8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d1cc:	mov	x4, x5
  40d1d0:	mov	x3, x5
  40d1d4:	mov	x2, x5
  40d1d8:	mov	x1, x22
  40d1dc:	add	x0, x0, #0xb08
  40d1e0:	bl	405ca0 <printf@plt+0x4790>
  40d1e4:	mov	x0, x22
  40d1e8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d1ec:	ldr	x0, [x19, #56]
  40d1f0:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40d1f4:	bl	407150 <printf@plt+0x5c40>
  40d1f8:	ldr	x1, [x20, #432]
  40d1fc:	ldr	x2, [x19, #64]
  40d200:	ldrsw	x0, [x19, #72]
  40d204:	add	x0, x2, x0
  40d208:	bl	401260 <fputs@plt>
  40d20c:	ldr	x0, [x19, #56]
  40d210:	bl	407280 <printf@plt+0x5d70>
  40d214:	ldr	x3, [x20, #432]
  40d218:	mov	x2, #0x7                   	// #7
  40d21c:	mov	x1, #0x1                   	// #1
  40d220:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d224:	add	x0, x0, #0xb20
  40d228:	bl	4014a0 <fwrite@plt>
  40d22c:	ldp	x19, x20, [sp, #16]
  40d230:	ldp	x21, x22, [sp, #32]
  40d234:	ldp	x29, x30, [sp], #112
  40d238:	ret
  40d23c:	stp	x23, x24, [sp, #48]
  40d240:	str	x25, [sp, #64]
  40d244:	mov	x19, x0
  40d248:	mov	x0, x22
  40d24c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d250:	mov	x0, x19
  40d254:	bl	4014b0 <_Unwind_Resume@plt>
  40d258:	mov	x19, x0
  40d25c:	mov	x0, x22
  40d260:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d264:	add	x0, sp, #0x50
  40d268:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d26c:	mov	x0, x19
  40d270:	bl	4014b0 <_Unwind_Resume@plt>
  40d274:	b	40d244 <printf@plt+0xbd34>
  40d278:	b	40d23c <printf@plt+0xbd2c>
  40d27c:	mov	x19, x0
  40d280:	b	40d264 <printf@plt+0xbd54>
  40d284:	nop
  40d288:	stp	x29, x30, [sp, #-48]!
  40d28c:	mov	x29, sp
  40d290:	ldr	w1, [x0, #16]
  40d294:	str	x19, [sp, #16]
  40d298:	mov	x19, x0
  40d29c:	ldr	x0, [x0, #24]
  40d2a0:	bl	40cc78 <printf@plt+0xb768>
  40d2a4:	ldp	w0, w1, [x19, #40]
  40d2a8:	add	x8, sp, #0x20
  40d2ac:	bl	40a080 <printf@plt+0x8b70>
  40d2b0:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40d2b4:	add	x5, x5, #0x1e0
  40d2b8:	add	x5, x5, #0x10
  40d2bc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d2c0:	add	x1, sp, #0x20
  40d2c4:	mov	x4, x5
  40d2c8:	mov	x3, x5
  40d2cc:	mov	x2, x5
  40d2d0:	add	x0, x0, #0xb08
  40d2d4:	bl	405ca0 <printf@plt+0x4790>
  40d2d8:	add	x0, sp, #0x20
  40d2dc:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d2e0:	mov	x0, x19
  40d2e4:	bl	407320 <printf@plt+0x5e10>
  40d2e8:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40d2ec:	mov	x2, #0x7                   	// #7
  40d2f0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d2f4:	add	x0, x0, #0xb20
  40d2f8:	ldr	x3, [x1, #432]
  40d2fc:	mov	x1, #0x1                   	// #1
  40d300:	bl	4014a0 <fwrite@plt>
  40d304:	ldr	x19, [sp, #16]
  40d308:	ldp	x29, x30, [sp], #48
  40d30c:	ret
  40d310:	mov	x19, x0
  40d314:	add	x0, sp, #0x20
  40d318:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d31c:	mov	x0, x19
  40d320:	bl	4014b0 <_Unwind_Resume@plt>
  40d324:	nop
  40d328:	stp	x29, x30, [sp, #-144]!
  40d32c:	mov	x29, sp
  40d330:	stp	x23, x24, [sp, #48]
  40d334:	mov	w24, w1
  40d338:	mov	x23, x4
  40d33c:	ldp	w7, w1, [x0, #40]
  40d340:	stp	x19, x20, [sp, #16]
  40d344:	mov	x19, x0
  40d348:	stp	x21, x22, [sp, #32]
  40d34c:	cmp	w7, w1
  40d350:	mov	x22, x3
  40d354:	stp	x25, x26, [sp, #64]
  40d358:	mov	w25, w2
  40d35c:	b.gt	40d6cc <printf@plt+0xc1bc>
  40d360:	ldr	x0, [x0, #48]
  40d364:	sxtw	x6, w7
  40d368:	ldr	x2, [x0, #128]
  40d36c:	b	40d37c <printf@plt+0xbe6c>
  40d370:	add	x6, x6, #0x1
  40d374:	cmp	w1, w6
  40d378:	b.lt	40d6cc <printf@plt+0xc1bc>  // b.tstop
  40d37c:	ldrb	w0, [x2, x6]
  40d380:	cbz	w0, 40d370 <printf@plt+0xbe60>
  40d384:	cbz	w5, 40d6b4 <printf@plt+0xc1a4>
  40d388:	ldr	w2, [x19, #32]
  40d38c:	mov	w3, w7
  40d390:	adrp	x21, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40d394:	add	x21, x21, #0x1e0
  40d398:	add	x20, x21, #0x60
  40d39c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40d3a0:	mov	x0, x20
  40d3a4:	add	x1, x1, #0x6e8
  40d3a8:	bl	401340 <sprintf@plt>
  40d3ac:	mov	x1, x20
  40d3b0:	add	x0, sp, #0x80
  40d3b4:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40d3b8:	add	x5, x21, #0x10
  40d3bc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d3c0:	mov	x4, x5
  40d3c4:	mov	x3, x5
  40d3c8:	mov	x2, x5
  40d3cc:	add	x1, sp, #0x80
  40d3d0:	add	x0, x0, #0xb58
  40d3d4:	bl	405ca0 <printf@plt+0x4790>
  40d3d8:	adrp	x26, 42a000 <_Znam@GLIBCXX_3.4>
  40d3dc:	add	x0, sp, #0x80
  40d3e0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d3e4:	ldr	x3, [x26, #432]
  40d3e8:	mov	x2, #0x17                  	// #23
  40d3ec:	mov	x1, #0x1                   	// #1
  40d3f0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d3f4:	add	x0, x0, #0xb60
  40d3f8:	bl	4014a0 <fwrite@plt>
  40d3fc:	ldr	x3, [x26, #432]
  40d400:	mov	x1, #0x1                   	// #1
  40d404:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d408:	mov	x2, #0x4                   	// #4
  40d40c:	add	x0, x0, #0xb78
  40d410:	bl	4014a0 <fwrite@plt>
  40d414:	ldp	w0, w1, [x19, #40]
  40d418:	cmp	w0, w1
  40d41c:	b.gt	40d524 <printf@plt+0xc014>
  40d420:	sxtw	x20, w0
  40d424:	add	x3, x22, #0x8
  40d428:	mov	x5, x20
  40d42c:	nop
  40d430:	lsl	x2, x5, #4
  40d434:	ldr	w2, [x3, x2]
  40d438:	cbnz	w2, 40d44c <printf@plt+0xbf3c>
  40d43c:	ldr	x2, [x19, #48]
  40d440:	ldr	x2, [x2, #128]
  40d444:	ldrb	w2, [x2, x5]
  40d448:	cbz	w2, 40d6e8 <printf@plt+0xc1d8>
  40d44c:	add	x5, x5, #0x1
  40d450:	cmp	w1, w5
  40d454:	b.ge	40d430 <printf@plt+0xbf20>  // b.tcont
  40d458:	adrp	x25, 413000 <_ZdlPvm@@Base+0x23c8>
  40d45c:	add	x25, x25, #0xb90
  40d460:	stp	x27, x28, [sp, #80]
  40d464:	adrp	x27, 413000 <_ZdlPvm@@Base+0x23c8>
  40d468:	sub	x28, x23, #0x4
  40d46c:	add	x27, x27, #0x498
  40d470:	b	40d49c <printf@plt+0xbf8c>
  40d474:	ldr	x3, [x26, #432]
  40d478:	mov	x1, #0x1                   	// #1
  40d47c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d480:	mov	x2, #0xc                   	// #12
  40d484:	add	x0, x0, #0xb80
  40d488:	add	x20, x20, #0x1
  40d48c:	bl	4014a0 <fwrite@plt>
  40d490:	ldp	w0, w1, [x19, #40]
  40d494:	cmp	w1, w20
  40d498:	b.lt	40d520 <printf@plt+0xc010>  // b.tstop
  40d49c:	cmp	w0, w20
  40d4a0:	b.ge	40d4e4 <printf@plt+0xbfd4>  // b.tcont
  40d4a4:	cbz	x23, 40d4d8 <printf@plt+0xbfc8>
  40d4a8:	ldr	w0, [x28, x20, lsl #2]
  40d4ac:	add	x8, sp, #0x80
  40d4b0:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40d4b4:	add	x5, x21, #0x10
  40d4b8:	add	x1, sp, #0x80
  40d4bc:	mov	x4, x5
  40d4c0:	mov	x3, x5
  40d4c4:	mov	x2, x5
  40d4c8:	mov	x0, x27
  40d4cc:	bl	405ca0 <printf@plt+0x4790>
  40d4d0:	add	x0, sp, #0x80
  40d4d4:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d4d8:	ldr	x1, [x26, #432]
  40d4dc:	mov	w0, #0x2b                  	// #43
  40d4e0:	bl	4012d0 <putc@plt>
  40d4e4:	ldr	x0, [x19, #48]
  40d4e8:	ldr	x0, [x0, #128]
  40d4ec:	ldrb	w0, [x0, x20]
  40d4f0:	cbnz	w0, 40d474 <printf@plt+0xbf64>
  40d4f4:	add	x5, x21, #0x10
  40d4f8:	add	x1, x22, x20, lsl #4
  40d4fc:	mov	x0, x25
  40d500:	mov	x4, x5
  40d504:	mov	x3, x5
  40d508:	mov	x2, x5
  40d50c:	bl	405ca0 <printf@plt+0x4790>
  40d510:	add	x20, x20, #0x1
  40d514:	ldp	w0, w1, [x19, #40]
  40d518:	cmp	w1, w20
  40d51c:	b.ge	40d49c <printf@plt+0xbf8c>  // b.tcont
  40d520:	ldp	x27, x28, [sp, #80]
  40d524:	add	x8, sp, #0x80
  40d528:	bl	4096f0 <printf@plt+0x81e0>
  40d52c:	add	x5, x21, #0x10
  40d530:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d534:	mov	x4, x5
  40d538:	mov	x3, x5
  40d53c:	mov	x2, x5
  40d540:	add	x0, x0, #0xb98
  40d544:	add	x1, sp, #0x80
  40d548:	bl	405ca0 <printf@plt+0x4790>
  40d54c:	add	x0, sp, #0x80
  40d550:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d554:	ldr	x1, [x26, #432]
  40d558:	cbnz	w24, 40d750 <printf@plt+0xc240>
  40d55c:	mov	w0, #0xa                   	// #10
  40d560:	bl	401390 <fputc@plt>
  40d564:	ldr	x3, [x26, #432]
  40d568:	mov	x2, #0xa                   	// #10
  40d56c:	mov	x1, #0x1                   	// #1
  40d570:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d574:	add	x0, x0, #0xaf8
  40d578:	bl	4014a0 <fwrite@plt>
  40d57c:	ldr	x0, [x19, #56]
  40d580:	bl	406f70 <printf@plt+0x5a60>
  40d584:	ldr	w1, [x19, #16]
  40d588:	ldr	x0, [x19, #24]
  40d58c:	bl	40cc78 <printf@plt+0xb768>
  40d590:	ldr	x1, [x26, #432]
  40d594:	ldr	x0, [x19, #64]
  40d598:	bl	401260 <fputs@plt>
  40d59c:	ldr	x3, [x26, #432]
  40d5a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d5a4:	mov	x2, #0xe                   	// #14
  40d5a8:	add	x0, x0, #0xbd0
  40d5ac:	mov	x1, #0x1                   	// #1
  40d5b0:	bl	4014a0 <fwrite@plt>
  40d5b4:	ldr	x0, [x19, #56]
  40d5b8:	ldrb	w0, [x0, #44]
  40d5bc:	cbnz	w0, 40d5f4 <printf@plt+0xc0e4>
  40d5c0:	ldp	w0, w1, [x19, #40]
  40d5c4:	add	x8, sp, #0x80
  40d5c8:	bl	4096f0 <printf@plt+0x81e0>
  40d5cc:	add	x5, x21, #0x10
  40d5d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d5d4:	mov	x4, x5
  40d5d8:	mov	x3, x5
  40d5dc:	mov	x2, x5
  40d5e0:	add	x1, sp, #0x80
  40d5e4:	add	x0, x0, #0xc00
  40d5e8:	bl	405ca0 <printf@plt+0x4790>
  40d5ec:	add	x0, sp, #0x80
  40d5f0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d5f4:	ldr	w2, [x19, #32]
  40d5f8:	add	x20, x21, #0x30
  40d5fc:	ldr	w3, [x19, #40]
  40d600:	mov	x0, x20
  40d604:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40d608:	add	x1, x1, #0x638
  40d60c:	bl	401340 <sprintf@plt>
  40d610:	mov	x1, x20
  40d614:	add	x0, sp, #0x80
  40d618:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40d61c:	add	x5, x21, #0x10
  40d620:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d624:	mov	x4, x5
  40d628:	mov	x3, x5
  40d62c:	mov	x2, x5
  40d630:	add	x0, x0, #0xc18
  40d634:	add	x1, sp, #0x80
  40d638:	bl	405ca0 <printf@plt+0x4790>
  40d63c:	add	x0, sp, #0x80
  40d640:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d644:	ldr	w2, [x19, #32]
  40d648:	add	x0, x21, #0xa0
  40d64c:	ldr	w3, [x19, #40]
  40d650:	adrp	x1, 413000 <_ZdlPvm@@Base+0x23c8>
  40d654:	mov	x19, x0
  40d658:	add	x1, x1, #0x290
  40d65c:	bl	401340 <sprintf@plt>
  40d660:	mov	x1, x19
  40d664:	add	x0, sp, #0x80
  40d668:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40d66c:	add	x5, x21, #0x10
  40d670:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d674:	mov	x4, x5
  40d678:	mov	x3, x5
  40d67c:	mov	x2, x5
  40d680:	add	x0, x0, #0xc28
  40d684:	add	x1, sp, #0x80
  40d688:	bl	405ca0 <printf@plt+0x4790>
  40d68c:	add	x0, sp, #0x80
  40d690:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d694:	ldr	x3, [x26, #432]
  40d698:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d69c:	mov	x2, #0x19                  	// #25
  40d6a0:	add	x0, x0, #0xc38
  40d6a4:	mov	x1, #0x1                   	// #1
  40d6a8:	bl	4014a0 <fwrite@plt>
  40d6ac:	mov	w0, #0x1                   	// #1
  40d6b0:	str	w0, [x21, #328]
  40d6b4:	ldp	x19, x20, [sp, #16]
  40d6b8:	ldp	x21, x22, [sp, #32]
  40d6bc:	ldp	x23, x24, [sp, #48]
  40d6c0:	ldp	x25, x26, [sp, #64]
  40d6c4:	ldp	x29, x30, [sp], #144
  40d6c8:	ret
  40d6cc:	cbz	w5, 40d388 <printf@plt+0xbe78>
  40d6d0:	ldp	x19, x20, [sp, #16]
  40d6d4:	ldp	x21, x22, [sp, #32]
  40d6d8:	ldp	x23, x24, [sp, #48]
  40d6dc:	ldp	x25, x26, [sp, #64]
  40d6e0:	ldp	x29, x30, [sp], #144
  40d6e4:	ret
  40d6e8:	add	x8, sp, #0x60
  40d6ec:	bl	4096f0 <printf@plt+0x81e0>
  40d6f0:	ldp	w1, w0, [x19, #40]
  40d6f4:	add	x8, sp, #0x70
  40d6f8:	sub	w0, w0, w1
  40d6fc:	add	w0, w0, #0x1
  40d700:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40d704:	add	w0, w25, #0x1
  40d708:	add	x8, sp, #0x80
  40d70c:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40d710:	add	x5, x21, #0x10
  40d714:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d718:	mov	x4, x5
  40d71c:	add	x0, x0, #0xba8
  40d720:	add	x3, sp, #0x80
  40d724:	add	x2, sp, #0x70
  40d728:	add	x1, sp, #0x60
  40d72c:	bl	405ca0 <printf@plt+0x4790>
  40d730:	add	x0, sp, #0x80
  40d734:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d738:	add	x0, sp, #0x70
  40d73c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d740:	add	x0, sp, #0x60
  40d744:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d748:	ldr	x1, [x26, #432]
  40d74c:	cbz	w24, 40d55c <printf@plt+0xc04c>
  40d750:	mov	x3, x1
  40d754:	mov	x2, #0x3                   	// #3
  40d758:	mov	x1, #0x1                   	// #1
  40d75c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d760:	add	x0, x0, #0xbc8
  40d764:	bl	4014a0 <fwrite@plt>
  40d768:	ldr	x1, [x26, #432]
  40d76c:	mov	w0, #0xa                   	// #10
  40d770:	bl	401390 <fputc@plt>
  40d774:	ldr	x3, [x26, #432]
  40d778:	mov	x2, #0xa                   	// #10
  40d77c:	mov	x1, #0x1                   	// #1
  40d780:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d784:	add	x0, x0, #0xaf8
  40d788:	bl	4014a0 <fwrite@plt>
  40d78c:	ldr	x0, [x19, #56]
  40d790:	bl	406f70 <printf@plt+0x5a60>
  40d794:	ldr	w1, [x19, #16]
  40d798:	ldr	x0, [x19, #24]
  40d79c:	bl	40cc78 <printf@plt+0xb768>
  40d7a0:	ldr	x1, [x26, #432]
  40d7a4:	ldr	x0, [x19, #64]
  40d7a8:	bl	401260 <fputs@plt>
  40d7ac:	ldr	x3, [x26, #432]
  40d7b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d7b4:	mov	x2, #0xe                   	// #14
  40d7b8:	add	x0, x0, #0xbd0
  40d7bc:	mov	x1, #0x1                   	// #1
  40d7c0:	bl	4014a0 <fwrite@plt>
  40d7c4:	ldr	x0, [x19, #56]
  40d7c8:	ldrb	w0, [x0, #44]
  40d7cc:	cbnz	w0, 40d5f4 <printf@plt+0xc0e4>
  40d7d0:	ldp	w0, w1, [x19, #40]
  40d7d4:	add	x8, sp, #0x80
  40d7d8:	bl	4096f0 <printf@plt+0x81e0>
  40d7dc:	add	x5, x21, #0x10
  40d7e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d7e4:	mov	x4, x5
  40d7e8:	mov	x3, x5
  40d7ec:	mov	x2, x5
  40d7f0:	add	x1, sp, #0x80
  40d7f4:	add	x0, x0, #0xbe0
  40d7f8:	bl	405ca0 <printf@plt+0x4790>
  40d7fc:	add	x0, sp, #0x80
  40d800:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d804:	ldp	w0, w1, [x19, #40]
  40d808:	add	x8, sp, #0x80
  40d80c:	bl	40a080 <printf@plt+0x8b70>
  40d810:	add	x5, x21, #0x10
  40d814:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d818:	mov	x4, x5
  40d81c:	mov	x3, x5
  40d820:	mov	x2, x5
  40d824:	add	x1, sp, #0x80
  40d828:	add	x0, x0, #0xc00
  40d82c:	bl	405ca0 <printf@plt+0x4790>
  40d830:	b	40d5ec <printf@plt+0xc0dc>
  40d834:	mov	x19, x0
  40d838:	add	x0, sp, #0x80
  40d83c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d840:	mov	x0, x19
  40d844:	bl	4014b0 <_Unwind_Resume@plt>
  40d848:	stp	x27, x28, [sp, #80]
  40d84c:	b	40d834 <printf@plt+0xc324>
  40d850:	stp	x27, x28, [sp, #80]
  40d854:	b	40d834 <printf@plt+0xc324>
  40d858:	stp	x27, x28, [sp, #80]
  40d85c:	b	40d834 <printf@plt+0xc324>
  40d860:	stp	x27, x28, [sp, #80]
  40d864:	b	40d834 <printf@plt+0xc324>
  40d868:	mov	x19, x0
  40d86c:	add	x0, sp, #0x60
  40d870:	stp	x27, x28, [sp, #80]
  40d874:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d878:	mov	x0, x19
  40d87c:	bl	4014b0 <_Unwind_Resume@plt>
  40d880:	mov	x19, x0
  40d884:	add	x0, sp, #0x70
  40d888:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d88c:	b	40d86c <printf@plt+0xc35c>
  40d890:	mov	x19, x0
  40d894:	add	x0, sp, #0x80
  40d898:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40d89c:	b	40d884 <printf@plt+0xc374>
  40d8a0:	stp	x27, x28, [sp, #80]
  40d8a4:	b	40d834 <printf@plt+0xc324>
  40d8a8:	stp	x27, x28, [sp, #80]
  40d8ac:	b	40d834 <printf@plt+0xc324>
  40d8b0:	stp	x27, x28, [sp, #80]
  40d8b4:	b	40d834 <printf@plt+0xc324>
  40d8b8:	mov	x6, x3
  40d8bc:	stp	x29, x30, [sp, #-16]!
  40d8c0:	mov	x5, x2
  40d8c4:	mov	x29, sp
  40d8c8:	mov	w2, w1
  40d8cc:	mov	x3, x5
  40d8d0:	mov	w5, w4
  40d8d4:	mov	w1, #0x0                   	// #0
  40d8d8:	mov	x4, x6
  40d8dc:	bl	40d328 <printf@plt+0xbe18>
  40d8e0:	mov	w0, #0x1                   	// #1
  40d8e4:	ldp	x29, x30, [sp], #16
  40d8e8:	ret
  40d8ec:	nop
  40d8f0:	mov	x6, x3
  40d8f4:	stp	x29, x30, [sp, #-16]!
  40d8f8:	mov	x5, x2
  40d8fc:	mov	x29, sp
  40d900:	mov	w2, w1
  40d904:	mov	x3, x5
  40d908:	mov	w5, w4
  40d90c:	mov	w1, #0x1                   	// #1
  40d910:	mov	x4, x6
  40d914:	bl	40d328 <printf@plt+0xbe18>
  40d918:	mov	w0, #0x1                   	// #1
  40d91c:	ldp	x29, x30, [sp], #16
  40d920:	ret
  40d924:	nop
  40d928:	stp	x29, x30, [sp, #-80]!
  40d92c:	mov	x29, sp
  40d930:	ldr	w3, [x0, #4]
  40d934:	stp	x19, x20, [sp, #16]
  40d938:	mov	x20, x0
  40d93c:	cmp	w3, #0x0
  40d940:	stp	x21, x22, [sp, #32]
  40d944:	stp	x23, x24, [sp, #48]
  40d948:	b.le	40dbf8 <printf@plt+0xc6e8>
  40d94c:	ldr	x0, [x0, #128]
  40d950:	sub	w3, w3, #0x1
  40d954:	mov	w21, #0x0                   	// #0
  40d958:	add	x1, x0, #0x1
  40d95c:	add	x3, x3, x1
  40d960:	b	40d968 <printf@plt+0xc458>
  40d964:	add	x1, x1, #0x1
  40d968:	ldrb	w2, [x0]
  40d96c:	mov	x0, x1
  40d970:	cmp	w2, #0x0
  40d974:	cinc	w21, w21, ne  // ne = any
  40d978:	cmp	x1, x3
  40d97c:	b.ne	40d964 <printf@plt+0xc454>  // b.any
  40d980:	adrp	x23, 42a000 <_Znam@GLIBCXX_3.4>
  40d984:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40d988:	mov	x2, #0x19                  	// #25
  40d98c:	add	x0, x0, #0xc58
  40d990:	ldr	x3, [x23, #432]
  40d994:	mov	x1, #0x1                   	// #1
  40d998:	bl	4014a0 <fwrite@plt>
  40d99c:	ldr	w0, [x20, #4]
  40d9a0:	cmp	w0, #0x0
  40d9a4:	b.le	40da1c <printf@plt+0xc50c>
  40d9a8:	adrp	x22, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40d9ac:	add	x22, x22, #0x1e0
  40d9b0:	add	x22, x22, #0x10
  40d9b4:	mov	x19, #0x0                   	// #0
  40d9b8:	adrp	x24, 413000 <_ZdlPvm@@Base+0x23c8>
  40d9bc:	b	40d9cc <printf@plt+0xc4bc>
  40d9c0:	add	x19, x19, #0x1
  40d9c4:	cmp	w0, w19
  40d9c8:	b.le	40da1c <printf@plt+0xc50c>
  40d9cc:	ldr	x1, [x20, #128]
  40d9d0:	ldrb	w1, [x1, x19]
  40d9d4:	cbnz	w1, 40d9c0 <printf@plt+0xc4b0>
  40d9d8:	add	x8, sp, #0x40
  40d9dc:	mov	w1, w19
  40d9e0:	mov	w0, w19
  40d9e4:	bl	4096f0 <printf@plt+0x81e0>
  40d9e8:	mov	x5, x22
  40d9ec:	mov	x4, x22
  40d9f0:	mov	x3, x22
  40d9f4:	mov	x2, x22
  40d9f8:	add	x1, sp, #0x40
  40d9fc:	add	x0, x24, #0xc78
  40da00:	bl	405ca0 <printf@plt+0x4790>
  40da04:	add	x0, sp, #0x40
  40da08:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40da0c:	ldr	w0, [x20, #4]
  40da10:	add	x19, x19, #0x1
  40da14:	cmp	w0, w19
  40da18:	b.gt	40d9cc <printf@plt+0xc4bc>
  40da1c:	ldr	w0, [x20, #112]
  40da20:	cbz	w0, 40da60 <printf@plt+0xc550>
  40da24:	add	x19, sp, #0x40
  40da28:	mov	x8, x19
  40da2c:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40da30:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40da34:	add	x5, x5, #0x1e0
  40da38:	add	x5, x5, #0x10
  40da3c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40da40:	mov	x1, x19
  40da44:	mov	x4, x5
  40da48:	mov	x3, x5
  40da4c:	mov	x2, x5
  40da50:	add	x0, x0, #0xc80
  40da54:	bl	405ca0 <printf@plt+0x4790>
  40da58:	mov	x0, x19
  40da5c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40da60:	ldr	x1, [x23, #432]
  40da64:	mov	w0, #0xa                   	// #10
  40da68:	bl	401390 <fputc@plt>
  40da6c:	ldr	x3, [x23, #432]
  40da70:	mov	x2, #0x16                  	// #22
  40da74:	mov	x1, #0x1                   	// #1
  40da78:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40da7c:	add	x0, x0, #0xc88
  40da80:	bl	4014a0 <fwrite@plt>
  40da84:	ldr	x0, [x20, #40]
  40da88:	ldr	w1, [x0, #16]
  40da8c:	ldr	x0, [x0, #24]
  40da90:	bl	40cc78 <printf@plt+0xb768>
  40da94:	ldr	w0, [x20, #120]
  40da98:	tbz	w0, #7, 40db94 <printf@plt+0xc684>
  40da9c:	ldr	x3, [x23, #432]
  40daa0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40daa4:	mov	x2, #0x4                   	// #4
  40daa8:	add	x0, x0, #0x938
  40daac:	mov	x1, #0x1                   	// #1
  40dab0:	bl	4014a0 <fwrite@plt>
  40dab4:	cmp	w21, #0x1
  40dab8:	b.gt	40db50 <printf@plt+0xc640>
  40dabc:	ldr	w0, [x20, #4]
  40dac0:	cmp	w0, #0x0
  40dac4:	b.le	40db3c <printf@plt+0xc62c>
  40dac8:	adrp	x21, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40dacc:	add	x21, x21, #0x1e0
  40dad0:	add	x21, x21, #0x10
  40dad4:	mov	x19, #0x0                   	// #0
  40dad8:	adrp	x22, 413000 <_ZdlPvm@@Base+0x23c8>
  40dadc:	b	40daec <printf@plt+0xc5dc>
  40dae0:	add	x19, x19, #0x1
  40dae4:	cmp	w0, w19
  40dae8:	b.le	40db3c <printf@plt+0xc62c>
  40daec:	ldr	x1, [x20, #128]
  40daf0:	ldrb	w1, [x1, x19]
  40daf4:	cbz	w1, 40dae0 <printf@plt+0xc5d0>
  40daf8:	add	x8, sp, #0x40
  40dafc:	mov	w1, w19
  40db00:	mov	w0, w19
  40db04:	bl	4096f0 <printf@plt+0x81e0>
  40db08:	mov	x5, x21
  40db0c:	mov	x4, x21
  40db10:	mov	x3, x21
  40db14:	mov	x2, x21
  40db18:	add	x1, sp, #0x40
  40db1c:	add	x0, x22, #0xd68
  40db20:	bl	405ca0 <printf@plt+0x4790>
  40db24:	add	x0, sp, #0x40
  40db28:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40db2c:	ldr	w0, [x20, #4]
  40db30:	add	x19, x19, #0x1
  40db34:	cmp	w0, w19
  40db38:	b.gt	40daec <printf@plt+0xc5dc>
  40db3c:	ldp	x19, x20, [sp, #16]
  40db40:	ldp	x21, x22, [sp, #32]
  40db44:	ldp	x23, x24, [sp, #48]
  40db48:	ldp	x29, x30, [sp], #80
  40db4c:	ret
  40db50:	add	x19, sp, #0x40
  40db54:	mov	w0, w21
  40db58:	mov	x8, x19
  40db5c:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40db60:	adrp	x5, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40db64:	add	x5, x5, #0x1e0
  40db68:	add	x5, x5, #0x10
  40db6c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40db70:	mov	x1, x19
  40db74:	mov	x4, x5
  40db78:	mov	x3, x5
  40db7c:	mov	x2, x5
  40db80:	add	x0, x0, #0xd48
  40db84:	bl	405ca0 <printf@plt+0x4790>
  40db88:	mov	x0, x19
  40db8c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40db90:	b	40dabc <printf@plt+0xc5ac>
  40db94:	ldr	x3, [x23, #432]
  40db98:	mov	x2, #0x19                  	// #25
  40db9c:	mov	x1, #0x1                   	// #1
  40dba0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40dba4:	add	x0, x0, #0xca0
  40dba8:	bl	4014a0 <fwrite@plt>
  40dbac:	ldr	x3, [x23, #432]
  40dbb0:	mov	x2, #0x56                  	// #86
  40dbb4:	mov	x1, #0x1                   	// #1
  40dbb8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40dbbc:	add	x0, x0, #0xcc0
  40dbc0:	bl	4014a0 <fwrite@plt>
  40dbc4:	ldr	x3, [x23, #432]
  40dbc8:	mov	x2, #0x18                  	// #24
  40dbcc:	mov	x1, #0x1                   	// #1
  40dbd0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40dbd4:	add	x0, x0, #0xd18
  40dbd8:	bl	4014a0 <fwrite@plt>
  40dbdc:	ldr	x3, [x23, #432]
  40dbe0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40dbe4:	mov	x2, #0xe                   	// #14
  40dbe8:	mov	x1, #0x1                   	// #1
  40dbec:	add	x0, x0, #0xd38
  40dbf0:	bl	4014a0 <fwrite@plt>
  40dbf4:	b	40da9c <printf@plt+0xc58c>
  40dbf8:	mov	w21, #0x0                   	// #0
  40dbfc:	b	40d980 <printf@plt+0xc470>
  40dc00:	mov	x1, x0
  40dc04:	mov	x0, x19
  40dc08:	mov	x19, x1
  40dc0c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40dc10:	mov	x0, x19
  40dc14:	bl	4014b0 <_Unwind_Resume@plt>
  40dc18:	mov	x19, x0
  40dc1c:	add	x0, sp, #0x40
  40dc20:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40dc24:	mov	x0, x19
  40dc28:	bl	4014b0 <_Unwind_Resume@plt>
  40dc2c:	b	40dc00 <printf@plt+0xc6f0>
  40dc30:	b	40dc18 <printf@plt+0xc708>
  40dc34:	nop
  40dc38:	stp	x29, x30, [sp, #-96]!
  40dc3c:	mov	x2, #0x16                  	// #22
  40dc40:	mov	x1, #0x1                   	// #1
  40dc44:	mov	x29, sp
  40dc48:	str	x25, [sp, #64]
  40dc4c:	adrp	x25, 42a000 <_Znam@GLIBCXX_3.4>
  40dc50:	stp	x21, x22, [sp, #32]
  40dc54:	mov	x22, x0
  40dc58:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40dc5c:	ldr	x3, [x25, #432]
  40dc60:	add	x0, x0, #0xd88
  40dc64:	stp	x23, x24, [sp, #48]
  40dc68:	add	x21, sp, #0x50
  40dc6c:	adrp	x24, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40dc70:	bl	4014a0 <fwrite@plt>
  40dc74:	add	x24, x24, #0x1e0
  40dc78:	ldr	w0, [x22, #4]
  40dc7c:	cmp	w0, #0x0
  40dc80:	b.le	40dcf0 <printf@plt+0xc7e0>
  40dc84:	adrp	x24, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40dc88:	add	x24, x24, #0x1e0
  40dc8c:	adrp	x23, 413000 <_ZdlPvm@@Base+0x23c8>
  40dc90:	add	x21, sp, #0x50
  40dc94:	add	x23, x23, #0xc78
  40dc98:	stp	x19, x20, [sp, #16]
  40dc9c:	add	x20, x24, #0x10
  40dca0:	mov	w19, #0x0                   	// #0
  40dca4:	nop
  40dca8:	mov	x8, x21
  40dcac:	mov	w1, w19
  40dcb0:	mov	w0, w19
  40dcb4:	bl	4096f0 <printf@plt+0x81e0>
  40dcb8:	mov	x5, x20
  40dcbc:	mov	x4, x20
  40dcc0:	mov	x3, x20
  40dcc4:	mov	x2, x20
  40dcc8:	mov	x1, x21
  40dccc:	mov	x0, x23
  40dcd0:	bl	405ca0 <printf@plt+0x4790>
  40dcd4:	mov	x0, x21
  40dcd8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40dcdc:	ldr	w0, [x22, #4]
  40dce0:	add	w19, w19, #0x1
  40dce4:	cmp	w0, w19
  40dce8:	b.gt	40dca8 <printf@plt+0xc798>
  40dcec:	ldp	x19, x20, [sp, #16]
  40dcf0:	mov	x8, x21
  40dcf4:	ldr	w0, [x22, #112]
  40dcf8:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40dcfc:	add	x5, x24, #0x10
  40dd00:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40dd04:	mov	x4, x5
  40dd08:	mov	x3, x5
  40dd0c:	mov	x2, x5
  40dd10:	mov	x1, x21
  40dd14:	add	x0, x0, #0xda0
  40dd18:	bl	405ca0 <printf@plt+0x4790>
  40dd1c:	mov	x0, x21
  40dd20:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40dd24:	ldr	x3, [x25, #432]
  40dd28:	mov	x2, #0x14                  	// #20
  40dd2c:	mov	x1, #0x1                   	// #1
  40dd30:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40dd34:	add	x0, x0, #0xda8
  40dd38:	bl	4014a0 <fwrite@plt>
  40dd3c:	ldr	x0, [x22, #40]
  40dd40:	ldr	w1, [x0, #16]
  40dd44:	ldr	x0, [x0, #24]
  40dd48:	bl	40cc78 <printf@plt+0xb768>
  40dd4c:	ldr	w0, [x22, #120]
  40dd50:	tbz	w0, #7, 40ddb0 <printf@plt+0xc8a0>
  40dd54:	ldr	x3, [x25, #432]
  40dd58:	mov	x2, #0x1c                  	// #28
  40dd5c:	mov	x1, #0x1                   	// #1
  40dd60:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40dd64:	add	x0, x0, #0xe28
  40dd68:	bl	4014a0 <fwrite@plt>
  40dd6c:	ldr	x0, [x22, #40]
  40dd70:	ldr	w1, [x0, #16]
  40dd74:	ldr	x0, [x0, #24]
  40dd78:	bl	40cc78 <printf@plt+0xb768>
  40dd7c:	ldr	w0, [x22, #120]
  40dd80:	tbz	w0, #7, 40dde4 <printf@plt+0xc8d4>
  40dd84:	ldr	x3, [x25, #432]
  40dd88:	mov	x2, #0x4                   	// #4
  40dd8c:	mov	x1, #0x1                   	// #1
  40dd90:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40dd94:	add	x0, x0, #0x938
  40dd98:	bl	4014a0 <fwrite@plt>
  40dd9c:	ldp	x21, x22, [sp, #32]
  40dda0:	ldp	x23, x24, [sp, #48]
  40dda4:	ldr	x25, [sp, #64]
  40dda8:	ldp	x29, x30, [sp], #96
  40ddac:	ret
  40ddb0:	ldr	x3, [x25, #432]
  40ddb4:	mov	x2, #0x19                  	// #25
  40ddb8:	mov	x1, #0x1                   	// #1
  40ddbc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ddc0:	add	x0, x0, #0xca0
  40ddc4:	bl	4014a0 <fwrite@plt>
  40ddc8:	ldr	x3, [x25, #432]
  40ddcc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ddd0:	mov	x2, #0x63                  	// #99
  40ddd4:	mov	x1, #0x1                   	// #1
  40ddd8:	add	x0, x0, #0xdc0
  40dddc:	bl	4014a0 <fwrite@plt>
  40dde0:	b	40dd54 <printf@plt+0xc844>
  40dde4:	ldr	x3, [x25, #432]
  40dde8:	mov	x2, #0x69                  	// #105
  40ddec:	mov	x1, #0x1                   	// #1
  40ddf0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ddf4:	add	x0, x0, #0xe48
  40ddf8:	bl	4014a0 <fwrite@plt>
  40ddfc:	ldr	x3, [x25, #432]
  40de00:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40de04:	mov	x2, #0x18                  	// #24
  40de08:	mov	x1, #0x1                   	// #1
  40de0c:	add	x0, x0, #0xd18
  40de10:	bl	4014a0 <fwrite@plt>
  40de14:	b	40dd84 <printf@plt+0xc874>
  40de18:	stp	x19, x20, [sp, #16]
  40de1c:	mov	x19, x0
  40de20:	mov	x0, x21
  40de24:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40de28:	mov	x0, x19
  40de2c:	bl	4014b0 <_Unwind_Resume@plt>
  40de30:	b	40de1c <printf@plt+0xc90c>
  40de34:	nop
  40de38:	stp	x29, x30, [sp, #-80]!
  40de3c:	mov	x29, sp
  40de40:	stp	x19, x20, [sp, #16]
  40de44:	mov	x19, x0
  40de48:	stp	x21, x22, [sp, #32]
  40de4c:	bl	40ac00 <printf@plt+0x96f0>
  40de50:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40de54:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40de58:	mov	x2, #0xc                   	// #12
  40de5c:	ldr	x3, [x1, #432]
  40de60:	add	x0, x0, #0xeb8
  40de64:	mov	x1, #0x1                   	// #1
  40de68:	bl	4014a0 <fwrite@plt>
  40de6c:	ldr	w0, [x19, #4]
  40de70:	cmp	w0, #0x0
  40de74:	b.le	40df10 <printf@plt+0xca00>
  40de78:	adrp	x22, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40de7c:	add	x22, x22, #0x1e0
  40de80:	add	x22, x22, #0x10
  40de84:	mov	x20, #0x0                   	// #0
  40de88:	str	x23, [sp, #48]
  40de8c:	adrp	x23, 413000 <_ZdlPvm@@Base+0x23c8>
  40de90:	b	40dea4 <printf@plt+0xc994>
  40de94:	ldr	w0, [x19, #4]
  40de98:	add	x20, x20, #0x1
  40de9c:	cmp	w0, w20
  40dea0:	b.le	40df0c <printf@plt+0xc9fc>
  40dea4:	mov	w0, w20
  40dea8:	mov	w1, w20
  40deac:	bl	40a538 <printf@plt+0x9028>
  40deb0:	lsl	x21, x20, #4
  40deb4:	ldr	x0, [x19, #80]
  40deb8:	add	x0, x0, x21
  40debc:	ldr	w0, [x0, #8]
  40dec0:	cbz	w0, 40de94 <printf@plt+0xc984>
  40dec4:	mov	w1, w20
  40dec8:	mov	w0, w20
  40decc:	add	x8, sp, #0x40
  40ded0:	bl	4096f0 <printf@plt+0x81e0>
  40ded4:	ldr	x2, [x19, #80]
  40ded8:	mov	x5, x22
  40dedc:	mov	x4, x22
  40dee0:	mov	x3, x22
  40dee4:	add	x1, sp, #0x40
  40dee8:	add	x0, x23, #0xec8
  40deec:	add	x2, x2, x21
  40def0:	bl	405ca0 <printf@plt+0x4790>
  40def4:	add	x0, sp, #0x40
  40def8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40defc:	ldr	w0, [x19, #4]
  40df00:	add	x20, x20, #0x1
  40df04:	cmp	w0, w20
  40df08:	b.gt	40dea4 <printf@plt+0xc994>
  40df0c:	ldr	x23, [sp, #48]
  40df10:	ldr	x20, [x19, #32]
  40df14:	cbz	x20, 40df28 <printf@plt+0xca18>
  40df18:	ldp	w0, w1, [x20, #8]
  40df1c:	bl	40a538 <printf@plt+0x9028>
  40df20:	ldr	x20, [x20]
  40df24:	cbnz	x20, 40df18 <printf@plt+0xca08>
  40df28:	ldr	x20, [x19, #40]
  40df2c:	cbz	x20, 40df54 <printf@plt+0xca44>
  40df30:	ldr	x0, [x20, #56]
  40df34:	ldrb	w0, [x0, #44]
  40df38:	cbnz	w0, 40df4c <printf@plt+0xca3c>
  40df3c:	ldr	x1, [x20]
  40df40:	mov	x0, x20
  40df44:	ldr	x1, [x1, #24]
  40df48:	blr	x1
  40df4c:	ldr	x20, [x20, #8]
  40df50:	cbnz	x20, 40df30 <printf@plt+0xca20>
  40df54:	ldr	w0, [x19, #4]
  40df58:	cmp	w0, #0x0
  40df5c:	b.le	40df84 <printf@plt+0xca74>
  40df60:	mov	w20, #0x0                   	// #0
  40df64:	nop
  40df68:	mov	w0, w20
  40df6c:	mov	w1, w20
  40df70:	bl	40a620 <printf@plt+0x9110>
  40df74:	add	w20, w20, #0x1
  40df78:	ldr	w0, [x19, #4]
  40df7c:	cmp	w0, w20
  40df80:	b.gt	40df68 <printf@plt+0xca58>
  40df84:	ldr	x20, [x19, #32]
  40df88:	cbz	x20, 40dfa0 <printf@plt+0xca90>
  40df8c:	nop
  40df90:	ldp	w0, w1, [x20, #8]
  40df94:	bl	40a620 <printf@plt+0x9110>
  40df98:	ldr	x20, [x20]
  40df9c:	cbnz	x20, 40df90 <printf@plt+0xca80>
  40dfa0:	mov	x0, x19
  40dfa4:	bl	40b2c8 <printf@plt+0x9db8>
  40dfa8:	ldr	x20, [x19, #32]
  40dfac:	cbz	x20, 40dfc4 <printf@plt+0xcab4>
  40dfb0:	ldp	w1, w2, [x20, #8]
  40dfb4:	mov	x0, x19
  40dfb8:	bl	40a708 <printf@plt+0x91f8>
  40dfbc:	ldr	x20, [x20]
  40dfc0:	cbnz	x20, 40dfb0 <printf@plt+0xcaa0>
  40dfc4:	mov	x0, x19
  40dfc8:	bl	40ad10 <printf@plt+0x9800>
  40dfcc:	ldr	x20, [x19, #32]
  40dfd0:	cbz	x20, 40dff0 <printf@plt+0xcae0>
  40dfd4:	nop
  40dfd8:	ldp	w1, w2, [x20, #8]
  40dfdc:	mov	x0, x19
  40dfe0:	mov	w3, #0x0                   	// #0
  40dfe4:	bl	40aa48 <printf@plt+0x9538>
  40dfe8:	ldr	x20, [x20]
  40dfec:	cbnz	x20, 40dfd8 <printf@plt+0xcac8>
  40dff0:	ldr	x20, [x19, #40]
  40dff4:	cbz	x20, 40e1c0 <printf@plt+0xccb0>
  40dff8:	mov	w22, #0x0                   	// #0
  40dffc:	mov	w21, #0x0                   	// #0
  40e000:	b	40e010 <printf@plt+0xcb00>
  40e004:	ldr	x20, [x20, #8]
  40e008:	cbz	x20, 40e088 <printf@plt+0xcb78>
  40e00c:	nop
  40e010:	ldr	w0, [x19, #120]
  40e014:	mov	x3, #0x0                   	// #0
  40e018:	ldr	x2, [x20]
  40e01c:	ldr	w1, [x19, #4]
  40e020:	ldr	x5, [x2, #16]
  40e024:	ldr	x2, [x19, #80]
  40e028:	tbz	w0, #1, 40e030 <printf@plt+0xcb20>
  40e02c:	ldr	x3, [x19, #88]
  40e030:	mov	x0, x20
  40e034:	mov	w4, #0x0                   	// #0
  40e038:	blr	x5
  40e03c:	cbz	w0, 40e004 <printf@plt+0xcaf4>
  40e040:	ldp	w0, w3, [x20, #40]
  40e044:	cmp	w3, w0
  40e048:	b.gt	40e16c <printf@plt+0xcc5c>
  40e04c:	b.lt	40e004 <printf@plt+0xcaf4>  // b.tstop
  40e050:	cbnz	w22, 40e004 <printf@plt+0xcaf4>
  40e054:	ldr	x2, [x19, #96]
  40e058:	sxtw	x0, w0
  40e05c:	ldrb	w1, [x2, x0]
  40e060:	cbnz	w1, 40e07c <printf@plt+0xcb6c>
  40e064:	nop
  40e068:	add	x0, x0, #0x1
  40e06c:	cmp	w3, w0
  40e070:	b.lt	40e004 <printf@plt+0xcaf4>  // b.tstop
  40e074:	ldrb	w1, [x2, x0]
  40e078:	cbz	w1, 40e068 <printf@plt+0xcb58>
  40e07c:	ldr	x20, [x20, #8]
  40e080:	mov	w22, #0x1                   	// #1
  40e084:	cbnz	x20, 40e010 <printf@plt+0xcb00>
  40e088:	cbnz	w22, 40e174 <printf@plt+0xcc64>
  40e08c:	cbz	w21, 40e0ac <printf@plt+0xcb9c>
  40e090:	ldr	x20, [x19, #32]
  40e094:	cbz	x20, 40e0ac <printf@plt+0xcb9c>
  40e098:	ldp	w1, w2, [x20, #8]
  40e09c:	mov	x0, x19
  40e0a0:	bl	40a708 <printf@plt+0x91f8>
  40e0a4:	ldr	x20, [x20]
  40e0a8:	cbnz	x20, 40e098 <printf@plt+0xcb88>
  40e0ac:	mov	x0, x19
  40e0b0:	bl	40d928 <printf@plt+0xc418>
  40e0b4:	ldr	w0, [x19, #120]
  40e0b8:	tbz	w0, #1, 40e0c4 <printf@plt+0xcbb4>
  40e0bc:	ldr	w0, [x19, #112]
  40e0c0:	cbnz	w0, 40e180 <printf@plt+0xcc70>
  40e0c4:	ldr	x20, [x19, #32]
  40e0c8:	cbz	x20, 40e0e8 <printf@plt+0xcbd8>
  40e0cc:	nop
  40e0d0:	ldp	w1, w2, [x20, #8]
  40e0d4:	mov	x0, x19
  40e0d8:	mov	w3, #0x1                   	// #1
  40e0dc:	bl	40aa48 <printf@plt+0x9538>
  40e0e0:	ldr	x20, [x20]
  40e0e4:	cbnz	x20, 40e0d0 <printf@plt+0xcbc0>
  40e0e8:	ldr	x20, [x19, #40]
  40e0ec:	cbz	x20, 40e130 <printf@plt+0xcc20>
  40e0f0:	mov	w22, #0x1                   	// #1
  40e0f4:	nop
  40e0f8:	ldr	x5, [x20]
  40e0fc:	mov	x0, x20
  40e100:	ldr	w1, [x19, #4]
  40e104:	mov	w4, #0x1                   	// #1
  40e108:	ldr	x2, [x19, #80]
  40e10c:	mov	x3, #0x0                   	// #0
  40e110:	ldr	x5, [x5, #16]
  40e114:	blr	x5
  40e118:	cbz	w0, 40e128 <printf@plt+0xcc18>
  40e11c:	ldp	w0, w1, [x20, #40]
  40e120:	cmp	w1, w0
  40e124:	csel	w21, w21, w22, le
  40e128:	ldr	x20, [x20, #8]
  40e12c:	cbnz	x20, 40e0f8 <printf@plt+0xcbe8>
  40e130:	cbz	w21, 40e154 <printf@plt+0xcc44>
  40e134:	ldr	x20, [x19, #32]
  40e138:	cbz	x20, 40e154 <printf@plt+0xcc44>
  40e13c:	nop
  40e140:	ldp	w1, w2, [x20, #8]
  40e144:	mov	x0, x19
  40e148:	bl	40a708 <printf@plt+0x91f8>
  40e14c:	ldr	x20, [x20]
  40e150:	cbnz	x20, 40e140 <printf@plt+0xcc30>
  40e154:	mov	x0, x19
  40e158:	bl	40adb8 <printf@plt+0x98a8>
  40e15c:	ldp	x19, x20, [sp, #16]
  40e160:	ldp	x21, x22, [sp, #32]
  40e164:	ldp	x29, x30, [sp], #80
  40e168:	ret
  40e16c:	mov	w21, #0x1                   	// #1
  40e170:	b	40e050 <printf@plt+0xcb40>
  40e174:	mov	x0, x19
  40e178:	bl	40b2c8 <printf@plt+0x9db8>
  40e17c:	b	40e08c <printf@plt+0xcb7c>
  40e180:	mov	x0, x19
  40e184:	bl	40dc38 <printf@plt+0xc728>
  40e188:	ldr	x20, [x19, #32]
  40e18c:	cbz	x20, 40e154 <printf@plt+0xcc44>
  40e190:	ldp	w1, w2, [x20, #8]
  40e194:	mov	x0, x19
  40e198:	mov	w3, #0x0                   	// #0
  40e19c:	bl	40aa48 <printf@plt+0x9538>
  40e1a0:	ldr	x20, [x20]
  40e1a4:	cbnz	x20, 40e190 <printf@plt+0xcc80>
  40e1a8:	mov	x0, x19
  40e1ac:	bl	40adb8 <printf@plt+0x98a8>
  40e1b0:	ldp	x19, x20, [sp, #16]
  40e1b4:	ldp	x21, x22, [sp, #32]
  40e1b8:	ldp	x29, x30, [sp], #80
  40e1bc:	ret
  40e1c0:	mov	w21, #0x0                   	// #0
  40e1c4:	b	40e0ac <printf@plt+0xcb9c>
  40e1c8:	mov	x19, x0
  40e1cc:	add	x0, sp, #0x40
  40e1d0:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40e1d4:	mov	x0, x19
  40e1d8:	bl	4014b0 <_Unwind_Resume@plt>
  40e1dc:	nop
  40e1e0:	stp	x29, x30, [sp, #-160]!
  40e1e4:	mov	x29, sp
  40e1e8:	ldr	w2, [x0, #120]
  40e1ec:	stp	x19, x20, [sp, #16]
  40e1f0:	mov	x19, x0
  40e1f4:	mov	w20, w1
  40e1f8:	stp	x21, x22, [sp, #32]
  40e1fc:	stp	x23, x24, [sp, #48]
  40e200:	stp	x25, x26, [sp, #64]
  40e204:	stp	x27, x28, [sp, #80]
  40e208:	tbz	w2, #5, 40eb60 <printf@plt+0xd650>
  40e20c:	ldr	x21, [x19, #24]
  40e210:	cbnz	x21, 40e220 <printf@plt+0xcd10>
  40e214:	b	40ebf4 <printf@plt+0xd6e4>
  40e218:	ldr	x21, [x21, #8]
  40e21c:	cbz	x21, 40ebf4 <printf@plt+0xd6e4>
  40e220:	ldr	w0, [x21, #16]
  40e224:	cmp	w0, w20
  40e228:	b.lt	40e218 <printf@plt+0xcd08>  // b.tstop
  40e22c:	mov	x22, x21
  40e230:	b	40e270 <printf@plt+0xcd60>
  40e234:	ldrb	w0, [x22, #20]
  40e238:	cbnz	w0, 40e264 <printf@plt+0xcd54>
  40e23c:	ldr	x1, [x22]
  40e240:	mov	x0, x22
  40e244:	ldr	x1, [x1, #24]
  40e248:	blr	x1
  40e24c:	cbnz	w0, 40e284 <printf@plt+0xcd74>
  40e250:	ldr	x1, [x22]
  40e254:	mov	x0, x22
  40e258:	ldr	x1, [x1, #32]
  40e25c:	blr	x1
  40e260:	cbnz	w0, 40e284 <printf@plt+0xcd74>
  40e264:	ldr	x22, [x22, #8]
  40e268:	cbz	x22, 40e278 <printf@plt+0xcd68>
  40e26c:	ldr	w0, [x22, #16]
  40e270:	cmp	w20, w0
  40e274:	b.eq	40e234 <printf@plt+0xcd24>  // b.none
  40e278:	ldr	x0, [x19, #72]
  40e27c:	ldrb	w0, [x0, w20, sxtw]
  40e280:	cbz	w0, 40ec04 <printf@plt+0xd6f4>
  40e284:	adrp	x25, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40e288:	add	x24, sp, #0x90
  40e28c:	add	x25, x25, #0x1e0
  40e290:	adrp	x26, 412000 <_ZdlPvm@@Base+0x13c8>
  40e294:	adrp	x23, 413000 <_ZdlPvm@@Base+0x23c8>
  40e298:	add	x26, x26, #0x888
  40e29c:	add	x23, x23, #0xee0
  40e2a0:	add	x27, x25, #0x90
  40e2a4:	mov	w22, #0x0                   	// #0
  40e2a8:	b	40e348 <printf@plt+0xce38>
  40e2ac:	ldrb	w0, [x21, #20]
  40e2b0:	cbnz	w0, 40e340 <printf@plt+0xce30>
  40e2b4:	ldr	x2, [x21]
  40e2b8:	mov	x1, x19
  40e2bc:	mov	x0, x21
  40e2c0:	ldr	x2, [x2]
  40e2c4:	blr	x2
  40e2c8:	cbnz	w22, 40e340 <printf@plt+0xce30>
  40e2cc:	ldr	x1, [x21]
  40e2d0:	mov	x0, x21
  40e2d4:	ldr	x1, [x1, #24]
  40e2d8:	blr	x1
  40e2dc:	cbnz	w0, 40e2f8 <printf@plt+0xcde8>
  40e2e0:	ldr	x1, [x21]
  40e2e4:	mov	x0, x21
  40e2e8:	ldr	x1, [x1, #32]
  40e2ec:	blr	x1
  40e2f0:	mov	w22, w0
  40e2f4:	cbz	w0, 40e340 <printf@plt+0xce30>
  40e2f8:	mov	w2, w20
  40e2fc:	mov	x1, x26
  40e300:	mov	x0, x27
  40e304:	bl	401340 <sprintf@plt>
  40e308:	mov	x1, x27
  40e30c:	mov	x0, x24
  40e310:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40e314:	add	x5, x25, #0x10
  40e318:	mov	x1, x24
  40e31c:	mov	x4, x5
  40e320:	mov	x3, x5
  40e324:	mov	x2, x5
  40e328:	mov	x0, x23
  40e32c:	bl	405ca0 <printf@plt+0x4790>
  40e330:	mov	x0, x24
  40e334:	mov	w22, #0x1                   	// #1
  40e338:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40e33c:	nop
  40e340:	ldr	x21, [x21, #8]
  40e344:	cbz	x21, 40e354 <printf@plt+0xce44>
  40e348:	ldr	w1, [x21, #16]
  40e34c:	cmp	w1, w20
  40e350:	b.eq	40e2ac <printf@plt+0xcd9c>  // b.none
  40e354:	mov	x8, x24
  40e358:	mov	w0, w20
  40e35c:	bl	411808 <_ZdlPvm@@Base+0xbd0>
  40e360:	add	x5, x25, #0x10
  40e364:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e368:	mov	x4, x5
  40e36c:	mov	x3, x5
  40e370:	mov	x2, x5
  40e374:	mov	x1, x24
  40e378:	add	x0, x0, #0xef0
  40e37c:	bl	405ca0 <printf@plt+0x4790>
  40e380:	mov	x0, x24
  40e384:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40e388:	cbnz	w22, 40e398 <printf@plt+0xce88>
  40e38c:	ldr	x0, [x19, #72]
  40e390:	ldrb	w0, [x0, w20, sxtw]
  40e394:	cbnz	w0, 40eba4 <printf@plt+0xd694>
  40e398:	ldr	w0, [x19, #120]
  40e39c:	adrp	x26, 42a000 <_Znam@GLIBCXX_3.4>
  40e3a0:	tbz	w0, #5, 40eb30 <printf@plt+0xd620>
  40e3a4:	ldr	x3, [x26, #432]
  40e3a8:	mov	x2, #0x1a                  	// #26
  40e3ac:	mov	x1, #0x1                   	// #1
  40e3b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e3b4:	add	x0, x0, #0xf08
  40e3b8:	bl	4014a0 <fwrite@plt>
  40e3bc:	mov	w2, w20
  40e3c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40e3c4:	add	x0, x0, #0x5c0
  40e3c8:	str	x0, [sp, #104]
  40e3cc:	mov	x1, x0
  40e3d0:	mov	x0, x25
  40e3d4:	bl	401340 <sprintf@plt>
  40e3d8:	mov	x1, x25
  40e3dc:	mov	x0, x24
  40e3e0:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40e3e4:	add	x5, x25, #0x10
  40e3e8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e3ec:	mov	x4, x5
  40e3f0:	mov	x3, x5
  40e3f4:	mov	x2, x5
  40e3f8:	add	x0, x0, #0xa20
  40e3fc:	mov	x1, x24
  40e400:	bl	405ca0 <printf@plt+0x4790>
  40e404:	mov	x0, x24
  40e408:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40e40c:	ldr	x3, [x26, #432]
  40e410:	mov	x1, #0x1                   	// #1
  40e414:	sxtw	x22, w20
  40e418:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e41c:	mov	x2, #0x12                  	// #18
  40e420:	add	x0, x0, #0xf28
  40e424:	str	x22, [sp, #120]
  40e428:	bl	4014a0 <fwrite@plt>
  40e42c:	ldr	w1, [x19, #4]
  40e430:	cmp	w1, #0x0
  40e434:	b.le	40eb10 <printf@plt+0xd600>
  40e438:	lsl	x23, x22, #3
  40e43c:	mov	w3, #0x1                   	// #1
  40e440:	mov	w2, #0x0                   	// #0
  40e444:	str	w20, [sp, #100]
  40e448:	ldr	x0, [x19, #56]
  40e44c:	ldr	x0, [x0, x23]
  40e450:	ldr	x22, [x0, w2, sxtw #3]
  40e454:	cbz	x22, 40e468 <printf@plt+0xcf58>
  40e458:	ldr	w0, [x22, #36]
  40e45c:	cmp	w0, w20
  40e460:	b.eq	40e65c <printf@plt+0xd14c>  // b.none
  40e464:	ldr	w2, [x22, #44]
  40e468:	add	w2, w2, #0x1
  40e46c:	cmp	w1, w2
  40e470:	b.gt	40e448 <printf@plt+0xcf38>
  40e474:	cbnz	w3, 40eb14 <printf@plt+0xd604>
  40e478:	ldr	x0, [x19, #72]
  40e47c:	ldrb	w0, [x0, w20, sxtw]
  40e480:	cbnz	w0, 40e77c <printf@plt+0xd26c>
  40e484:	mov	w23, w20
  40e488:	ldr	w0, [sp, #100]
  40e48c:	ldr	w1, [x19, #4]
  40e490:	cmp	w23, w0
  40e494:	b.lt	40e508 <printf@plt+0xcff8>  // b.tstop
  40e498:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e49c:	add	x0, x0, #0xaf0
  40e4a0:	str	x0, [sp, #112]
  40e4a4:	adrp	x2, 413000 <_ZdlPvm@@Base+0x23c8>
  40e4a8:	ldr	x0, [sp, #120]
  40e4ac:	add	x2, x2, #0xae8
  40e4b0:	str	x2, [sp, #128]
  40e4b4:	lsl	x22, x0, #3
  40e4b8:	cmp	w1, #0x0
  40e4bc:	b.le	40e4f8 <printf@plt+0xcfe8>
  40e4c0:	mov	x27, #0x0                   	// #0
  40e4c4:	mov	w0, #0x0                   	// #0
  40e4c8:	ldr	x2, [x19, #56]
  40e4cc:	ldr	x2, [x2, x22]
  40e4d0:	ldr	x28, [x2, w0, sxtw #3]
  40e4d4:	cbz	x28, 40e4e8 <printf@plt+0xcfd8>
  40e4d8:	ldr	w0, [x28, #36]
  40e4dc:	cmp	w0, w20
  40e4e0:	b.eq	40e68c <printf@plt+0xd17c>  // b.none
  40e4e4:	ldr	w0, [x28, #44]
  40e4e8:	add	w0, w0, #0x1
  40e4ec:	cmp	w1, w0
  40e4f0:	b.gt	40e4c8 <printf@plt+0xcfb8>
  40e4f4:	cbnz	x27, 40e940 <printf@plt+0xd430>
  40e4f8:	ldr	w0, [sp, #100]
  40e4fc:	sub	w23, w23, #0x1
  40e500:	cmp	w23, w0
  40e504:	b.ge	40e4b8 <printf@plt+0xcfa8>  // b.tcont
  40e508:	ldr	x0, [sp, #120]
  40e50c:	cmp	w1, #0x0
  40e510:	lsl	x23, x0, #3
  40e514:	mov	w0, #0x0                   	// #0
  40e518:	b.le	40e55c <printf@plt+0xd04c>
  40e51c:	adrp	x27, 413000 <_ZdlPvm@@Base+0x23c8>
  40e520:	adrp	x28, 413000 <_ZdlPvm@@Base+0x23c8>
  40e524:	add	x27, x27, #0xff0
  40e528:	add	x28, x28, #0xf90
  40e52c:	nop
  40e530:	ldr	x2, [x19, #56]
  40e534:	ldr	x2, [x2, x23]
  40e538:	ldr	x22, [x2, w0, sxtw #3]
  40e53c:	cbz	x22, 40e550 <printf@plt+0xd040>
  40e540:	ldr	w0, [x22, #36]
  40e544:	cmp	w0, w20
  40e548:	b.eq	40e6cc <printf@plt+0xd1bc>  // b.none
  40e54c:	ldr	w0, [x22, #44]
  40e550:	add	w0, w0, #0x1
  40e554:	cmp	w1, w0
  40e558:	b.gt	40e530 <printf@plt+0xd020>
  40e55c:	ldr	x3, [x26, #432]
  40e560:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e564:	mov	x2, #0x38                  	// #56
  40e568:	add	x0, x0, #0xfb0
  40e56c:	mov	x1, #0x1                   	// #1
  40e570:	bl	4014a0 <fwrite@plt>
  40e574:	ldr	w0, [x19]
  40e578:	sub	w0, w0, #0x1
  40e57c:	cmp	w0, w20
  40e580:	b.eq	40e628 <printf@plt+0xd118>  // b.none
  40e584:	ldr	w0, [x19, #120]
  40e588:	tbnz	w0, #3, 40e908 <printf@plt+0xd3f8>
  40e58c:	cbz	x21, 40e5a0 <printf@plt+0xd090>
  40e590:	ldr	w1, [x21, #16]
  40e594:	add	w0, w20, #0x1
  40e598:	cmp	w1, w0
  40e59c:	b.eq	40ec64 <printf@plt+0xd754>  // b.none
  40e5a0:	ldr	x21, [x19, #16]
  40e5a4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  40e5a8:	mov	w1, #0x0                   	// #0
  40e5ac:	add	x22, x0, #0x18
  40e5b0:	cbnz	x21, 40e5c0 <printf@plt+0xd0b0>
  40e5b4:	b	40e610 <printf@plt+0xd100>
  40e5b8:	ldr	x21, [x21]
  40e5bc:	cbz	x21, 40e60c <printf@plt+0xd0fc>
  40e5c0:	ldr	w0, [x21, #12]
  40e5c4:	cmp	w0, w20
  40e5c8:	b.ne	40e5b8 <printf@plt+0xd0a8>  // b.any
  40e5cc:	cbnz	w1, 40e5e4 <printf@plt+0xd0d4>
  40e5d0:	ldr	x3, [x26, #432]
  40e5d4:	mov	x0, x22
  40e5d8:	mov	x2, #0x9                   	// #9
  40e5dc:	mov	x1, #0x1                   	// #1
  40e5e0:	bl	4014a0 <fwrite@plt>
  40e5e4:	mov	x0, x21
  40e5e8:	bl	407a38 <printf@plt+0x6528>
  40e5ec:	ldr	x21, [x21]
  40e5f0:	cbz	x21, 40eaf4 <printf@plt+0xd5e4>
  40e5f4:	ldr	w0, [x21, #12]
  40e5f8:	cmp	w0, w20
  40e5fc:	b.eq	40e5e4 <printf@plt+0xd0d4>  // b.none
  40e600:	ldr	x21, [x21]
  40e604:	mov	w1, #0x1                   	// #1
  40e608:	cbnz	x21, 40e5c0 <printf@plt+0xd0b0>
  40e60c:	cbnz	w1, 40eaf4 <printf@plt+0xd5e4>
  40e610:	ldr	w0, [x19, #120]
  40e614:	tbnz	w0, #5, 40e628 <printf@plt+0xd118>
  40e618:	mov	w1, w20
  40e61c:	mov	x0, x19
  40e620:	bl	40c8c0 <printf@plt+0xb3b0>
  40e624:	cbnz	w0, 40eb88 <printf@plt+0xd678>
  40e628:	ldr	x3, [x26, #432]
  40e62c:	mov	x2, #0x1c                  	// #28
  40e630:	mov	x1, #0x1                   	// #1
  40e634:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  40e638:	add	x0, x0, #0x38
  40e63c:	bl	4014a0 <fwrite@plt>
  40e640:	ldp	x19, x20, [sp, #16]
  40e644:	ldp	x21, x22, [sp, #32]
  40e648:	ldp	x23, x24, [sp, #48]
  40e64c:	ldp	x25, x26, [sp, #64]
  40e650:	ldp	x27, x28, [sp, #80]
  40e654:	ldp	x29, x30, [sp], #160
  40e658:	ret
  40e65c:	ldr	x1, [x22]
  40e660:	mov	x0, x22
  40e664:	ldr	x1, [x1, #32]
  40e668:	blr	x1
  40e66c:	ldr	w2, [sp, #100]
  40e670:	mov	w3, #0x0                   	// #0
  40e674:	ldr	w0, [x22, #32]
  40e678:	ldr	w1, [x19, #4]
  40e67c:	cmp	w2, w0
  40e680:	csel	w0, w2, w0, le
  40e684:	str	w0, [sp, #100]
  40e688:	b	40e464 <printf@plt+0xcf54>
  40e68c:	ldr	w0, [x28, #32]
  40e690:	cmp	w0, w23
  40e694:	b.ne	40e4e4 <printf@plt+0xcfd4>  // b.any
  40e698:	ldr	x1, [x28]
  40e69c:	mov	x0, x28
  40e6a0:	ldr	x1, [x1, #72]
  40e6a4:	blr	x1
  40e6a8:	mov	x5, x0
  40e6ac:	cbz	x0, 40e6c4 <printf@plt+0xd1b4>
  40e6b0:	cbz	x27, 40ead0 <printf@plt+0xd5c0>
  40e6b4:	ldr	x1, [x5]
  40e6b8:	mov	x0, x5
  40e6bc:	ldr	x1, [x1, #104]
  40e6c0:	blr	x1
  40e6c4:	ldr	w1, [x19, #4]
  40e6c8:	b	40e4e4 <printf@plt+0xcfd4>
  40e6cc:	ldr	x1, [x22]
  40e6d0:	mov	x0, x22
  40e6d4:	ldr	x1, [x1, #72]
  40e6d8:	blr	x1
  40e6dc:	cbz	x0, 40e6e8 <printf@plt+0xd1d8>
  40e6e0:	ldr	w1, [x19, #4]
  40e6e4:	b	40e54c <printf@plt+0xd03c>
  40e6e8:	ldr	x3, [x26, #432]
  40e6ec:	mov	x2, #0x9                   	// #9
  40e6f0:	mov	x1, #0x1                   	// #1
  40e6f4:	mov	x0, x27
  40e6f8:	bl	4014a0 <fwrite@plt>
  40e6fc:	ldr	x1, [x22]
  40e700:	mov	x0, x22
  40e704:	ldr	x1, [x1, #48]
  40e708:	blr	x1
  40e70c:	ldr	x1, [x22]
  40e710:	mov	x0, x22
  40e714:	ldr	x1, [x1, #40]
  40e718:	blr	x1
  40e71c:	ldr	x3, [x26, #432]
  40e720:	mov	x2, #0x1a                  	// #26
  40e724:	mov	x1, #0x1                   	// #1
  40e728:	mov	x0, x28
  40e72c:	bl	4014a0 <fwrite@plt>
  40e730:	ldr	x1, [sp, #104]
  40e734:	mov	w2, w20
  40e738:	mov	x0, x25
  40e73c:	bl	401340 <sprintf@plt>
  40e740:	mov	x1, x25
  40e744:	mov	x0, x24
  40e748:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40e74c:	add	x5, x25, #0x10
  40e750:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40e754:	mov	x4, x5
  40e758:	mov	x3, x5
  40e75c:	mov	x2, x5
  40e760:	add	x0, x0, #0x5c8
  40e764:	mov	x1, x24
  40e768:	bl	405ca0 <printf@plt+0x4790>
  40e76c:	mov	x0, x24
  40e770:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40e774:	ldr	w1, [x19, #4]
  40e778:	b	40e54c <printf@plt+0xd03c>
  40e77c:	ldr	x3, [x26, #432]
  40e780:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e784:	mov	x2, #0x6                   	// #6
  40e788:	add	x0, x0, #0xf50
  40e78c:	mov	x1, #0x1                   	// #1
  40e790:	bl	4014a0 <fwrite@plt>
  40e794:	ldr	x0, [x19, #72]
  40e798:	ldrb	w0, [x0, w20, sxtw]
  40e79c:	cmp	w0, #0x2
  40e7a0:	b.eq	40ecd8 <printf@plt+0xd7c8>  // b.none
  40e7a4:	ldr	x3, [x26, #432]
  40e7a8:	mov	x2, #0x10                  	// #16
  40e7ac:	mov	x1, #0x1                   	// #1
  40e7b0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e7b4:	add	x0, x0, #0xf60
  40e7b8:	bl	4014a0 <fwrite@plt>
  40e7bc:	ldr	x3, [x26, #432]
  40e7c0:	mov	x2, #0x2                   	// #2
  40e7c4:	mov	x1, #0x1                   	// #1
  40e7c8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e7cc:	add	x0, x0, #0xaf0
  40e7d0:	bl	4014a0 <fwrite@plt>
  40e7d4:	ldr	x3, [x26, #432]
  40e7d8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e7dc:	mov	x2, #0x7                   	// #7
  40e7e0:	add	x0, x0, #0xf78
  40e7e4:	mov	x1, #0x1                   	// #1
  40e7e8:	bl	4014a0 <fwrite@plt>
  40e7ec:	ldr	x0, [x19, #72]
  40e7f0:	ldrb	w0, [x0, w20, sxtw]
  40e7f4:	cmp	w0, #0x2
  40e7f8:	b.eq	40ecbc <printf@plt+0xd7ac>  // b.none
  40e7fc:	ldr	x1, [x26, #432]
  40e800:	mov	w0, #0x27                  	// #39
  40e804:	ldr	x2, [sp, #120]
  40e808:	lsl	x23, x2, #3
  40e80c:	bl	401390 <fputc@plt>
  40e810:	ldr	w1, [x19, #4]
  40e814:	mov	w0, #0x0                   	// #0
  40e818:	cmp	w1, #0x0
  40e81c:	b.le	40e84c <printf@plt+0xd33c>
  40e820:	ldr	x2, [x19, #56]
  40e824:	ldr	x2, [x2, x23]
  40e828:	ldr	x22, [x2, w0, sxtw #3]
  40e82c:	cbz	x22, 40e840 <printf@plt+0xd330>
  40e830:	ldp	w0, w2, [x22, #32]
  40e834:	cmp	w2, w0
  40e838:	b.eq	40e8e0 <printf@plt+0xd3d0>  // b.none
  40e83c:	ldr	w0, [x22, #44]
  40e840:	add	w0, w0, #0x1
  40e844:	cmp	w1, w0
  40e848:	b.gt	40e820 <printf@plt+0xd310>
  40e84c:	ldr	x1, [x26, #432]
  40e850:	mov	w0, #0xa                   	// #10
  40e854:	bl	401390 <fputc@plt>
  40e858:	ldr	x3, [x26, #432]
  40e85c:	mov	x2, #0x8                   	// #8
  40e860:	mov	x1, #0x1                   	// #1
  40e864:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e868:	add	x0, x0, #0xf80
  40e86c:	bl	4014a0 <fwrite@plt>
  40e870:	ldr	x3, [x26, #432]
  40e874:	mov	x2, #0x1a                  	// #26
  40e878:	mov	x1, #0x1                   	// #1
  40e87c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e880:	add	x0, x0, #0xf90
  40e884:	bl	4014a0 <fwrite@plt>
  40e888:	ldr	x1, [sp, #104]
  40e88c:	mov	w2, w20
  40e890:	mov	x0, x25
  40e894:	bl	401340 <sprintf@plt>
  40e898:	mov	x1, x25
  40e89c:	mov	x0, x24
  40e8a0:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40e8a4:	add	x5, x25, #0x10
  40e8a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40e8ac:	mov	x4, x5
  40e8b0:	mov	x3, x5
  40e8b4:	mov	x2, x5
  40e8b8:	add	x0, x0, #0x5c8
  40e8bc:	mov	x1, x24
  40e8c0:	bl	405ca0 <printf@plt+0x4790>
  40e8c4:	mov	x0, x24
  40e8c8:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40e8cc:	ldr	x0, [x19, #72]
  40e8d0:	ldrb	w0, [x0, w20, sxtw]
  40e8d4:	cbz	w0, 40e484 <printf@plt+0xcf74>
  40e8d8:	sub	w23, w20, #0x1
  40e8dc:	b	40e488 <printf@plt+0xcf78>
  40e8e0:	ldr	x1, [x22]
  40e8e4:	mov	x0, x22
  40e8e8:	ldr	x1, [x1, #72]
  40e8ec:	blr	x1
  40e8f0:	ldr	x2, [x0]
  40e8f4:	mov	w1, #0x1                   	// #1
  40e8f8:	ldr	x2, [x2, #112]
  40e8fc:	blr	x2
  40e900:	ldr	w1, [x19, #4]
  40e904:	b	40e83c <printf@plt+0xd32c>
  40e908:	add	w1, w20, #0x1
  40e90c:	mov	x0, x19
  40e910:	bl	40b4a0 <printf@plt+0x9f90>
  40e914:	ldr	x3, [x26, #432]
  40e918:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  40e91c:	mov	x2, #0x17                  	// #23
  40e920:	add	x0, x0, #0x0
  40e924:	mov	x1, #0x1                   	// #1
  40e928:	bl	4014a0 <fwrite@plt>
  40e92c:	ldr	w0, [x19]
  40e930:	sub	w0, w0, #0x1
  40e934:	cmp	w0, w20
  40e938:	b.ne	40e58c <printf@plt+0xd07c>  // b.any
  40e93c:	b	40e628 <printf@plt+0xd118>
  40e940:	ldr	x1, [x26, #432]
  40e944:	mov	w0, #0xa                   	// #10
  40e948:	add	x28, x26, #0x1b0
  40e94c:	bl	4012d0 <putc@plt>
  40e950:	ldr	x1, [x27]
  40e954:	mov	x0, x27
  40e958:	ldr	x1, [x1, #48]
  40e95c:	blr	x1
  40e960:	ldr	w1, [x27, #16]
  40e964:	ldr	x0, [x27, #24]
  40e968:	bl	40cc78 <printf@plt+0xb768>
  40e96c:	ldr	x3, [x26, #432]
  40e970:	mov	x2, #0x2                   	// #2
  40e974:	ldr	x0, [sp, #112]
  40e978:	mov	x1, #0x1                   	// #1
  40e97c:	bl	4014a0 <fwrite@plt>
  40e980:	ldr	x2, [x27]
  40e984:	mov	x0, x27
  40e988:	mov	w1, #0x0                   	// #0
  40e98c:	ldr	x2, [x2, #112]
  40e990:	blr	x2
  40e994:	ldr	w1, [x19, #4]
  40e998:	ldr	w0, [x27, #44]
  40e99c:	add	w0, w0, #0x1
  40e9a0:	cmp	w1, w0
  40e9a4:	b.le	40e9d4 <printf@plt+0xd4c4>
  40e9a8:	ldr	x2, [x19, #56]
  40e9ac:	ldr	x2, [x2, x22]
  40e9b0:	ldr	x27, [x2, w0, sxtw #3]
  40e9b4:	cbz	x27, 40e99c <printf@plt+0xd48c>
  40e9b8:	ldr	w0, [x27, #36]
  40e9bc:	cmp	w0, w20
  40e9c0:	b.eq	40ea44 <printf@plt+0xd534>  // b.none
  40e9c4:	ldr	w0, [x27, #44]
  40e9c8:	add	w0, w0, #0x1
  40e9cc:	cmp	w1, w0
  40e9d0:	b.gt	40e9a8 <printf@plt+0xd498>
  40e9d4:	ldr	x1, [x28]
  40e9d8:	mov	w0, #0xa                   	// #10
  40e9dc:	bl	4012d0 <putc@plt>
  40e9e0:	ldr	x3, [x28]
  40e9e4:	mov	x2, #0x1a                  	// #26
  40e9e8:	mov	x1, #0x1                   	// #1
  40e9ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40e9f0:	add	x0, x0, #0xf90
  40e9f4:	bl	4014a0 <fwrite@plt>
  40e9f8:	ldr	x1, [sp, #104]
  40e9fc:	mov	w2, w20
  40ea00:	mov	x0, x25
  40ea04:	bl	401340 <sprintf@plt>
  40ea08:	mov	x1, x25
  40ea0c:	mov	x0, x24
  40ea10:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40ea14:	add	x5, x25, #0x10
  40ea18:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40ea1c:	mov	x4, x5
  40ea20:	mov	x3, x5
  40ea24:	mov	x2, x5
  40ea28:	add	x0, x0, #0x5c8
  40ea2c:	mov	x1, x24
  40ea30:	bl	405ca0 <printf@plt+0x4790>
  40ea34:	mov	x0, x24
  40ea38:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ea3c:	ldr	w1, [x19, #4]
  40ea40:	b	40e4f8 <printf@plt+0xcfe8>
  40ea44:	ldr	w0, [x27, #32]
  40ea48:	cmp	w0, w23
  40ea4c:	b.ne	40e9c4 <printf@plt+0xd4b4>  // b.any
  40ea50:	ldr	x1, [x27]
  40ea54:	mov	x0, x27
  40ea58:	ldr	x1, [x1, #72]
  40ea5c:	blr	x1
  40ea60:	mov	x5, x0
  40ea64:	cbz	x0, 40eac4 <printf@plt+0xd5b4>
  40ea68:	ldp	w0, w1, [x27, #32]
  40ea6c:	cmp	w1, w0
  40ea70:	b.eq	40eab0 <printf@plt+0xd5a0>  // b.none
  40ea74:	ldr	x1, [x28]
  40ea78:	mov	w0, #0xa                   	// #10
  40ea7c:	str	x5, [sp, #136]
  40ea80:	bl	4012d0 <putc@plt>
  40ea84:	ldr	x5, [sp, #136]
  40ea88:	mov	x0, x5
  40ea8c:	ldr	x1, [x5]
  40ea90:	ldr	x1, [x1, #48]
  40ea94:	blr	x1
  40ea98:	ldr	x3, [x28]
  40ea9c:	mov	x2, #0x2                   	// #2
  40eaa0:	ldr	x0, [sp, #112]
  40eaa4:	mov	x1, #0x1                   	// #1
  40eaa8:	bl	4014a0 <fwrite@plt>
  40eaac:	ldr	x5, [sp, #136]
  40eab0:	mov	x0, x5
  40eab4:	ldr	x2, [x5]
  40eab8:	mov	w1, #0x0                   	// #0
  40eabc:	ldr	x2, [x2, #112]
  40eac0:	blr	x2
  40eac4:	ldr	w1, [x19, #4]
  40eac8:	ldr	w0, [x27, #44]
  40eacc:	b	40e9c8 <printf@plt+0xd4b8>
  40ead0:	ldr	x3, [x26, #432]
  40ead4:	mov	x27, x0
  40ead8:	ldr	x0, [sp, #128]
  40eadc:	mov	x2, #0x3                   	// #3
  40eae0:	mov	x1, #0x1                   	// #1
  40eae4:	str	x5, [sp, #136]
  40eae8:	bl	4014a0 <fwrite@plt>
  40eaec:	ldr	x5, [sp, #136]
  40eaf0:	b	40e6b4 <printf@plt+0xd1a4>
  40eaf4:	ldr	x3, [x26, #432]
  40eaf8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  40eafc:	mov	x2, #0x9                   	// #9
  40eb00:	mov	x1, #0x1                   	// #1
  40eb04:	add	x0, x0, #0x28
  40eb08:	bl	4014a0 <fwrite@plt>
  40eb0c:	b	40e610 <printf@plt+0xd100>
  40eb10:	str	w20, [sp, #100]
  40eb14:	ldr	x3, [x26, #432]
  40eb18:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40eb1c:	mov	x2, #0xd                   	// #13
  40eb20:	mov	x1, #0x1                   	// #1
  40eb24:	add	x0, x0, #0xf40
  40eb28:	bl	4014a0 <fwrite@plt>
  40eb2c:	b	40e478 <printf@plt+0xcf68>
  40eb30:	mov	w1, w20
  40eb34:	mov	x0, x19
  40eb38:	adrp	x26, 42a000 <_Znam@GLIBCXX_3.4>
  40eb3c:	bl	40c828 <printf@plt+0xb318>
  40eb40:	cbz	w0, 40e3a4 <printf@plt+0xce94>
  40eb44:	ldr	x3, [x26, #432]
  40eb48:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40eb4c:	mov	x2, #0x7                   	// #7
  40eb50:	mov	x1, #0x1                   	// #1
  40eb54:	add	x0, x0, #0xed8
  40eb58:	bl	4014a0 <fwrite@plt>
  40eb5c:	b	40e3a4 <printf@plt+0xce94>
  40eb60:	bl	40c828 <printf@plt+0xb318>
  40eb64:	cbz	w0, 40e20c <printf@plt+0xccfc>
  40eb68:	adrp	x26, 42a000 <_Znam@GLIBCXX_3.4>
  40eb6c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40eb70:	mov	x2, #0x7                   	// #7
  40eb74:	mov	x1, #0x1                   	// #1
  40eb78:	ldr	x3, [x26, #432]
  40eb7c:	add	x0, x0, #0xed8
  40eb80:	bl	4014a0 <fwrite@plt>
  40eb84:	b	40e20c <printf@plt+0xccfc>
  40eb88:	ldr	x3, [x26, #432]
  40eb8c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40eb90:	mov	x2, #0xa                   	// #10
  40eb94:	mov	x1, #0x1                   	// #1
  40eb98:	add	x0, x0, #0xa10
  40eb9c:	bl	4014a0 <fwrite@plt>
  40eba0:	b	40e628 <printf@plt+0xd118>
  40eba4:	mov	w2, w20
  40eba8:	add	x22, x25, #0x90
  40ebac:	mov	x0, x22
  40ebb0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40ebb4:	add	x1, x1, #0x888
  40ebb8:	bl	401340 <sprintf@plt>
  40ebbc:	mov	x1, x22
  40ebc0:	mov	x0, x24
  40ebc4:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40ebc8:	add	x5, x25, #0x10
  40ebcc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ebd0:	mov	x4, x5
  40ebd4:	mov	x3, x5
  40ebd8:	mov	x2, x5
  40ebdc:	mov	x1, x24
  40ebe0:	add	x0, x0, #0xee0
  40ebe4:	bl	405ca0 <printf@plt+0x4790>
  40ebe8:	mov	x0, x24
  40ebec:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ebf0:	b	40e398 <printf@plt+0xce88>
  40ebf4:	ldr	x0, [x19, #72]
  40ebf8:	ldrb	w0, [x0, w20, sxtw]
  40ebfc:	cbnz	w0, 40ecf4 <printf@plt+0xd7e4>
  40ec00:	mov	x21, #0x0                   	// #0
  40ec04:	mov	w2, w20
  40ec08:	adrp	x25, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40ec0c:	add	x25, x25, #0x1e0
  40ec10:	add	x24, sp, #0x90
  40ec14:	add	x22, x25, #0x90
  40ec18:	adrp	x1, 412000 <_ZdlPvm@@Base+0x13c8>
  40ec1c:	mov	x0, x22
  40ec20:	add	x1, x1, #0x888
  40ec24:	bl	401340 <sprintf@plt>
  40ec28:	mov	x1, x22
  40ec2c:	mov	x0, x24
  40ec30:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  40ec34:	add	x5, x25, #0x10
  40ec38:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ec3c:	mov	x4, x5
  40ec40:	mov	x3, x5
  40ec44:	mov	x2, x5
  40ec48:	mov	x1, x24
  40ec4c:	add	x0, x0, #0xee0
  40ec50:	bl	405ca0 <printf@plt+0x4790>
  40ec54:	mov	x0, x24
  40ec58:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ec5c:	cbnz	x21, 40e290 <printf@plt+0xcd80>
  40ec60:	b	40ed00 <printf@plt+0xd7f0>
  40ec64:	ldr	x1, [x21]
  40ec68:	mov	x0, x21
  40ec6c:	ldr	x1, [x1, #24]
  40ec70:	blr	x1
  40ec74:	cbnz	w0, 40ec8c <printf@plt+0xd77c>
  40ec78:	ldr	x1, [x21]
  40ec7c:	mov	x0, x21
  40ec80:	ldr	x1, [x1, #32]
  40ec84:	blr	x1
  40ec88:	cbz	w0, 40e5a0 <printf@plt+0xd090>
  40ec8c:	ldr	x2, [x21]
  40ec90:	mov	x0, x21
  40ec94:	mov	x1, x19
  40ec98:	ldr	x2, [x2]
  40ec9c:	blr	x2
  40eca0:	ldr	x3, [x26, #432]
  40eca4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  40eca8:	mov	x2, #0x17                  	// #23
  40ecac:	mov	x1, #0x1                   	// #1
  40ecb0:	add	x0, x0, #0x0
  40ecb4:	bl	4014a0 <fwrite@plt>
  40ecb8:	b	40e5a0 <printf@plt+0xd090>
  40ecbc:	ldr	x3, [x26, #432]
  40ecc0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40ecc4:	mov	x2, #0x3                   	// #3
  40ecc8:	mov	x1, #0x1                   	// #1
  40eccc:	add	x0, x0, #0x7a0
  40ecd0:	bl	4014a0 <fwrite@plt>
  40ecd4:	b	40e7fc <printf@plt+0xd2ec>
  40ecd8:	ldr	x3, [x26, #432]
  40ecdc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x23c8>
  40ece0:	mov	x2, #0x3                   	// #3
  40ece4:	mov	x1, #0x1                   	// #1
  40ece8:	add	x0, x0, #0xf58
  40ecec:	bl	4014a0 <fwrite@plt>
  40ecf0:	b	40e7a4 <printf@plt+0xd294>
  40ecf4:	adrp	x25, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40ecf8:	add	x24, sp, #0x90
  40ecfc:	add	x25, x25, #0x1e0
  40ed00:	mov	w22, #0x0                   	// #0
  40ed04:	mov	x21, #0x0                   	// #0
  40ed08:	b	40e354 <printf@plt+0xce44>
  40ed0c:	mov	x19, x0
  40ed10:	mov	x0, x24
  40ed14:	bl	410f48 <_ZdlPvm@@Base+0x310>
  40ed18:	mov	x0, x19
  40ed1c:	bl	4014b0 <_Unwind_Resume@plt>
  40ed20:	b	40ed0c <printf@plt+0xd7fc>
  40ed24:	b	40ed0c <printf@plt+0xd7fc>
  40ed28:	b	40ed0c <printf@plt+0xd7fc>
  40ed2c:	b	40ed0c <printf@plt+0xd7fc>
  40ed30:	b	40ed0c <printf@plt+0xd7fc>
  40ed34:	b	40ed0c <printf@plt+0xd7fc>
  40ed38:	b	40ed0c <printf@plt+0xd7fc>
  40ed3c:	nop
  40ed40:	stp	x29, x30, [sp, #-32]!
  40ed44:	adrp	x1, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40ed48:	mov	w2, #0x1                   	// #1
  40ed4c:	mov	x29, sp
  40ed50:	str	w2, [x1, #808]
  40ed54:	stp	x19, x20, [sp, #16]
  40ed58:	mov	x20, x0
  40ed5c:	bl	409208 <printf@plt+0x7cf8>
  40ed60:	mov	x0, x20
  40ed64:	bl	409488 <printf@plt+0x7f78>
  40ed68:	mov	x0, x20
  40ed6c:	bl	4092d8 <printf@plt+0x7dc8>
  40ed70:	mov	x0, x20
  40ed74:	bl	40de38 <printf@plt+0xc928>
  40ed78:	ldr	w0, [x20, #120]
  40ed7c:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40ed80:	tbz	w0, #0, 40edfc <printf@plt+0xd8ec>
  40ed84:	ldr	x3, [x19, #432]
  40ed88:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  40ed8c:	mov	x2, #0x39                  	// #57
  40ed90:	add	x0, x0, #0x70
  40ed94:	mov	x1, #0x1                   	// #1
  40ed98:	bl	4014a0 <fwrite@plt>
  40ed9c:	ldr	w0, [x20, #120]
  40eda0:	tbz	w0, #0, 40ee34 <printf@plt+0xd924>
  40eda4:	mov	x0, x20
  40eda8:	bl	40c478 <printf@plt+0xaf68>
  40edac:	mov	x0, x20
  40edb0:	bl	40c298 <printf@plt+0xad88>
  40edb4:	mov	x0, x20
  40edb8:	bl	40c958 <printf@plt+0xb448>
  40edbc:	ldr	w0, [x20]
  40edc0:	cmp	w0, #0x0
  40edc4:	b.le	40edec <printf@plt+0xd8dc>
  40edc8:	mov	w19, #0x0                   	// #0
  40edcc:	nop
  40edd0:	mov	w1, w19
  40edd4:	mov	x0, x20
  40edd8:	bl	40e1e0 <printf@plt+0xccd0>
  40eddc:	add	w19, w19, #0x1
  40ede0:	ldr	w0, [x20]
  40ede4:	cmp	w0, w19
  40ede8:	b.gt	40edd0 <printf@plt+0xd8c0>
  40edec:	mov	x0, x20
  40edf0:	ldp	x19, x20, [sp, #16]
  40edf4:	ldp	x29, x30, [sp], #32
  40edf8:	b	40cad8 <printf@plt+0xb5c8>
  40edfc:	ldr	x3, [x19, #432]
  40ee00:	mov	x2, #0x10                  	// #16
  40ee04:	mov	x1, #0x1                   	// #1
  40ee08:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  40ee0c:	add	x0, x0, #0x58
  40ee10:	bl	4014a0 <fwrite@plt>
  40ee14:	ldr	x3, [x19, #432]
  40ee18:	adrp	x0, 414000 <_ZdlPvm@@Base+0x33c8>
  40ee1c:	mov	x2, #0x39                  	// #57
  40ee20:	add	x0, x0, #0x70
  40ee24:	mov	x1, #0x1                   	// #1
  40ee28:	bl	4014a0 <fwrite@plt>
  40ee2c:	ldr	w0, [x20, #120]
  40ee30:	tbnz	w0, #0, 40eda4 <printf@plt+0xd894>
  40ee34:	ldr	x3, [x19, #432]
  40ee38:	adrp	x0, 412000 <_ZdlPvm@@Base+0x13c8>
  40ee3c:	mov	x2, #0x4                   	// #4
  40ee40:	mov	x1, #0x1                   	// #1
  40ee44:	add	x0, x0, #0x938
  40ee48:	bl	4014a0 <fwrite@plt>
  40ee4c:	b	40eda4 <printf@plt+0xd894>
  40ee50:	cbz	x0, 40ee58 <printf@plt+0xd948>
  40ee54:	b	405ca0 <printf@plt+0x4790>
  40ee58:	ret
  40ee5c:	nop
  40ee60:	ret
  40ee64:	nop
  40ee68:	mov	w0, #0x0                   	// #0
  40ee6c:	ret
  40ee70:	mov	w0, #0x0                   	// #0
  40ee74:	ret
  40ee78:	ret
  40ee7c:	nop
  40ee80:	ret
  40ee84:	nop
  40ee88:	ret
  40ee8c:	nop
  40ee90:	ret
  40ee94:	nop
  40ee98:	ret
  40ee9c:	nop
  40eea0:	ret
  40eea4:	nop
  40eea8:	ret
  40eeac:	nop
  40eeb0:	mov	x1, #0x40                  	// #64
  40eeb4:	b	410c38 <_ZdlPvm@@Base>
  40eeb8:	mov	x1, #0x40                  	// #64
  40eebc:	b	410c38 <_ZdlPvm@@Base>
  40eec0:	mov	x1, #0x40                  	// #64
  40eec4:	b	410c38 <_ZdlPvm@@Base>
  40eec8:	mov	x1, #0x40                  	// #64
  40eecc:	b	410c38 <_ZdlPvm@@Base>
  40eed0:	mov	x1, #0x48                  	// #72
  40eed4:	b	410c38 <_ZdlPvm@@Base>
  40eed8:	mov	x1, #0x48                  	// #72
  40eedc:	b	410c38 <_ZdlPvm@@Base>
  40eee0:	mov	x1, #0x18                  	// #24
  40eee4:	b	410c38 <_ZdlPvm@@Base>
  40eee8:	mov	x1, #0x18                  	// #24
  40eeec:	b	410c38 <_ZdlPvm@@Base>
  40eef0:	ldr	x0, [x0, #64]
  40eef4:	b	401300 <free@plt>
  40eef8:	stp	x29, x30, [sp, #-32]!
  40eefc:	mov	x29, sp
  40ef00:	str	x19, [sp, #16]
  40ef04:	mov	x19, x0
  40ef08:	ldr	x0, [x0, #64]
  40ef0c:	bl	401300 <free@plt>
  40ef10:	mov	x0, x19
  40ef14:	mov	x1, #0x48                  	// #72
  40ef18:	ldr	x19, [sp, #16]
  40ef1c:	ldp	x29, x30, [sp], #32
  40ef20:	b	410c38 <_ZdlPvm@@Base>
  40ef24:	nop
  40ef28:	ldr	x0, [x0, #64]
  40ef2c:	b	401300 <free@plt>
  40ef30:	stp	x29, x30, [sp, #-32]!
  40ef34:	mov	x29, sp
  40ef38:	str	x19, [sp, #16]
  40ef3c:	mov	x19, x0
  40ef40:	ldr	x0, [x0, #64]
  40ef44:	bl	401300 <free@plt>
  40ef48:	mov	x0, x19
  40ef4c:	mov	x1, #0x50                  	// #80
  40ef50:	ldr	x19, [sp, #16]
  40ef54:	ldp	x29, x30, [sp], #32
  40ef58:	b	410c38 <_ZdlPvm@@Base>
  40ef5c:	nop
  40ef60:	ldr	x0, [x0, #64]
  40ef64:	b	401300 <free@plt>
  40ef68:	stp	x29, x30, [sp, #-32]!
  40ef6c:	mov	x29, sp
  40ef70:	str	x19, [sp, #16]
  40ef74:	mov	x19, x0
  40ef78:	ldr	x0, [x0, #64]
  40ef7c:	bl	401300 <free@plt>
  40ef80:	mov	x0, x19
  40ef84:	mov	x1, #0x48                  	// #72
  40ef88:	ldr	x19, [sp, #16]
  40ef8c:	ldp	x29, x30, [sp], #32
  40ef90:	b	410c38 <_ZdlPvm@@Base>
  40ef94:	nop
  40ef98:	ldr	x0, [x0, #64]
  40ef9c:	b	401300 <free@plt>
  40efa0:	stp	x29, x30, [sp, #-32]!
  40efa4:	mov	x29, sp
  40efa8:	str	x19, [sp, #16]
  40efac:	mov	x19, x0
  40efb0:	ldr	x0, [x0, #64]
  40efb4:	bl	401300 <free@plt>
  40efb8:	mov	x0, x19
  40efbc:	mov	x1, #0x48                  	// #72
  40efc0:	ldr	x19, [sp, #16]
  40efc4:	ldp	x29, x30, [sp], #32
  40efc8:	b	410c38 <_ZdlPvm@@Base>
  40efcc:	nop
  40efd0:	ldr	x0, [x0, #64]
  40efd4:	b	401300 <free@plt>
  40efd8:	stp	x29, x30, [sp, #-32]!
  40efdc:	mov	x29, sp
  40efe0:	str	x19, [sp, #16]
  40efe4:	mov	x19, x0
  40efe8:	ldr	x0, [x0, #64]
  40efec:	bl	401300 <free@plt>
  40eff0:	mov	x0, x19
  40eff4:	mov	x1, #0x48                  	// #72
  40eff8:	ldr	x19, [sp, #16]
  40effc:	ldp	x29, x30, [sp], #32
  40f000:	b	410c38 <_ZdlPvm@@Base>
  40f004:	nop
  40f008:	ldr	x0, [x0, #64]
  40f00c:	b	401300 <free@plt>
  40f010:	stp	x29, x30, [sp, #-32]!
  40f014:	mov	x29, sp
  40f018:	str	x19, [sp, #16]
  40f01c:	mov	x19, x0
  40f020:	ldr	x0, [x0, #64]
  40f024:	bl	401300 <free@plt>
  40f028:	mov	x0, x19
  40f02c:	mov	x1, #0x48                  	// #72
  40f030:	ldr	x19, [sp, #16]
  40f034:	ldp	x29, x30, [sp], #32
  40f038:	b	410c38 <_ZdlPvm@@Base>
  40f03c:	nop
  40f040:	ldr	x0, [x0, #64]
  40f044:	b	401300 <free@plt>
  40f048:	stp	x29, x30, [sp, #-32]!
  40f04c:	mov	x29, sp
  40f050:	str	x19, [sp, #16]
  40f054:	mov	x19, x0
  40f058:	ldr	x0, [x0, #64]
  40f05c:	bl	401300 <free@plt>
  40f060:	mov	x0, x19
  40f064:	mov	x1, #0x48                  	// #72
  40f068:	ldr	x19, [sp, #16]
  40f06c:	ldp	x29, x30, [sp], #32
  40f070:	b	410c38 <_ZdlPvm@@Base>
  40f074:	nop
  40f078:	mov	x1, x0
  40f07c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x33c8>
  40f080:	ldr	x0, [x0, #64]
  40f084:	add	x2, x2, #0xaf0
  40f088:	str	x2, [x1]
  40f08c:	cbz	x0, 40f094 <printf@plt+0xdb84>
  40f090:	b	4013e0 <_ZdaPv@plt>
  40f094:	ret
  40f098:	stp	x29, x30, [sp, #-32]!
  40f09c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x33c8>
  40f0a0:	add	x1, x1, #0xaf0
  40f0a4:	mov	x29, sp
  40f0a8:	str	x19, [sp, #16]
  40f0ac:	mov	x19, x0
  40f0b0:	ldr	x0, [x0, #64]
  40f0b4:	str	x1, [x19]
  40f0b8:	cbz	x0, 40f0c0 <printf@plt+0xdbb0>
  40f0bc:	bl	4013e0 <_ZdaPv@plt>
  40f0c0:	mov	x0, x19
  40f0c4:	mov	x1, #0x48                  	// #72
  40f0c8:	ldr	x19, [sp, #16]
  40f0cc:	ldp	x29, x30, [sp], #32
  40f0d0:	b	410c38 <_ZdlPvm@@Base>
  40f0d4:	nop
  40f0d8:	mov	x1, x0
  40f0dc:	adrp	x2, 414000 <_ZdlPvm@@Base+0x33c8>
  40f0e0:	ldr	x0, [x0, #64]
  40f0e4:	add	x2, x2, #0xaf0
  40f0e8:	str	x2, [x1]
  40f0ec:	cbz	x0, 40f0f4 <printf@plt+0xdbe4>
  40f0f0:	b	4013e0 <_ZdaPv@plt>
  40f0f4:	ret
  40f0f8:	stp	x29, x30, [sp, #-32]!
  40f0fc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x33c8>
  40f100:	add	x1, x1, #0xaf0
  40f104:	mov	x29, sp
  40f108:	str	x19, [sp, #16]
  40f10c:	mov	x19, x0
  40f110:	ldr	x0, [x0, #64]
  40f114:	str	x1, [x19]
  40f118:	cbz	x0, 40f120 <printf@plt+0xdc10>
  40f11c:	bl	4013e0 <_ZdaPv@plt>
  40f120:	mov	x0, x19
  40f124:	mov	x1, #0x48                  	// #72
  40f128:	ldr	x19, [sp, #16]
  40f12c:	ldp	x29, x30, [sp], #32
  40f130:	b	410c38 <_ZdlPvm@@Base>
  40f134:	nop
  40f138:	mov	x1, x0
  40f13c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x33c8>
  40f140:	ldr	x0, [x0, #64]
  40f144:	add	x2, x2, #0xaf0
  40f148:	str	x2, [x1]
  40f14c:	cbz	x0, 40f154 <printf@plt+0xdc44>
  40f150:	b	4013e0 <_ZdaPv@plt>
  40f154:	ret
  40f158:	stp	x29, x30, [sp, #-32]!
  40f15c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x33c8>
  40f160:	add	x1, x1, #0xaf0
  40f164:	mov	x29, sp
  40f168:	str	x19, [sp, #16]
  40f16c:	mov	x19, x0
  40f170:	ldr	x0, [x0, #64]
  40f174:	str	x1, [x19]
  40f178:	cbz	x0, 40f180 <printf@plt+0xdc70>
  40f17c:	bl	4013e0 <_ZdaPv@plt>
  40f180:	mov	x0, x19
  40f184:	mov	x1, #0x48                  	// #72
  40f188:	ldr	x19, [sp, #16]
  40f18c:	ldp	x29, x30, [sp], #32
  40f190:	b	410c38 <_ZdlPvm@@Base>
  40f194:	nop
  40f198:	mov	x1, x0
  40f19c:	adrp	x2, 414000 <_ZdlPvm@@Base+0x33c8>
  40f1a0:	ldr	x0, [x0, #64]
  40f1a4:	add	x2, x2, #0xaf0
  40f1a8:	str	x2, [x1]
  40f1ac:	cbz	x0, 40f1b4 <printf@plt+0xdca4>
  40f1b0:	b	4013e0 <_ZdaPv@plt>
  40f1b4:	ret
  40f1b8:	stp	x29, x30, [sp, #-32]!
  40f1bc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x33c8>
  40f1c0:	add	x1, x1, #0xaf0
  40f1c4:	mov	x29, sp
  40f1c8:	str	x19, [sp, #16]
  40f1cc:	mov	x19, x0
  40f1d0:	ldr	x0, [x0, #64]
  40f1d4:	str	x1, [x19]
  40f1d8:	cbz	x0, 40f1e0 <printf@plt+0xdcd0>
  40f1dc:	bl	4013e0 <_ZdaPv@plt>
  40f1e0:	mov	x0, x19
  40f1e4:	mov	x1, #0x48                  	// #72
  40f1e8:	ldr	x19, [sp, #16]
  40f1ec:	ldp	x29, x30, [sp], #32
  40f1f0:	b	410c38 <_ZdlPvm@@Base>
  40f1f4:	nop
  40f1f8:	stp	x29, x30, [sp, #-48]!
  40f1fc:	adrp	x2, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40f200:	mov	x29, sp
  40f204:	ldr	x2, [x2, #232]
  40f208:	stp	x19, x20, [sp, #16]
  40f20c:	mov	w19, w0
  40f210:	str	x21, [sp, #32]
  40f214:	mov	x20, x1
  40f218:	adrp	x21, 42a000 <_Znam@GLIBCXX_3.4>
  40f21c:	cbz	x2, 40f230 <printf@plt+0xdd20>
  40f220:	ldr	x0, [x21, #440]
  40f224:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40f228:	add	x1, x1, #0xc0
  40f22c:	bl	4012c0 <fprintf@plt>
  40f230:	ldr	x0, [x21, #440]
  40f234:	mov	x3, x20
  40f238:	mov	w2, w19
  40f23c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40f240:	add	x1, x1, #0xc8
  40f244:	bl	4012c0 <fprintf@plt>
  40f248:	ldr	x0, [x21, #440]
  40f24c:	bl	4013d0 <fflush@plt>
  40f250:	bl	401460 <abort@plt>
  40f254:	nop
  40f258:	stp	x29, x30, [sp, #-64]!
  40f25c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40f260:	mov	w1, #0x1                   	// #1
  40f264:	mov	x29, sp
  40f268:	stp	x21, x22, [sp, #32]
  40f26c:	add	x22, x0, #0x348
  40f270:	str	w1, [x0, #840]
  40f274:	stp	x19, x20, [sp, #16]
  40f278:	mov	x19, #0x0                   	// #0
  40f27c:	str	x23, [sp, #48]
  40f280:	add	x23, x22, #0x8
  40f284:	add	x22, x22, #0x108
  40f288:	b	40f2e0 <printf@plt+0xddd0>
  40f28c:	bl	4013a0 <__ctype_b_loc@plt>
  40f290:	mov	x20, x0
  40f294:	ldr	x0, [x0]
  40f298:	ldrh	w0, [x0, x21]
  40f29c:	tbz	w0, #9, 40f318 <printf@plt+0xde08>
  40f2a0:	bl	401290 <__ctype_toupper_loc@plt>
  40f2a4:	ldr	x0, [x0]
  40f2a8:	ldr	w0, [x0, x19, lsl #2]
  40f2ac:	strb	w0, [x19, x23]
  40f2b0:	ldr	x0, [x20]
  40f2b4:	and	w1, w19, #0xff
  40f2b8:	ldrh	w0, [x0, x21]
  40f2bc:	tbz	w0, #8, 40f2d0 <printf@plt+0xddc0>
  40f2c0:	bl	401400 <__ctype_tolower_loc@plt>
  40f2c4:	ldr	x0, [x0]
  40f2c8:	ldr	w1, [x0, x19, lsl #2]
  40f2cc:	and	w1, w1, #0xff
  40f2d0:	strb	w1, [x19, x22]
  40f2d4:	add	x19, x19, #0x1
  40f2d8:	cmp	x19, #0x100
  40f2dc:	b.eq	40f304 <printf@plt+0xddf4>  // b.none
  40f2e0:	lsl	x21, x19, #1
  40f2e4:	tst	w19, #0xffffff80
  40f2e8:	b.eq	40f28c <printf@plt+0xdd7c>  // b.none
  40f2ec:	and	w1, w19, #0xff
  40f2f0:	strb	w1, [x19, x23]
  40f2f4:	strb	w1, [x19, x22]
  40f2f8:	add	x19, x19, #0x1
  40f2fc:	cmp	x19, #0x100
  40f300:	b.ne	40f2e0 <printf@plt+0xddd0>  // b.any
  40f304:	ldp	x19, x20, [sp, #16]
  40f308:	ldp	x21, x22, [sp, #32]
  40f30c:	ldr	x23, [sp, #48]
  40f310:	ldp	x29, x30, [sp], #64
  40f314:	ret
  40f318:	strb	w19, [x19, x23]
  40f31c:	b	40f2b0 <printf@plt+0xdda0>
  40f320:	mov	x1, #0x0                   	// #0
  40f324:	nop
  40f328:	strb	w1, [x0, x1]
  40f32c:	add	x1, x1, #0x1
  40f330:	cmp	x1, #0x100
  40f334:	b.ne	40f328 <printf@plt+0xde18>  // b.any
  40f338:	ret
  40f33c:	nop
  40f340:	ret
  40f344:	nop
  40f348:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40f34c:	ldr	w0, [x0, #840]
  40f350:	cbnz	w0, 40f358 <printf@plt+0xde48>
  40f354:	b	40f258 <printf@plt+0xdd48>
  40f358:	ret
  40f35c:	nop
  40f360:	stp	x29, x30, [sp, #-128]!
  40f364:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40f368:	mov	w1, #0x1                   	// #1
  40f36c:	mov	x29, sp
  40f370:	stp	x21, x22, [sp, #32]
  40f374:	add	x22, x0, #0x550
  40f378:	add	x4, x22, #0xa08
  40f37c:	add	x3, x22, #0x8
  40f380:	add	x6, x22, #0x408
  40f384:	add	x5, x22, #0x608
  40f388:	stp	x19, x20, [sp, #16]
  40f38c:	mov	w20, w1
  40f390:	stp	x23, x24, [sp, #48]
  40f394:	add	x24, x22, #0x208
  40f398:	add	x23, x22, #0x808
  40f39c:	stp	x25, x26, [sp, #64]
  40f3a0:	add	x26, x22, #0x508
  40f3a4:	add	x25, x22, #0x708
  40f3a8:	stp	x27, x28, [sp, #80]
  40f3ac:	add	x28, x22, #0x108
  40f3b0:	add	x27, x22, #0x308
  40f3b4:	add	x22, x22, #0x908
  40f3b8:	str	w1, [x0, #1360]
  40f3bc:	mov	x19, #0x0                   	// #0
  40f3c0:	tst	w19, #0xffffff80
  40f3c4:	mov	w21, w19
  40f3c8:	b.ne	40f510 <printf@plt+0xe000>  // b.any
  40f3cc:	stp	x4, x3, [sp, #96]
  40f3d0:	stp	x6, x5, [sp, #112]
  40f3d4:	bl	4013a0 <__ctype_b_loc@plt>
  40f3d8:	lsl	x1, x19, #1
  40f3dc:	ldr	x2, [x0]
  40f3e0:	ldp	x4, x3, [sp, #96]
  40f3e4:	ldrh	w2, [x2, x1]
  40f3e8:	ldp	x6, x5, [sp, #112]
  40f3ec:	tbz	w2, #10, 40f540 <printf@plt+0xe030>
  40f3f0:	strb	w20, [x19, x4]
  40f3f4:	ldr	x2, [x0]
  40f3f8:	ldrh	w2, [x2, x1]
  40f3fc:	tbnz	w2, #8, 40f550 <printf@plt+0xe040>
  40f400:	strb	wzr, [x19, x3]
  40f404:	ldr	x2, [x0]
  40f408:	ldrh	w2, [x2, x1]
  40f40c:	tbnz	w2, #9, 40f560 <printf@plt+0xe050>
  40f410:	strb	wzr, [x19, x28]
  40f414:	sub	w21, w21, #0x30
  40f418:	mov	w2, #0x0                   	// #0
  40f41c:	cmp	w21, #0xa
  40f420:	csel	w2, w20, w2, cc  // cc = lo, ul, last
  40f424:	strb	w2, [x19, x24]
  40f428:	ldr	x2, [x0]
  40f42c:	ldrh	w2, [x2, x1]
  40f430:	tbnz	w2, #12, 40f4f8 <printf@plt+0xdfe8>
  40f434:	strb	wzr, [x19, x27]
  40f438:	ldr	x2, [x0]
  40f43c:	ldrh	w2, [x2, x1]
  40f440:	tbnz	w2, #13, 40f508 <printf@plt+0xdff8>
  40f444:	strb	wzr, [x19, x6]
  40f448:	ldr	x2, [x0]
  40f44c:	ldrh	w2, [x2, x1]
  40f450:	tbnz	w2, #2, 40f4c0 <printf@plt+0xdfb0>
  40f454:	strb	wzr, [x19, x26]
  40f458:	ldr	x2, [x0]
  40f45c:	ldrh	w2, [x2, x1]
  40f460:	tbnz	w2, #3, 40f4d0 <printf@plt+0xdfc0>
  40f464:	strb	wzr, [x19, x5]
  40f468:	ldr	x2, [x0]
  40f46c:	ldrh	w2, [x2, x1]
  40f470:	tbnz	w2, #14, 40f4e0 <printf@plt+0xdfd0>
  40f474:	strb	wzr, [x19, x25]
  40f478:	ldr	x2, [x0]
  40f47c:	ldrsh	w2, [x2, x1]
  40f480:	tbnz	w2, #31, 40f4f0 <printf@plt+0xdfe0>
  40f484:	strb	wzr, [x19, x23]
  40f488:	ldr	x0, [x0]
  40f48c:	ldrh	w0, [x0, x1]
  40f490:	ubfx	x0, x0, #1, #1
  40f494:	strb	w0, [x19, x22]
  40f498:	add	x19, x19, #0x1
  40f49c:	cmp	x19, #0x100
  40f4a0:	b.ne	40f3c0 <printf@plt+0xdeb0>  // b.any
  40f4a4:	ldp	x19, x20, [sp, #16]
  40f4a8:	ldp	x21, x22, [sp, #32]
  40f4ac:	ldp	x23, x24, [sp, #48]
  40f4b0:	ldp	x25, x26, [sp, #64]
  40f4b4:	ldp	x27, x28, [sp, #80]
  40f4b8:	ldp	x29, x30, [sp], #128
  40f4bc:	ret
  40f4c0:	strb	w20, [x19, x26]
  40f4c4:	ldr	x2, [x0]
  40f4c8:	ldrh	w2, [x2, x1]
  40f4cc:	tbz	w2, #3, 40f464 <printf@plt+0xdf54>
  40f4d0:	strb	w20, [x19, x5]
  40f4d4:	ldr	x2, [x0]
  40f4d8:	ldrh	w2, [x2, x1]
  40f4dc:	tbz	w2, #14, 40f474 <printf@plt+0xdf64>
  40f4e0:	strb	w20, [x19, x25]
  40f4e4:	ldr	x2, [x0]
  40f4e8:	ldrsh	w2, [x2, x1]
  40f4ec:	tbz	w2, #31, 40f484 <printf@plt+0xdf74>
  40f4f0:	strb	w20, [x19, x23]
  40f4f4:	b	40f488 <printf@plt+0xdf78>
  40f4f8:	strb	w20, [x19, x27]
  40f4fc:	ldr	x2, [x0]
  40f500:	ldrh	w2, [x2, x1]
  40f504:	tbz	w2, #13, 40f444 <printf@plt+0xdf34>
  40f508:	strb	w20, [x19, x6]
  40f50c:	b	40f448 <printf@plt+0xdf38>
  40f510:	mov	w0, #0x0                   	// #0
  40f514:	strb	wzr, [x19, x4]
  40f518:	strb	wzr, [x19, x3]
  40f51c:	strb	wzr, [x19, x28]
  40f520:	strb	wzr, [x19, x24]
  40f524:	strb	wzr, [x19, x27]
  40f528:	strb	wzr, [x19, x6]
  40f52c:	strb	wzr, [x19, x26]
  40f530:	strb	wzr, [x19, x5]
  40f534:	strb	wzr, [x19, x25]
  40f538:	strb	wzr, [x19, x23]
  40f53c:	b	40f494 <printf@plt+0xdf84>
  40f540:	strb	wzr, [x19, x4]
  40f544:	ldr	x2, [x0]
  40f548:	ldrh	w2, [x2, x1]
  40f54c:	tbz	w2, #8, 40f400 <printf@plt+0xdef0>
  40f550:	strb	w20, [x19, x3]
  40f554:	ldr	x2, [x0]
  40f558:	ldrh	w2, [x2, x1]
  40f55c:	tbz	w2, #9, 40f410 <printf@plt+0xdf00>
  40f560:	strb	w20, [x19, x28]
  40f564:	b	40f414 <printf@plt+0xdf04>
  40f568:	add	x1, x0, #0x100
  40f56c:	nop
  40f570:	strb	wzr, [x0], #1
  40f574:	cmp	x0, x1
  40f578:	b.ne	40f570 <printf@plt+0xe060>  // b.any
  40f57c:	ret
  40f580:	add	x1, x0, #0x100
  40f584:	nop
  40f588:	strb	wzr, [x0], #1
  40f58c:	cmp	x0, x1
  40f590:	b.ne	40f588 <printf@plt+0xe078>  // b.any
  40f594:	ret
  40f598:	mov	x2, x0
  40f59c:	add	x3, x0, #0x100
  40f5a0:	strb	wzr, [x2], #1
  40f5a4:	cmp	x2, x3
  40f5a8:	b.ne	40f5a0 <printf@plt+0xe090>  // b.any
  40f5ac:	ldrb	w2, [x1]
  40f5b0:	cbz	w2, 40f5c4 <printf@plt+0xe0b4>
  40f5b4:	mov	w3, #0x1                   	// #1
  40f5b8:	strb	w3, [x0, w2, sxtw]
  40f5bc:	ldrb	w2, [x1, #1]!
  40f5c0:	cbnz	w2, 40f5b8 <printf@plt+0xe0a8>
  40f5c4:	ret
  40f5c8:	mov	x2, x0
  40f5cc:	add	x3, x0, #0x100
  40f5d0:	strb	wzr, [x2], #1
  40f5d4:	cmp	x2, x3
  40f5d8:	b.ne	40f5d0 <printf@plt+0xe0c0>  // b.any
  40f5dc:	ldrb	w2, [x1]
  40f5e0:	cbz	w2, 40f5f4 <printf@plt+0xe0e4>
  40f5e4:	mov	w3, #0x1                   	// #1
  40f5e8:	strb	w3, [x0, w2, sxtw]
  40f5ec:	ldrb	w2, [x1, #1]!
  40f5f0:	cbnz	w2, 40f5e8 <printf@plt+0xe0d8>
  40f5f4:	ret
  40f5f8:	ret
  40f5fc:	nop
  40f600:	mov	x2, #0x0                   	// #0
  40f604:	mov	w4, #0x1                   	// #1
  40f608:	ldrb	w3, [x1, x2]
  40f60c:	cbz	w3, 40f614 <printf@plt+0xe104>
  40f610:	strb	w4, [x0, x2]
  40f614:	add	x2, x2, #0x1
  40f618:	cmp	x2, #0x100
  40f61c:	b.ne	40f608 <printf@plt+0xe0f8>  // b.any
  40f620:	ret
  40f624:	nop
  40f628:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  40f62c:	ldr	w0, [x0, #1360]
  40f630:	cbnz	w0, 40f638 <printf@plt+0xe128>
  40f634:	b	40f360 <printf@plt+0xde50>
  40f638:	ret
  40f63c:	nop
  40f640:	cmp	x1, #0x0
  40f644:	adrp	x2, 415000 <_ZdlPvm@@Base+0x43c8>
  40f648:	add	x2, x2, #0xf8
  40f64c:	mov	w3, #0x1                   	// #1
  40f650:	csel	x1, x2, x1, eq  // eq = none
  40f654:	str	w3, [x0]
  40f658:	str	x1, [x0, #8]
  40f65c:	ret
  40f660:	str	wzr, [x0]
  40f664:	ret
  40f668:	mov	w2, #0x3                   	// #3
  40f66c:	str	w2, [x0]
  40f670:	str	w1, [x0, #8]
  40f674:	ret
  40f678:	mov	w2, #0x4                   	// #4
  40f67c:	str	w2, [x0]
  40f680:	str	w1, [x0, #8]
  40f684:	ret
  40f688:	mov	w2, #0x2                   	// #2
  40f68c:	str	w2, [x0]
  40f690:	strb	w1, [x0, #8]
  40f694:	ret
  40f698:	mov	w1, #0x5                   	// #5
  40f69c:	str	w1, [x0]
  40f6a0:	str	d0, [x0, #8]
  40f6a4:	ret
  40f6a8:	ldr	w0, [x0]
  40f6ac:	cmp	w0, #0x0
  40f6b0:	cset	w0, eq  // eq = none
  40f6b4:	ret
  40f6b8:	stp	x29, x30, [sp, #-16]!
  40f6bc:	mov	x29, sp
  40f6c0:	ldr	w1, [x0]
  40f6c4:	cmp	w1, #0x3
  40f6c8:	b.eq	40f720 <printf@plt+0xe210>  // b.none
  40f6cc:	b.ls	40f6fc <printf@plt+0xe1ec>  // b.plast
  40f6d0:	cmp	w1, #0x4
  40f6d4:	b.eq	40f738 <printf@plt+0xe228>  // b.none
  40f6d8:	cmp	w1, #0x5
  40f6dc:	b.ne	40f750 <printf@plt+0xe240>  // b.any
  40f6e0:	adrp	x2, 42a000 <_Znam@GLIBCXX_3.4>
  40f6e4:	ldr	d0, [x0, #8]
  40f6e8:	ldp	x29, x30, [sp], #16
  40f6ec:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40f6f0:	ldr	x0, [x2, #440]
  40f6f4:	add	x1, x1, #0x100
  40f6f8:	b	4012c0 <fprintf@plt>
  40f6fc:	cmp	w1, #0x1
  40f700:	b.eq	40f758 <printf@plt+0xe248>  // b.none
  40f704:	cmp	w1, #0x2
  40f708:	b.ne	40f750 <printf@plt+0xe240>  // b.any
  40f70c:	ldp	x29, x30, [sp], #16
  40f710:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40f714:	ldrb	w0, [x0, #8]
  40f718:	ldr	x1, [x1, #440]
  40f71c:	b	4012d0 <putc@plt>
  40f720:	ldr	w0, [x0, #8]
  40f724:	bl	410920 <printf@plt+0xf410>
  40f728:	ldp	x29, x30, [sp], #16
  40f72c:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40f730:	ldr	x1, [x1, #440]
  40f734:	b	401260 <fputs@plt>
  40f738:	ldr	w0, [x0, #8]
  40f73c:	bl	4109b8 <printf@plt+0xf4a8>
  40f740:	ldp	x29, x30, [sp], #16
  40f744:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40f748:	ldr	x1, [x1, #440]
  40f74c:	b	401260 <fputs@plt>
  40f750:	ldp	x29, x30, [sp], #16
  40f754:	ret
  40f758:	ldp	x29, x30, [sp], #16
  40f75c:	adrp	x1, 42a000 <_Znam@GLIBCXX_3.4>
  40f760:	ldr	x0, [x0, #8]
  40f764:	ldr	x1, [x1, #440]
  40f768:	b	401260 <fputs@plt>
  40f76c:	nop
  40f770:	stp	x29, x30, [sp, #-64]!
  40f774:	mov	x29, sp
  40f778:	stp	x19, x20, [sp, #16]
  40f77c:	mov	x19, x0
  40f780:	stp	x21, x22, [sp, #32]
  40f784:	stp	x23, x24, [sp, #48]
  40f788:	cbz	x0, 40f8a4 <printf@plt+0xe394>
  40f78c:	mov	x4, x0
  40f790:	adrp	x24, 415000 <_ZdlPvm@@Base+0x43c8>
  40f794:	mov	x21, x1
  40f798:	mov	x22, x2
  40f79c:	mov	x23, x3
  40f7a0:	add	x24, x24, #0x108
  40f7a4:	ldrb	w0, [x4], #1
  40f7a8:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  40f7ac:	cbnz	w0, 40f7f4 <printf@plt+0xe2e4>
  40f7b0:	b	40f814 <printf@plt+0xe304>
  40f7b4:	ldrb	w4, [x19, #1]
  40f7b8:	add	x19, x19, #0x2
  40f7bc:	cmp	w4, #0x32
  40f7c0:	b.eq	40f844 <printf@plt+0xe334>  // b.none
  40f7c4:	b.hi	40f828 <printf@plt+0xe318>  // b.pmore
  40f7c8:	cmp	w4, #0x25
  40f7cc:	b.eq	40f868 <printf@plt+0xe358>  // b.none
  40f7d0:	cmp	w4, #0x31
  40f7d4:	b.ne	40f858 <printf@plt+0xe348>  // b.any
  40f7d8:	ldr	w0, [x21]
  40f7dc:	cbz	w0, 40f874 <printf@plt+0xe364>
  40f7e0:	mov	x0, x21
  40f7e4:	bl	40f6b8 <printf@plt+0xe1a8>
  40f7e8:	mov	x4, x19
  40f7ec:	ldrb	w0, [x4], #1
  40f7f0:	cbz	w0, 40f814 <printf@plt+0xe304>
  40f7f4:	cmp	w0, #0x25
  40f7f8:	b.eq	40f7b4 <printf@plt+0xe2a4>  // b.none
  40f7fc:	ldr	x1, [x20, #440]
  40f800:	mov	x19, x4
  40f804:	bl	4012d0 <putc@plt>
  40f808:	mov	x4, x19
  40f80c:	ldrb	w0, [x4], #1
  40f810:	cbnz	w0, 40f7f4 <printf@plt+0xe2e4>
  40f814:	ldp	x19, x20, [sp, #16]
  40f818:	ldp	x21, x22, [sp, #32]
  40f81c:	ldp	x23, x24, [sp, #48]
  40f820:	ldp	x29, x30, [sp], #64
  40f824:	ret
  40f828:	cmp	w4, #0x33
  40f82c:	b.ne	40f858 <printf@plt+0xe348>  // b.any
  40f830:	ldr	w0, [x23]
  40f834:	cbz	w0, 40f894 <printf@plt+0xe384>
  40f838:	mov	x0, x23
  40f83c:	bl	40f6b8 <printf@plt+0xe1a8>
  40f840:	b	40f7e8 <printf@plt+0xe2d8>
  40f844:	ldr	w0, [x22]
  40f848:	cbz	w0, 40f884 <printf@plt+0xe374>
  40f84c:	mov	x0, x22
  40f850:	bl	40f6b8 <printf@plt+0xe1a8>
  40f854:	b	40f7e8 <printf@plt+0xe2d8>
  40f858:	mov	x1, x24
  40f85c:	mov	w0, #0x78                  	// #120
  40f860:	bl	40f1f8 <printf@plt+0xdce8>
  40f864:	b	40f7e8 <printf@plt+0xe2d8>
  40f868:	ldr	x1, [x20, #440]
  40f86c:	bl	401390 <fputc@plt>
  40f870:	b	40f7e8 <printf@plt+0xe2d8>
  40f874:	mov	x1, x24
  40f878:	mov	w0, #0x6c                  	// #108
  40f87c:	bl	40f1f8 <printf@plt+0xdce8>
  40f880:	b	40f7e0 <printf@plt+0xe2d0>
  40f884:	mov	x1, x24
  40f888:	mov	w0, #0x70                  	// #112
  40f88c:	bl	40f1f8 <printf@plt+0xdce8>
  40f890:	b	40f84c <printf@plt+0xe33c>
  40f894:	mov	x1, x24
  40f898:	mov	w0, #0x74                  	// #116
  40f89c:	bl	40f1f8 <printf@plt+0xdce8>
  40f8a0:	b	40f838 <printf@plt+0xe328>
  40f8a4:	mov	w0, #0x62                  	// #98
  40f8a8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40f8ac:	add	x1, x1, #0x108
  40f8b0:	bl	40f1f8 <printf@plt+0xdce8>
  40f8b4:	ldrb	w0, [x19]
  40f8b8:	brk	#0x3e8
  40f8bc:	nop
  40f8c0:	stp	x29, x30, [sp, #-96]!
  40f8c4:	adrp	x8, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40f8c8:	cmp	x0, #0x0
  40f8cc:	mov	x29, sp
  40f8d0:	stp	x23, x24, [sp, #48]
  40f8d4:	mov	w23, w2
  40f8d8:	mov	x24, x4
  40f8dc:	ldr	x2, [x8, #232]
  40f8e0:	mvn	w8, w23
  40f8e4:	stp	x19, x20, [sp, #16]
  40f8e8:	adrp	x19, 42a000 <_Znam@GLIBCXX_3.4>
  40f8ec:	lsr	w8, w8, #31
  40f8f0:	stp	x21, x22, [sp, #32]
  40f8f4:	csel	w20, w8, wzr, ne  // ne = any
  40f8f8:	mov	x21, x0
  40f8fc:	stp	x25, x26, [sp, #64]
  40f900:	mov	w22, w3
  40f904:	mov	x25, x5
  40f908:	stp	x27, x28, [sp, #80]
  40f90c:	mov	x26, x6
  40f910:	mov	x28, x1
  40f914:	mov	x27, x7
  40f918:	cbz	x2, 40fa60 <printf@plt+0xe550>
  40f91c:	ldr	x0, [x19, #440]
  40f920:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40f924:	add	x1, x1, #0x140
  40f928:	bl	4012c0 <fprintf@plt>
  40f92c:	cbz	w20, 40f95c <printf@plt+0xe44c>
  40f930:	ldrb	w0, [x21]
  40f934:	cmp	w0, #0x2d
  40f938:	b.eq	40fa40 <printf@plt+0xe530>  // b.none
  40f93c:	ldr	x0, [x19, #440]
  40f940:	cbz	x28, 40fa74 <printf@plt+0xe564>
  40f944:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40f948:	mov	w4, w23
  40f94c:	mov	x3, x28
  40f950:	mov	x2, x21
  40f954:	add	x1, x1, #0x148
  40f958:	bl	4012c0 <fprintf@plt>
  40f95c:	ldr	x1, [x19, #440]
  40f960:	mov	w0, #0x20                  	// #32
  40f964:	bl	401390 <fputc@plt>
  40f968:	cbz	w22, 40f9dc <printf@plt+0xe4cc>
  40f96c:	cmp	w22, #0x2
  40f970:	b.ne	40fa00 <printf@plt+0xe4f0>  // b.any
  40f974:	ldr	x3, [x19, #440]
  40f978:	mov	x2, #0xc                   	// #12
  40f97c:	mov	x1, #0x1                   	// #1
  40f980:	adrp	x0, 415000 <_ZdlPvm@@Base+0x43c8>
  40f984:	add	x0, x0, #0x160
  40f988:	bl	4014a0 <fwrite@plt>
  40f98c:	ldr	x1, [x19, #440]
  40f990:	mov	w0, #0x20                  	// #32
  40f994:	bl	401390 <fputc@plt>
  40f998:	mov	x3, x27
  40f99c:	mov	x2, x26
  40f9a0:	mov	x1, x25
  40f9a4:	mov	x0, x24
  40f9a8:	bl	40f770 <printf@plt+0xe260>
  40f9ac:	ldr	x1, [x19, #440]
  40f9b0:	mov	w0, #0xa                   	// #10
  40f9b4:	bl	401390 <fputc@plt>
  40f9b8:	ldr	x0, [x19, #440]
  40f9bc:	bl	4013d0 <fflush@plt>
  40f9c0:	ldp	x19, x20, [sp, #16]
  40f9c4:	ldp	x21, x22, [sp, #32]
  40f9c8:	ldp	x23, x24, [sp, #48]
  40f9cc:	ldp	x25, x26, [sp, #64]
  40f9d0:	ldp	x27, x28, [sp, #80]
  40f9d4:	ldp	x29, x30, [sp], #96
  40f9d8:	b	40fba0 <printf@plt+0xe690>
  40f9dc:	ldr	x3, [x19, #440]
  40f9e0:	mov	x1, #0x1                   	// #1
  40f9e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x43c8>
  40f9e8:	mov	x2, #0x8                   	// #8
  40f9ec:	add	x0, x0, #0x170
  40f9f0:	bl	4014a0 <fwrite@plt>
  40f9f4:	ldr	x1, [x19, #440]
  40f9f8:	mov	w0, #0x20                  	// #32
  40f9fc:	bl	401390 <fputc@plt>
  40fa00:	mov	x3, x27
  40fa04:	mov	x2, x26
  40fa08:	mov	x1, x25
  40fa0c:	mov	x0, x24
  40fa10:	bl	40f770 <printf@plt+0xe260>
  40fa14:	ldr	x1, [x19, #440]
  40fa18:	mov	w0, #0xa                   	// #10
  40fa1c:	bl	401390 <fputc@plt>
  40fa20:	ldr	x0, [x19, #440]
  40fa24:	ldp	x19, x20, [sp, #16]
  40fa28:	ldp	x21, x22, [sp, #32]
  40fa2c:	ldp	x23, x24, [sp, #48]
  40fa30:	ldp	x25, x26, [sp, #64]
  40fa34:	ldp	x27, x28, [sp, #80]
  40fa38:	ldp	x29, x30, [sp], #96
  40fa3c:	b	4013d0 <fflush@plt>
  40fa40:	ldrb	w1, [x21, #1]
  40fa44:	adrp	x0, 415000 <_ZdlPvm@@Base+0x43c8>
  40fa48:	add	x0, x0, #0x128
  40fa4c:	cmp	w1, #0x0
  40fa50:	csel	x21, x0, x21, eq  // eq = none
  40fa54:	ldr	x0, [x19, #440]
  40fa58:	cbnz	x28, 40f944 <printf@plt+0xe434>
  40fa5c:	b	40fa74 <printf@plt+0xe564>
  40fa60:	cbz	w20, 40f968 <printf@plt+0xe458>
  40fa64:	ldrb	w0, [x21]
  40fa68:	cmp	w0, #0x2d
  40fa6c:	b.ne	40f93c <printf@plt+0xe42c>  // b.any
  40fa70:	b	40fa40 <printf@plt+0xe530>
  40fa74:	mov	w3, w23
  40fa78:	mov	x2, x21
  40fa7c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  40fa80:	add	x1, x1, #0x158
  40fa84:	bl	4012c0 <fprintf@plt>
  40fa88:	ldr	x1, [x19, #440]
  40fa8c:	mov	w0, #0x20                  	// #32
  40fa90:	bl	401390 <fputc@plt>
  40fa94:	b	40f968 <printf@plt+0xe458>
  40fa98:	adrp	x4, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40fa9c:	adrp	x8, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40faa0:	adrp	x7, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40faa4:	mov	x5, x1
  40faa8:	mov	x6, x2
  40faac:	ldr	w2, [x4, #228]
  40fab0:	ldr	x1, [x8, #104]
  40fab4:	mov	x4, x0
  40fab8:	ldr	x0, [x7, #112]
  40fabc:	mov	x7, x3
  40fac0:	mov	w3, #0x1                   	// #1
  40fac4:	b	40f8c0 <printf@plt+0xe3b0>
  40fac8:	adrp	x4, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40facc:	adrp	x8, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40fad0:	adrp	x7, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40fad4:	mov	x5, x1
  40fad8:	mov	x6, x2
  40fadc:	ldr	w2, [x4, #228]
  40fae0:	ldr	x1, [x8, #104]
  40fae4:	mov	x4, x0
  40fae8:	ldr	x0, [x7, #112]
  40faec:	mov	x7, x3
  40faf0:	mov	w3, #0x0                   	// #0
  40faf4:	b	40f8c0 <printf@plt+0xe3b0>
  40faf8:	adrp	x4, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40fafc:	adrp	x8, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40fb00:	adrp	x7, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  40fb04:	mov	x5, x1
  40fb08:	mov	x6, x2
  40fb0c:	ldr	w2, [x4, #228]
  40fb10:	ldr	x1, [x8, #104]
  40fb14:	mov	x4, x0
  40fb18:	ldr	x0, [x7, #112]
  40fb1c:	mov	x7, x3
  40fb20:	mov	w3, #0x2                   	// #2
  40fb24:	b	40f8c0 <printf@plt+0xe3b0>
  40fb28:	mov	x7, x2
  40fb2c:	mov	x6, x4
  40fb30:	mov	w2, w1
  40fb34:	mov	x4, x7
  40fb38:	mov	x1, #0x0                   	// #0
  40fb3c:	mov	x7, x5
  40fb40:	mov	x5, x3
  40fb44:	mov	w3, #0x1                   	// #1
  40fb48:	b	40f8c0 <printf@plt+0xe3b0>
  40fb4c:	nop
  40fb50:	mov	x7, x2
  40fb54:	mov	x6, x4
  40fb58:	mov	w2, w1
  40fb5c:	mov	x4, x7
  40fb60:	mov	x1, #0x0                   	// #0
  40fb64:	mov	x7, x5
  40fb68:	mov	x5, x3
  40fb6c:	mov	w3, #0x0                   	// #0
  40fb70:	b	40f8c0 <printf@plt+0xe3b0>
  40fb74:	nop
  40fb78:	mov	x7, x2
  40fb7c:	mov	x6, x4
  40fb80:	mov	w2, w1
  40fb84:	mov	x4, x7
  40fb88:	mov	x1, #0x0                   	// #0
  40fb8c:	mov	x7, x5
  40fb90:	mov	x5, x3
  40fb94:	mov	w3, #0x2                   	// #2
  40fb98:	b	40f8c0 <printf@plt+0xe3b0>
  40fb9c:	nop
  40fba0:	stp	x29, x30, [sp, #-16]!
  40fba4:	mov	w0, #0x3                   	// #3
  40fba8:	mov	x29, sp
  40fbac:	bl	401490 <exit@plt>
  40fbb0:	ldp	w13, w8, [x1, #48]
  40fbb4:	add	x11, x0, #0x8
  40fbb8:	ldr	w12, [x1]
  40fbbc:	cmp	w13, w8
  40fbc0:	mov	w7, w13
  40fbc4:	ccmp	w8, w12, #0x0, lt  // lt = tstop
  40fbc8:	mov	w9, w12
  40fbcc:	sxtw	x14, w8
  40fbd0:	b.ge	40fc38 <printf@plt+0xe728>  // b.tcont
  40fbd4:	nop
  40fbd8:	sub	w10, w9, w8
  40fbdc:	sub	w2, w8, w7
  40fbe0:	cmp	w10, w2
  40fbe4:	b.le	40fc48 <printf@plt+0xe738>
  40fbe8:	sxtw	x3, w7
  40fbec:	sub	w9, w9, w2
  40fbf0:	sub	w4, w2, #0x1
  40fbf4:	mov	x5, x3
  40fbf8:	add	x4, x4, x3
  40fbfc:	sxtw	x3, w9
  40fc00:	add	x2, x0, w7, sxtw #3
  40fc04:	sub	x3, x3, x5
  40fc08:	add	x4, x11, x4, lsl #3
  40fc0c:	nop
  40fc10:	ldr	x6, [x2, x3, lsl #3]
  40fc14:	ldr	x5, [x2]
  40fc18:	str	x6, [x2]
  40fc1c:	str	x5, [x2, x3, lsl #3]
  40fc20:	add	x2, x2, #0x8
  40fc24:	cmp	x4, x2
  40fc28:	b.ne	40fc10 <printf@plt+0xe700>  // b.any
  40fc2c:	cmp	w9, w8
  40fc30:	ccmp	w7, w8, #0x0, gt
  40fc34:	b.lt	40fbd8 <printf@plt+0xe6c8>  // b.tstop
  40fc38:	sub	w0, w12, w8
  40fc3c:	add	w0, w0, w13
  40fc40:	stp	w0, w12, [x1, #48]
  40fc44:	ret
  40fc48:	sxtw	x3, w7
  40fc4c:	sub	w6, w10, #0x1
  40fc50:	add	x6, x6, x3
  40fc54:	add	x2, x0, w7, sxtw #3
  40fc58:	sub	x3, x14, x3
  40fc5c:	add	x6, x11, x6, lsl #3
  40fc60:	ldr	x5, [x2, x3, lsl #3]
  40fc64:	ldr	x4, [x2]
  40fc68:	str	x5, [x2]
  40fc6c:	str	x4, [x2, x3, lsl #3]
  40fc70:	add	x2, x2, #0x8
  40fc74:	cmp	x2, x6
  40fc78:	b.ne	40fc60 <printf@plt+0xe750>  // b.any
  40fc7c:	add	w7, w7, w10
  40fc80:	cmp	w9, w8
  40fc84:	ccmp	w7, w8, #0x0, gt
  40fc88:	b.lt	40fbd8 <printf@plt+0xe6c8>  // b.tstop
  40fc8c:	b	40fc38 <printf@plt+0xe728>
  40fc90:	stp	x29, x30, [sp, #-192]!
  40fc94:	mov	x29, sp
  40fc98:	stp	x19, x20, [sp, #16]
  40fc9c:	mov	w19, w0
  40fca0:	stp	x21, x22, [sp, #32]
  40fca4:	mov	x21, x2
  40fca8:	ldrb	w0, [x2]
  40fcac:	ldr	w2, [x7, #4]
  40fcb0:	cmp	w0, #0x3a
  40fcb4:	str	x3, [sp, #96]
  40fcb8:	csel	w0, w2, wzr, ne  // ne = any
  40fcbc:	stp	w5, w0, [sp, #104]
  40fcc0:	str	x4, [sp, #112]
  40fcc4:	cmp	w19, #0x0
  40fcc8:	b.le	410384 <printf@plt+0xee74>
  40fccc:	ldr	w0, [x7]
  40fcd0:	mov	x20, x1
  40fcd4:	str	xzr, [x7, #16]
  40fcd8:	stp	x23, x24, [sp, #48]
  40fcdc:	mov	x24, x7
  40fce0:	stp	x27, x28, [sp, #80]
  40fce4:	cbnz	w0, 40fdb8 <printf@plt+0xe8a8>
  40fce8:	mov	w1, #0x1                   	// #1
  40fcec:	mov	w0, w1
  40fcf0:	str	w1, [x7]
  40fcf4:	str	xzr, [x24, #32]
  40fcf8:	stp	w0, w0, [x24, #48]
  40fcfc:	cbz	w6, 40fec8 <printf@plt+0xe9b8>
  40fd00:	mov	w0, #0x1                   	// #1
  40fd04:	str	w0, [x24, #44]
  40fd08:	ldrb	w1, [x21]
  40fd0c:	cmp	w1, #0x2d
  40fd10:	b.eq	410244 <printf@plt+0xed34>  // b.none
  40fd14:	cmp	w1, #0x2b
  40fd18:	b.eq	410264 <printf@plt+0xed54>  // b.none
  40fd1c:	str	w0, [x24, #24]
  40fd20:	str	wzr, [x24, #40]
  40fd24:	ldr	w0, [x24]
  40fd28:	ldr	w1, [x24, #52]
  40fd2c:	cmp	w1, w0
  40fd30:	b.le	40fd38 <printf@plt+0xe828>
  40fd34:	str	w0, [x24, #52]
  40fd38:	ldr	w1, [x24, #48]
  40fd3c:	cmp	w0, w1
  40fd40:	b.ge	40fd48 <printf@plt+0xe838>  // b.tcont
  40fd44:	str	w0, [x24, #48]
  40fd48:	ldr	w1, [x24, #40]
  40fd4c:	cmp	w1, #0x1
  40fd50:	b.eq	40ff20 <printf@plt+0xea10>  // b.none
  40fd54:	cmp	w19, w0
  40fd58:	b.eq	40ff00 <printf@plt+0xe9f0>  // b.none
  40fd5c:	ldr	x4, [x20, w0, sxtw #3]
  40fd60:	ldrb	w1, [x4]
  40fd64:	cmp	w1, #0x2d
  40fd68:	b.ne	40fe8c <printf@plt+0xe97c>  // b.any
  40fd6c:	ldrb	w1, [x4, #1]
  40fd70:	cmp	w1, #0x2d
  40fd74:	b.ne	40fe8c <printf@plt+0xe97c>  // b.any
  40fd78:	ldrb	w1, [x4, #2]
  40fd7c:	cbnz	w1, 40fe8c <printf@plt+0xe97c>
  40fd80:	ldp	w1, w2, [x24, #48]
  40fd84:	add	w0, w0, #0x1
  40fd88:	str	w0, [x24]
  40fd8c:	cmp	w1, w2
  40fd90:	b.eq	41038c <printf@plt+0xee7c>  // b.none
  40fd94:	cmp	w0, w2
  40fd98:	b.eq	40fdac <printf@plt+0xe89c>  // b.none
  40fd9c:	mov	x1, x24
  40fda0:	mov	x0, x20
  40fda4:	bl	40fbb0 <printf@plt+0xe6a0>
  40fda8:	ldr	w1, [x24, #48]
  40fdac:	str	w19, [x24]
  40fdb0:	str	w19, [x24, #52]
  40fdb4:	b	40ff04 <printf@plt+0xe9f4>
  40fdb8:	ldr	w1, [x7, #24]
  40fdbc:	cbz	w1, 40fcf4 <printf@plt+0xe7e4>
  40fdc0:	ldr	x28, [x7, #32]
  40fdc4:	cbz	x28, 40fd24 <printf@plt+0xe814>
  40fdc8:	ldrb	w0, [x28]
  40fdcc:	cbz	w0, 40fd24 <printf@plt+0xe814>
  40fdd0:	ldr	x0, [sp, #96]
  40fdd4:	cbz	x0, 40fe28 <printf@plt+0xe918>
  40fdd8:	ldr	w0, [x24]
  40fddc:	stp	w0, w0, [sp, #136]
  40fde0:	sxtw	x1, w0
  40fde4:	sbfiz	x0, x0, #3, #32
  40fde8:	str	x0, [sp, #168]
  40fdec:	str	x1, [sp, #176]
  40fdf0:	ldr	x0, [x20, x1, lsl #3]
  40fdf4:	str	x0, [sp, #144]
  40fdf8:	ldrb	w1, [x0, #1]
  40fdfc:	str	w1, [sp, #128]
  40fe00:	cmp	w1, #0x2d
  40fe04:	b.eq	41013c <printf@plt+0xec2c>  // b.none
  40fe08:	ldr	w2, [sp, #104]
  40fe0c:	cbz	w2, 40fe28 <printf@plt+0xe918>
  40fe10:	ldrb	w0, [x0, #2]
  40fe14:	cbnz	w0, 41013c <printf@plt+0xec2c>
  40fe18:	mov	x0, x21
  40fe1c:	bl	401310 <strchr@plt>
  40fe20:	cbz	x0, 41013c <printf@plt+0xec2c>
  40fe24:	nop
  40fe28:	add	x22, x28, #0x1
  40fe2c:	str	x22, [x24, #32]
  40fe30:	mov	x0, x21
  40fe34:	ldrb	w23, [x28]
  40fe38:	mov	w1, w23
  40fe3c:	bl	401310 <strchr@plt>
  40fe40:	ldrb	w2, [x28, #1]
  40fe44:	mov	x1, x0
  40fe48:	mov	w0, w23
  40fe4c:	cbz	w2, 40ffbc <printf@plt+0xeaac>
  40fe50:	cmp	w23, #0x3a
  40fe54:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40fe58:	b.eq	410274 <printf@plt+0xed64>  // b.none
  40fe5c:	ldrb	w3, [x1]
  40fe60:	ldrb	w2, [x1, #1]
  40fe64:	cmp	w3, #0x57
  40fe68:	b.eq	40ffcc <printf@plt+0xeabc>  // b.none
  40fe6c:	cmp	w2, #0x3a
  40fe70:	b.eq	4100f0 <printf@plt+0xebe0>  // b.none
  40fe74:	ldp	x19, x20, [sp, #16]
  40fe78:	ldp	x21, x22, [sp, #32]
  40fe7c:	ldp	x23, x24, [sp, #48]
  40fe80:	ldp	x27, x28, [sp, #80]
  40fe84:	ldp	x29, x30, [sp], #192
  40fe88:	ret
  40fe8c:	ldrb	w1, [x4]
  40fe90:	cmp	w1, #0x2d
  40fe94:	b.eq	40ff94 <printf@plt+0xea84>  // b.none
  40fe98:	ldr	w1, [x24, #40]
  40fe9c:	cbz	w1, 41037c <printf@plt+0xee6c>
  40fea0:	add	w1, w0, #0x1
  40fea4:	mov	w0, #0x1                   	// #1
  40fea8:	ldp	x27, x28, [sp, #80]
  40feac:	str	w1, [x24]
  40feb0:	str	x4, [x24, #16]
  40feb4:	ldp	x23, x24, [sp, #48]
  40feb8:	ldp	x19, x20, [sp, #16]
  40febc:	ldp	x21, x22, [sp, #32]
  40fec0:	ldp	x29, x30, [sp], #192
  40fec4:	ret
  40fec8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x43c8>
  40fecc:	add	x0, x0, #0x180
  40fed0:	bl	401470 <getenv@plt>
  40fed4:	cbz	x0, 4100c8 <printf@plt+0xebb8>
  40fed8:	mov	w0, #0x1                   	// #1
  40fedc:	str	w0, [x24, #44]
  40fee0:	ldr	x28, [x24, #32]
  40fee4:	ldrb	w0, [x21]
  40fee8:	cmp	w0, #0x2d
  40feec:	b.eq	410124 <printf@plt+0xec14>  // b.none
  40fef0:	cmp	w0, #0x2b
  40fef4:	b.eq	41031c <printf@plt+0xee0c>  // b.none
  40fef8:	str	wzr, [x24, #40]
  40fefc:	b	410130 <printf@plt+0xec20>
  40ff00:	ldp	w1, w19, [x24, #48]
  40ff04:	cmp	w1, w19
  40ff08:	b.eq	41037c <printf@plt+0xee6c>  // b.none
  40ff0c:	mov	w0, #0xffffffff            	// #-1
  40ff10:	ldp	x27, x28, [sp, #80]
  40ff14:	str	w1, [x24]
  40ff18:	ldp	x23, x24, [sp, #48]
  40ff1c:	b	40feb8 <printf@plt+0xe9a8>
  40ff20:	ldp	w2, w1, [x24, #48]
  40ff24:	cmp	w2, w1
  40ff28:	b.eq	4100b4 <printf@plt+0xeba4>  // b.none
  40ff2c:	cmp	w0, w1
  40ff30:	b.eq	40ff44 <printf@plt+0xea34>  // b.none
  40ff34:	mov	x1, x24
  40ff38:	mov	x0, x20
  40ff3c:	bl	40fbb0 <printf@plt+0xe6a0>
  40ff40:	ldr	w1, [x24]
  40ff44:	cmp	w19, w1
  40ff48:	b.le	410258 <printf@plt+0xed48>
  40ff4c:	sxtw	x0, w1
  40ff50:	b	40ff64 <printf@plt+0xea54>
  40ff54:	add	w1, w4, #0x1
  40ff58:	str	w1, [x24]
  40ff5c:	cmp	w19, w0
  40ff60:	b.le	410258 <printf@plt+0xed48>
  40ff64:	ldr	x2, [x20, x0, lsl #3]
  40ff68:	mov	w4, w0
  40ff6c:	mov	w1, w0
  40ff70:	add	x0, x0, #0x1
  40ff74:	ldrb	w3, [x2]
  40ff78:	cmp	w3, #0x2d
  40ff7c:	b.ne	40ff54 <printf@plt+0xea44>  // b.any
  40ff80:	ldrb	w2, [x2, #1]
  40ff84:	cbz	w2, 40ff54 <printf@plt+0xea44>
  40ff88:	ldr	w0, [x24]
  40ff8c:	str	w1, [x24, #52]
  40ff90:	b	40fd54 <printf@plt+0xe844>
  40ff94:	ldrb	w1, [x4, #1]
  40ff98:	cbz	w1, 40fe98 <printf@plt+0xe988>
  40ff9c:	ldr	x0, [sp, #96]
  40ffa0:	cmp	w1, #0x2d
  40ffa4:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40ffa8:	cset	x0, ne  // ne = any
  40ffac:	add	x0, x0, #0x1
  40ffb0:	add	x28, x4, x0
  40ffb4:	str	x28, [x24, #32]
  40ffb8:	b	40fdd0 <printf@plt+0xe8c0>
  40ffbc:	ldr	w2, [x24]
  40ffc0:	add	w2, w2, #0x1
  40ffc4:	str	w2, [x24]
  40ffc8:	b	40fe50 <printf@plt+0xe940>
  40ffcc:	cmp	w2, #0x3b
  40ffd0:	b.ne	40fe6c <printf@plt+0xe95c>  // b.any
  40ffd4:	ldrb	w1, [x28, #1]
  40ffd8:	ldr	w0, [x24]
  40ffdc:	cbnz	w1, 40ffec <printf@plt+0xeadc>
  40ffe0:	cmp	w19, w0
  40ffe4:	b.eq	4106b8 <printf@plt+0xf1a8>  // b.none
  40ffe8:	ldr	x22, [x20, w0, sxtw #3]
  40ffec:	add	w0, w0, #0x1
  40fff0:	str	w0, [x24]
  40fff4:	mov	x27, x22
  40fff8:	str	x22, [x24, #16]
  40fffc:	str	x22, [x24, #32]
  410000:	ldrb	w23, [x22]
  410004:	cmp	w23, #0x3d
  410008:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  41000c:	b.eq	410020 <printf@plt+0xeb10>  // b.none
  410010:	ldrb	w23, [x27, #1]!
  410014:	cmp	w23, #0x3d
  410018:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  41001c:	b.ne	410010 <printf@plt+0xeb00>  // b.any
  410020:	ldr	x0, [sp, #96]
  410024:	ldr	x28, [x0]
  410028:	cbz	x28, 410714 <printf@plt+0xf204>
  41002c:	sub	w1, w27, w22
  410030:	mov	w3, #0x0                   	// #0
  410034:	mov	x2, #0x0                   	// #0
  410038:	stp	x25, x26, [sp, #64]
  41003c:	sub	x26, x27, x22
  410040:	mov	w25, #0x0                   	// #0
  410044:	str	wzr, [sp, #96]
  410048:	str	w23, [sp, #104]
  41004c:	mov	x23, x0
  410050:	stp	x27, x20, [sp, #120]
  410054:	mov	x27, x2
  410058:	mov	w20, w3
  41005c:	str	w19, [sp, #136]
  410060:	mov	x19, x28
  410064:	mov	x28, x1
  410068:	b	41007c <printf@plt+0xeb6c>
  41006c:	mov	w20, #0x1                   	// #1
  410070:	ldr	x19, [x23, #32]!
  410074:	add	w25, w25, #0x1
  410078:	cbz	x19, 4103d4 <printf@plt+0xeec4>
  41007c:	mov	x1, x22
  410080:	mov	x2, x26
  410084:	mov	x0, x19
  410088:	bl	401380 <strncmp@plt>
  41008c:	mov	w1, w0
  410090:	mov	x0, x19
  410094:	cbnz	w1, 410070 <printf@plt+0xeb60>
  410098:	bl	4012b0 <strlen@plt>
  41009c:	cmp	x28, x0
  4100a0:	b.eq	4105f4 <printf@plt+0xf0e4>  // b.none
  4100a4:	cbnz	x27, 41006c <printf@plt+0xeb5c>
  4100a8:	mov	x27, x23
  4100ac:	str	w25, [sp, #96]
  4100b0:	b	410070 <printf@plt+0xeb60>
  4100b4:	cmp	w0, w1
  4100b8:	b.eq	40ff44 <printf@plt+0xea34>  // b.none
  4100bc:	mov	w1, w0
  4100c0:	str	w0, [x24, #48]
  4100c4:	b	40ff44 <printf@plt+0xea34>
  4100c8:	str	wzr, [x24, #44]
  4100cc:	ldr	x28, [x24, #32]
  4100d0:	ldrb	w0, [x21]
  4100d4:	cmp	w0, #0x2d
  4100d8:	b.eq	410124 <printf@plt+0xec14>  // b.none
  4100dc:	cmp	w0, #0x2b
  4100e0:	b.eq	41031c <printf@plt+0xee0c>  // b.none
  4100e4:	mov	w0, #0x1                   	// #1
  4100e8:	str	w0, [x24, #40]
  4100ec:	b	410130 <printf@plt+0xec20>
  4100f0:	ldrb	w1, [x1, #2]
  4100f4:	ldrb	w2, [x28, #1]
  4100f8:	cmp	w1, #0x3a
  4100fc:	b.eq	410364 <printf@plt+0xee54>  // b.none
  410100:	ldr	w1, [x24]
  410104:	cbz	w2, 410440 <printf@plt+0xef30>
  410108:	add	w1, w1, #0x1
  41010c:	str	w1, [x24]
  410110:	str	x22, [x24, #16]
  410114:	ldp	x27, x28, [sp, #80]
  410118:	str	xzr, [x24, #32]
  41011c:	ldp	x23, x24, [sp, #48]
  410120:	b	40feb8 <printf@plt+0xe9a8>
  410124:	add	x21, x21, #0x1
  410128:	mov	w0, #0x2                   	// #2
  41012c:	str	w0, [x24, #40]
  410130:	mov	w0, #0x1                   	// #1
  410134:	str	w0, [x24, #24]
  410138:	b	40fdc4 <printf@plt+0xe8b4>
  41013c:	stp	x25, x26, [sp, #64]
  410140:	mov	x25, x28
  410144:	ldrb	w0, [x28]
  410148:	str	w0, [sp, #188]
  41014c:	cmp	w0, #0x3d
  410150:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  410154:	b.eq	410168 <printf@plt+0xec58>  // b.none
  410158:	ldrb	w0, [x25, #1]!
  41015c:	cmp	w0, #0x3d
  410160:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  410164:	b.ne	410158 <printf@plt+0xec48>  // b.any
  410168:	ldr	x22, [sp, #96]
  41016c:	ldr	x27, [x22]
  410170:	cbz	x27, 410338 <printf@plt+0xee28>
  410174:	mov	w0, #0xffffffff            	// #-1
  410178:	stp	x20, x21, [sp, #152]
  41017c:	ldr	w21, [sp, #104]
  410180:	mov	w1, #0x0                   	// #0
  410184:	sub	x26, x25, x28
  410188:	mov	w20, w1
  41018c:	str	w0, [sp, #120]
  410190:	mov	x0, #0x0                   	// #0
  410194:	str	w19, [sp, #184]
  410198:	mov	x19, x27
  41019c:	mov	x27, x0
  4101a0:	mov	w23, #0x0                   	// #0
  4101a4:	nop
  4101a8:	mov	x2, x26
  4101ac:	mov	x1, x28
  4101b0:	mov	x0, x19
  4101b4:	bl	401380 <strncmp@plt>
  4101b8:	cbnz	w0, 4101e8 <printf@plt+0xecd8>
  4101bc:	mov	x0, x19
  4101c0:	bl	4012b0 <strlen@plt>
  4101c4:	cmp	w26, w0
  4101c8:	b.eq	4102b4 <printf@plt+0xeda4>  // b.none
  4101cc:	cbz	x27, 410238 <printf@plt+0xed28>
  4101d0:	cbnz	w21, 4101e4 <printf@plt+0xecd4>
  4101d4:	ldr	w0, [x22, #8]
  4101d8:	ldr	w1, [x27, #8]
  4101dc:	cmp	w1, w0
  4101e0:	b.eq	410214 <printf@plt+0xed04>  // b.none
  4101e4:	mov	w20, #0x1                   	// #1
  4101e8:	ldr	x19, [x22, #32]!
  4101ec:	add	w23, w23, #0x1
  4101f0:	cbnz	x19, 4101a8 <printf@plt+0xec98>
  4101f4:	mov	w0, w20
  4101f8:	ldr	w19, [sp, #184]
  4101fc:	ldp	x20, x21, [sp, #152]
  410200:	cbnz	w0, 410398 <printf@plt+0xee88>
  410204:	mov	x22, x27
  410208:	cbz	x27, 410338 <printf@plt+0xee28>
  41020c:	ldr	w23, [sp, #120]
  410210:	b	4102bc <printf@plt+0xedac>
  410214:	ldr	x0, [x22, #16]
  410218:	ldr	x1, [x27, #16]
  41021c:	cmp	x1, x0
  410220:	b.ne	4101e4 <printf@plt+0xecd4>  // b.any
  410224:	ldr	w0, [x22, #24]
  410228:	ldr	w1, [x27, #24]
  41022c:	cmp	w1, w0
  410230:	csinc	w20, w20, wzr, eq  // eq = none
  410234:	b	4101e8 <printf@plt+0xecd8>
  410238:	mov	x27, x22
  41023c:	str	w23, [sp, #120]
  410240:	b	4101e8 <printf@plt+0xecd8>
  410244:	mov	w1, #0x2                   	// #2
  410248:	add	x21, x21, #0x1
  41024c:	str	w0, [x24, #24]
  410250:	str	w1, [x24, #40]
  410254:	b	40fd24 <printf@plt+0xe814>
  410258:	mov	w0, w1
  41025c:	str	w1, [x24, #52]
  410260:	b	40fd54 <printf@plt+0xe844>
  410264:	add	x21, x21, #0x1
  410268:	str	w0, [x24, #24]
  41026c:	str	wzr, [x24, #40]
  410270:	b	40fd24 <printf@plt+0xe814>
  410274:	ldr	w0, [sp, #108]
  410278:	cbz	w0, 4102a0 <printf@plt+0xed90>
  41027c:	ldr	w1, [x24, #44]
  410280:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  410284:	ldr	x2, [x20]
  410288:	ldr	x0, [x0, #440]
  41028c:	cbz	w1, 41045c <printf@plt+0xef4c>
  410290:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  410294:	mov	w3, w23
  410298:	add	x1, x1, #0x278
  41029c:	bl	4012c0 <fprintf@plt>
  4102a0:	mov	w0, #0x3f                  	// #63
  4102a4:	ldp	x27, x28, [sp, #80]
  4102a8:	str	w23, [x24, #8]
  4102ac:	ldp	x23, x24, [sp, #48]
  4102b0:	b	40feb8 <printf@plt+0xe9a8>
  4102b4:	ldp	x20, x21, [sp, #152]
  4102b8:	ldr	w19, [sp, #184]
  4102bc:	ldr	w0, [sp, #136]
  4102c0:	ldr	w1, [x22, #8]
  4102c4:	add	w0, w0, #0x1
  4102c8:	str	w0, [x24]
  4102cc:	ldrb	w2, [x25]
  4102d0:	cbnz	w2, 410328 <printf@plt+0xee18>
  4102d4:	cmp	w1, #0x1
  4102d8:	b.eq	410470 <printf@plt+0xef60>  // b.none
  4102dc:	mov	x0, x28
  4102e0:	bl	4012b0 <strlen@plt>
  4102e4:	add	x0, x28, x0
  4102e8:	str	x0, [x24, #32]
  4102ec:	ldr	x0, [sp, #112]
  4102f0:	cbz	x0, 4102f8 <printf@plt+0xede8>
  4102f4:	str	w23, [x0]
  4102f8:	ldr	x1, [x22, #16]
  4102fc:	ldr	w0, [x22, #24]
  410300:	cbz	x1, 410430 <printf@plt+0xef20>
  410304:	ldp	x23, x24, [sp, #48]
  410308:	ldp	x25, x26, [sp, #64]
  41030c:	ldp	x27, x28, [sp, #80]
  410310:	str	w0, [x1]
  410314:	mov	w0, #0x0                   	// #0
  410318:	b	40feb8 <printf@plt+0xe9a8>
  41031c:	add	x21, x21, #0x1
  410320:	str	wzr, [x24, #40]
  410324:	b	410130 <printf@plt+0xec20>
  410328:	cbz	w1, 4104cc <printf@plt+0xefbc>
  41032c:	add	x25, x25, #0x1
  410330:	str	x25, [x24, #16]
  410334:	b	4102dc <printf@plt+0xedcc>
  410338:	ldr	w0, [sp, #104]
  41033c:	cbz	w0, 410538 <printf@plt+0xf028>
  410340:	ldr	w0, [sp, #128]
  410344:	cmp	w0, #0x2d
  410348:	b.eq	410688 <printf@plt+0xf178>  // b.none
  41034c:	ldr	w1, [sp, #188]
  410350:	mov	x0, x21
  410354:	bl	401310 <strchr@plt>
  410358:	cbz	x0, 4106e4 <printf@plt+0xf1d4>
  41035c:	ldp	x25, x26, [sp, #64]
  410360:	b	40fe28 <printf@plt+0xe918>
  410364:	cbz	w2, 4104c4 <printf@plt+0xefb4>
  410368:	ldr	w1, [x24]
  41036c:	str	x22, [x24, #16]
  410370:	add	w1, w1, #0x1
  410374:	str	w1, [x24]
  410378:	b	410114 <printf@plt+0xec04>
  41037c:	ldp	x23, x24, [sp, #48]
  410380:	ldp	x27, x28, [sp, #80]
  410384:	mov	w0, #0xffffffff            	// #-1
  410388:	b	40feb8 <printf@plt+0xe9a8>
  41038c:	mov	w1, w0
  410390:	str	w0, [x24, #48]
  410394:	b	40fdac <printf@plt+0xe89c>
  410398:	ldr	w0, [sp, #108]
  41039c:	cbnz	w0, 410498 <printf@plt+0xef88>
  4103a0:	mov	x0, x28
  4103a4:	bl	4012b0 <strlen@plt>
  4103a8:	add	x4, x28, x0
  4103ac:	ldr	w0, [sp, #136]
  4103b0:	ldp	x25, x26, [sp, #64]
  4103b4:	add	w1, w0, #0x1
  4103b8:	mov	w0, #0x3f                  	// #63
  4103bc:	ldp	x27, x28, [sp, #80]
  4103c0:	str	w1, [x24]
  4103c4:	str	wzr, [x24, #8]
  4103c8:	str	x4, [x24, #32]
  4103cc:	ldp	x23, x24, [sp, #48]
  4103d0:	b	40feb8 <printf@plt+0xe9a8>
  4103d4:	mov	x25, x27
  4103d8:	mov	w0, w20
  4103dc:	ldr	w23, [sp, #104]
  4103e0:	ldr	w19, [sp, #136]
  4103e4:	ldp	x27, x20, [sp, #120]
  4103e8:	cbnz	w0, 410650 <printf@plt+0xf140>
  4103ec:	cbz	x25, 410710 <printf@plt+0xf200>
  4103f0:	ldr	w0, [x25, #8]
  4103f4:	cbz	w23, 4105a8 <printf@plt+0xf098>
  4103f8:	cbz	w0, 4107cc <printf@plt+0xf2bc>
  4103fc:	add	x28, x27, #0x1
  410400:	str	x28, [x24, #16]
  410404:	mov	x0, x22
  410408:	bl	4012b0 <strlen@plt>
  41040c:	add	x22, x22, x0
  410410:	str	x22, [x24, #32]
  410414:	ldr	x0, [sp, #112]
  410418:	cbz	x0, 410424 <printf@plt+0xef14>
  41041c:	ldr	w1, [sp, #96]
  410420:	str	w1, [x0]
  410424:	ldr	x1, [x25, #16]
  410428:	ldr	w0, [x25, #24]
  41042c:	cbnz	x1, 410304 <printf@plt+0xedf4>
  410430:	ldp	x23, x24, [sp, #48]
  410434:	ldp	x25, x26, [sp, #64]
  410438:	ldp	x27, x28, [sp, #80]
  41043c:	b	40feb8 <printf@plt+0xe9a8>
  410440:	cmp	w19, w1
  410444:	b.eq	4105d0 <printf@plt+0xf0c0>  // b.none
  410448:	ldr	x2, [x20, w1, sxtw #3]
  41044c:	add	w1, w1, #0x1
  410450:	str	w1, [x24]
  410454:	str	x2, [x24, #16]
  410458:	b	410114 <printf@plt+0xec04>
  41045c:	mov	w3, w23
  410460:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  410464:	add	x1, x1, #0x298
  410468:	bl	4012c0 <fprintf@plt>
  41046c:	b	4102a0 <printf@plt+0xed90>
  410470:	cmp	w0, w19
  410474:	b.ge	410610 <printf@plt+0xf100>  // b.tcont
  410478:	ldr	x0, [sp, #168]
  41047c:	add	x20, x20, x0
  410480:	ldr	w0, [sp, #136]
  410484:	add	w0, w0, #0x2
  410488:	str	w0, [x24]
  41048c:	ldr	x0, [x20, #8]
  410490:	str	x0, [x24, #16]
  410494:	b	4102dc <printf@plt+0xedcc>
  410498:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  41049c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  4104a0:	ldr	x2, [x20]
  4104a4:	add	x1, x1, #0x190
  4104a8:	ldr	x0, [x0, #440]
  4104ac:	ldr	x3, [sp, #144]
  4104b0:	bl	4012c0 <fprintf@plt>
  4104b4:	ldr	w0, [x24]
  4104b8:	str	w0, [sp, #136]
  4104bc:	ldr	x28, [x24, #32]
  4104c0:	b	4103a0 <printf@plt+0xee90>
  4104c4:	str	xzr, [x24, #16]
  4104c8:	b	410114 <printf@plt+0xec04>
  4104cc:	ldr	w0, [sp, #108]
  4104d0:	cbz	w0, 41050c <printf@plt+0xeffc>
  4104d4:	ldr	x0, [sp, #176]
  4104d8:	ldr	x2, [x20]
  4104dc:	ldr	x1, [x20, x0, lsl #3]
  4104e0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4104e4:	ldr	x4, [x22]
  4104e8:	ldrb	w3, [x1, #1]
  4104ec:	ldr	x0, [x0, #440]
  4104f0:	cmp	w3, #0x2d
  4104f4:	b.eq	41078c <printf@plt+0xf27c>  // b.none
  4104f8:	ldrb	w3, [x1]
  4104fc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  410500:	add	x1, x1, #0x1e0
  410504:	bl	4012c0 <fprintf@plt>
  410508:	ldr	x28, [x24, #32]
  41050c:	mov	x0, x28
  410510:	bl	4012b0 <strlen@plt>
  410514:	add	x4, x28, x0
  410518:	ldr	w1, [x22, #24]
  41051c:	mov	w0, #0x3f                  	// #63
  410520:	ldp	x25, x26, [sp, #64]
  410524:	ldp	x27, x28, [sp, #80]
  410528:	str	w1, [x24, #8]
  41052c:	str	x4, [x24, #32]
  410530:	ldp	x23, x24, [sp, #48]
  410534:	b	40feb8 <printf@plt+0xe9a8>
  410538:	ldr	w0, [sp, #108]
  41053c:	cbz	w0, 410578 <printf@plt+0xf068>
  410540:	ldr	w0, [sp, #128]
  410544:	cmp	w0, #0x2d
  410548:	b.eq	410690 <printf@plt+0xf180>  // b.none
  41054c:	ldr	x1, [sp, #144]
  410550:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  410554:	ldr	x2, [x20]
  410558:	mov	x4, x28
  41055c:	ldrb	w3, [x1]
  410560:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  410564:	ldr	x0, [x0, #440]
  410568:	add	x1, x1, #0x258
  41056c:	bl	4012c0 <fprintf@plt>
  410570:	ldr	w0, [x24]
  410574:	str	w0, [sp, #140]
  410578:	ldr	w0, [sp, #140]
  41057c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  410580:	add	x1, x1, #0xf0
  410584:	add	w2, w0, #0x1
  410588:	mov	w0, #0x3f                  	// #63
  41058c:	ldp	x25, x26, [sp, #64]
  410590:	ldp	x27, x28, [sp, #80]
  410594:	str	w2, [x24]
  410598:	str	wzr, [x24, #8]
  41059c:	str	x1, [x24, #32]
  4105a0:	ldp	x23, x24, [sp, #48]
  4105a4:	b	40feb8 <printf@plt+0xe9a8>
  4105a8:	cmp	w0, #0x1
  4105ac:	b.ne	410404 <printf@plt+0xeef4>  // b.any
  4105b0:	ldr	w0, [x24]
  4105b4:	cmp	w0, w19
  4105b8:	b.ge	410728 <printf@plt+0xf218>  // b.tcont
  4105bc:	ldr	x1, [x20, w0, sxtw #3]
  4105c0:	add	w0, w0, #0x1
  4105c4:	str	w0, [x24]
  4105c8:	str	x1, [x24, #16]
  4105cc:	b	410404 <printf@plt+0xeef4>
  4105d0:	ldr	w0, [sp, #108]
  4105d4:	cbnz	w0, 4106f0 <printf@plt+0xf1e0>
  4105d8:	str	w23, [x24, #8]
  4105dc:	mov	w1, #0x3a                  	// #58
  4105e0:	mov	w0, #0x3f                  	// #63
  4105e4:	ldrb	w2, [x21]
  4105e8:	cmp	w2, w1
  4105ec:	csel	w0, w1, w0, eq  // eq = none
  4105f0:	b	410114 <printf@plt+0xec04>
  4105f4:	mov	x0, x23
  4105f8:	ldr	w19, [sp, #136]
  4105fc:	ldr	w23, [sp, #104]
  410600:	str	w25, [sp, #96]
  410604:	mov	x25, x0
  410608:	ldp	x27, x20, [sp, #120]
  41060c:	b	4103f0 <printf@plt+0xeee0>
  410610:	ldr	w0, [sp, #108]
  410614:	cbnz	w0, 410764 <printf@plt+0xf254>
  410618:	mov	x0, x28
  41061c:	bl	4012b0 <strlen@plt>
  410620:	ldr	w1, [x22, #24]
  410624:	add	x0, x28, x0
  410628:	str	w1, [x24, #8]
  41062c:	str	x0, [x24, #32]
  410630:	ldrb	w0, [x21]
  410634:	cmp	w0, #0x3a
  410638:	b.eq	410750 <printf@plt+0xf240>  // b.none
  41063c:	mov	w0, #0x3f                  	// #63
  410640:	ldp	x23, x24, [sp, #48]
  410644:	ldp	x25, x26, [sp, #64]
  410648:	ldp	x27, x28, [sp, #80]
  41064c:	b	40feb8 <printf@plt+0xe9a8>
  410650:	ldr	w0, [sp, #108]
  410654:	cbnz	w0, 4107a4 <printf@plt+0xf294>
  410658:	mov	x0, x22
  41065c:	bl	4012b0 <strlen@plt>
  410660:	ldr	w1, [x24]
  410664:	add	x22, x22, x0
  410668:	mov	w0, #0x3f                  	// #63
  41066c:	add	w1, w1, #0x1
  410670:	ldp	x25, x26, [sp, #64]
  410674:	ldp	x27, x28, [sp, #80]
  410678:	str	w1, [x24]
  41067c:	str	x22, [x24, #32]
  410680:	ldp	x23, x24, [sp, #48]
  410684:	b	40feb8 <printf@plt+0xe9a8>
  410688:	ldr	w0, [sp, #108]
  41068c:	cbz	w0, 410578 <printf@plt+0xf068>
  410690:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  410694:	mov	x3, x28
  410698:	ldr	x2, [x20]
  41069c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  4106a0:	ldr	x0, [x0, #440]
  4106a4:	add	x1, x1, #0x238
  4106a8:	bl	4012c0 <fprintf@plt>
  4106ac:	ldr	w0, [x24]
  4106b0:	str	w0, [sp, #140]
  4106b4:	b	410578 <printf@plt+0xf068>
  4106b8:	ldr	w0, [sp, #108]
  4106bc:	cbnz	w0, 4107f8 <printf@plt+0xf2e8>
  4106c0:	ldp	x27, x28, [sp, #80]
  4106c4:	str	w23, [x24, #8]
  4106c8:	mov	w1, #0x3a                  	// #58
  4106cc:	mov	w0, #0x3f                  	// #63
  4106d0:	ldrb	w2, [x21]
  4106d4:	ldp	x23, x24, [sp, #48]
  4106d8:	cmp	w2, w1
  4106dc:	csel	w0, w1, w0, eq  // eq = none
  4106e0:	b	40feb8 <printf@plt+0xe9a8>
  4106e4:	ldr	w0, [sp, #108]
  4106e8:	cbnz	w0, 41054c <printf@plt+0xf03c>
  4106ec:	b	410578 <printf@plt+0xf068>
  4106f0:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4106f4:	mov	w3, w23
  4106f8:	ldr	x2, [x20]
  4106fc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  410700:	ldr	x0, [x0, #440]
  410704:	add	x1, x1, #0x2b8
  410708:	bl	4012c0 <fprintf@plt>
  41070c:	b	4105d8 <printf@plt+0xf0c8>
  410710:	ldp	x25, x26, [sp, #64]
  410714:	mov	w0, #0x57                  	// #87
  410718:	ldp	x27, x28, [sp, #80]
  41071c:	str	xzr, [x24, #32]
  410720:	ldp	x23, x24, [sp, #48]
  410724:	b	40feb8 <printf@plt+0xe9a8>
  410728:	ldr	w1, [sp, #108]
  41072c:	cbnz	w1, 41083c <printf@plt+0xf32c>
  410730:	ldr	x19, [x24, #32]
  410734:	mov	x0, x19
  410738:	bl	4012b0 <strlen@plt>
  41073c:	add	x19, x19, x0
  410740:	str	x19, [x24, #32]
  410744:	ldrb	w0, [x21]
  410748:	cmp	w0, #0x3a
  41074c:	b.ne	41063c <printf@plt+0xf12c>  // b.any
  410750:	mov	w0, #0x3a                  	// #58
  410754:	ldp	x23, x24, [sp, #48]
  410758:	ldp	x25, x26, [sp, #64]
  41075c:	ldp	x27, x28, [sp, #80]
  410760:	b	40feb8 <printf@plt+0xe9a8>
  410764:	ldr	x2, [sp, #176]
  410768:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  41076c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  410770:	add	x1, x1, #0x210
  410774:	ldr	x0, [x0, #440]
  410778:	ldr	x3, [x20, x2, lsl #3]
  41077c:	ldr	x2, [x20]
  410780:	bl	4012c0 <fprintf@plt>
  410784:	ldr	x28, [x24, #32]
  410788:	b	410618 <printf@plt+0xf108>
  41078c:	mov	x3, x4
  410790:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  410794:	add	x1, x1, #0x1b0
  410798:	bl	4012c0 <fprintf@plt>
  41079c:	ldr	x28, [x24, #32]
  4107a0:	b	41050c <printf@plt+0xeffc>
  4107a4:	ldrsw	x3, [x24]
  4107a8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4107ac:	ldr	x2, [x20]
  4107b0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  4107b4:	ldr	x0, [x0, #440]
  4107b8:	add	x1, x1, #0x2e0
  4107bc:	ldr	x3, [x20, x3, lsl #3]
  4107c0:	bl	4012c0 <fprintf@plt>
  4107c4:	ldr	x22, [x24, #32]
  4107c8:	b	410658 <printf@plt+0xf148>
  4107cc:	ldr	w0, [sp, #108]
  4107d0:	cbnz	w0, 410818 <printf@plt+0xf308>
  4107d4:	mov	x0, x22
  4107d8:	bl	4012b0 <strlen@plt>
  4107dc:	add	x22, x22, x0
  4107e0:	mov	w0, #0x3f                  	// #63
  4107e4:	ldp	x25, x26, [sp, #64]
  4107e8:	ldp	x27, x28, [sp, #80]
  4107ec:	str	x22, [x24, #32]
  4107f0:	ldp	x23, x24, [sp, #48]
  4107f4:	b	40feb8 <printf@plt+0xe9a8>
  4107f8:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  4107fc:	mov	w3, w23
  410800:	ldr	x2, [x20]
  410804:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  410808:	ldr	x0, [x0, #440]
  41080c:	add	x1, x1, #0x2b8
  410810:	bl	4012c0 <fprintf@plt>
  410814:	b	4106c0 <printf@plt+0xf1b0>
  410818:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  41081c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  410820:	ldr	x3, [x25]
  410824:	add	x1, x1, #0x308
  410828:	ldr	x0, [x0, #440]
  41082c:	ldr	x2, [x20]
  410830:	bl	4012c0 <fprintf@plt>
  410834:	ldr	x22, [x24, #32]
  410838:	b	4107d4 <printf@plt+0xf2c4>
  41083c:	add	x3, x20, w0, sxtw #3
  410840:	adrp	x0, 42a000 <_Znam@GLIBCXX_3.4>
  410844:	ldr	x2, [x20]
  410848:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  41084c:	ldr	x0, [x0, #440]
  410850:	add	x1, x1, #0x210
  410854:	ldur	x3, [x3, #-8]
  410858:	bl	4012c0 <fprintf@plt>
  41085c:	b	410730 <printf@plt+0xf220>
  410860:	stp	x29, x30, [sp, #-48]!
  410864:	mov	x29, sp
  410868:	stp	x19, x20, [sp, #16]
  41086c:	adrp	x20, 42a000 <_Znam@GLIBCXX_3.4>
  410870:	stp	x21, x22, [sp, #32]
  410874:	add	x22, x20, #0x180
  410878:	ldr	w9, [x20, #384]
  41087c:	adrp	x21, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  410880:	add	x19, x21, #0x78
  410884:	ldr	w8, [x22, #4]
  410888:	mov	x7, x19
  41088c:	str	w9, [x21, #120]
  410890:	str	w8, [x19, #4]
  410894:	bl	40fc90 <printf@plt+0xe780>
  410898:	adrp	x2, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  41089c:	ldr	w4, [x21, #120]
  4108a0:	ldr	w1, [x19, #8]
  4108a4:	ldr	x3, [x19, #16]
  4108a8:	str	w4, [x20, #384]
  4108ac:	str	x3, [x2, #256]
  4108b0:	str	w1, [x22, #8]
  4108b4:	ldp	x19, x20, [sp, #16]
  4108b8:	ldp	x21, x22, [sp, #32]
  4108bc:	ldp	x29, x30, [sp], #48
  4108c0:	ret
  4108c4:	nop
  4108c8:	mov	w6, #0x1                   	// #1
  4108cc:	mov	w5, #0x0                   	// #0
  4108d0:	mov	x4, #0x0                   	// #0
  4108d4:	mov	x3, #0x0                   	// #0
  4108d8:	b	410860 <printf@plt+0xf350>
  4108dc:	nop
  4108e0:	mov	w6, #0x0                   	// #0
  4108e4:	mov	w5, #0x0                   	// #0
  4108e8:	b	410860 <printf@plt+0xf350>
  4108ec:	nop
  4108f0:	mov	x7, x5
  4108f4:	mov	w6, #0x0                   	// #0
  4108f8:	mov	w5, #0x0                   	// #0
  4108fc:	b	40fc90 <printf@plt+0xe780>
  410900:	mov	w6, #0x0                   	// #0
  410904:	mov	w5, #0x1                   	// #1
  410908:	b	410860 <printf@plt+0xf350>
  41090c:	nop
  410910:	mov	x7, x5
  410914:	mov	w6, #0x0                   	// #0
  410918:	mov	w5, #0x1                   	// #1
  41091c:	b	40fc90 <printf@plt+0xe780>
  410920:	mov	w1, w0
  410924:	tbz	w0, #31, 410978 <printf@plt+0xf468>
  410928:	adrp	x3, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  41092c:	add	x3, x3, #0xb0
  410930:	mov	w6, #0x6667                	// #26215
  410934:	add	x3, x3, #0x14
  410938:	movk	w6, #0x6666, lsl #16
  41093c:	mov	w5, #0x30                  	// #48
  410940:	smull	x0, w1, w6
  410944:	mov	x4, x3
  410948:	asr	x0, x0, #34
  41094c:	sub	w0, w0, w1, asr #31
  410950:	add	w2, w0, w0, lsl #2
  410954:	sub	w2, w1, w2, lsl #1
  410958:	mov	w1, w0
  41095c:	sub	w0, w5, w2
  410960:	strb	w0, [x3, #-1]!
  410964:	cbnz	w1, 410940 <printf@plt+0xf430>
  410968:	mov	w1, #0x2d                  	// #45
  41096c:	sub	x0, x4, #0x2
  410970:	sturb	w1, [x3, #-1]
  410974:	ret
  410978:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  41097c:	add	x0, x0, #0xb0
  410980:	mov	w4, #0xcccd                	// #52429
  410984:	add	x0, x0, #0x14
  410988:	movk	w4, #0xcccc, lsl #16
  41098c:	nop
  410990:	umull	x3, w1, w4
  410994:	lsr	x3, x3, #35
  410998:	add	w2, w3, w3, lsl #2
  41099c:	sub	w2, w1, w2, lsl #1
  4109a0:	mov	w1, w3
  4109a4:	add	w2, w2, #0x30
  4109a8:	strb	w2, [x0, #-1]!
  4109ac:	cbnz	w3, 410990 <printf@plt+0xf480>
  4109b0:	ret
  4109b4:	nop
  4109b8:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  4109bc:	add	x1, x1, #0xb0
  4109c0:	mov	w3, w0
  4109c4:	mov	w4, #0xcccd                	// #52429
  4109c8:	add	x0, x1, #0x2c
  4109cc:	movk	w4, #0xcccc, lsl #16
  4109d0:	umull	x2, w3, w4
  4109d4:	cmp	w3, #0x9
  4109d8:	lsr	x2, x2, #35
  4109dc:	add	w1, w2, w2, lsl #2
  4109e0:	sub	w1, w3, w1, lsl #1
  4109e4:	mov	w3, w2
  4109e8:	add	w1, w1, #0x30
  4109ec:	strb	w1, [x0, #-1]!
  4109f0:	b.hi	4109d0 <printf@plt+0xf4c0>  // b.pmore
  4109f4:	ret
  4109f8:	stp	x29, x30, [sp, #-48]!
  4109fc:	mov	x1, x0
  410a00:	mov	x29, sp
  410a04:	stp	x19, x20, [sp, #16]
  410a08:	ldrb	w0, [x0]
  410a0c:	cmp	w0, #0x20
  410a10:	b.ne	410a24 <printf@plt+0xf514>  // b.any
  410a14:	nop
  410a18:	ldrb	w0, [x1, #1]!
  410a1c:	cmp	w0, #0x20
  410a20:	b.eq	410a18 <printf@plt+0xf508>  // b.none
  410a24:	adrp	x3, 42c000 <stderr@@GLIBC_2.17+0x1e48>
  410a28:	add	x3, x3, #0x758
  410a2c:	ldrb	w0, [x3, w0, sxtw]
  410a30:	cbz	w0, 410b4c <printf@plt+0xf63c>
  410a34:	ldrb	w0, [x1]
  410a38:	mov	w19, #0x0                   	// #0
  410a3c:	nop
  410a40:	sub	w2, w0, #0x30
  410a44:	ldrb	w0, [x1, #1]!
  410a48:	add	w19, w19, w19, lsl #2
  410a4c:	add	w19, w2, w19, lsl #1
  410a50:	ldrb	w2, [x3, w0, sxtw]
  410a54:	cbnz	w2, 410a40 <printf@plt+0xf530>
  410a58:	mov	w2, #0xdf                  	// #223
  410a5c:	tst	w0, w2
  410a60:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  410a64:	b.eq	410a70 <printf@plt+0xf560>  // b.none
  410a68:	b	410b4c <printf@plt+0xf63c>
  410a6c:	ldrb	w0, [x1, #1]!
  410a70:	cmp	w0, #0x20
  410a74:	b.eq	410a6c <printf@plt+0xf55c>  // b.none
  410a78:	cmp	w0, #0x0
  410a7c:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  410a80:	b.eq	410b30 <printf@plt+0xf620>  // b.none
  410a84:	ldrb	w0, [x1]
  410a88:	mov	x20, x1
  410a8c:	cmp	w0, #0x5c
  410a90:	and	w2, w0, #0xffffffdf
  410a94:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  410a98:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  410a9c:	b.eq	410b78 <printf@plt+0xf668>  // b.none
  410aa0:	ldrb	w0, [x20, #1]!
  410aa4:	cmp	w0, #0x5c
  410aa8:	and	w2, w0, #0xffffffdf
  410aac:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  410ab0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  410ab4:	b.ne	410aa0 <printf@plt+0xf590>  // b.any
  410ab8:	sub	w2, w20, w1
  410abc:	add	x0, sp, #0x20
  410ac0:	bl	410d88 <_ZdlPvm@@Base+0x150>
  410ac4:	ldrb	w0, [x20]
  410ac8:	cmp	w0, #0x20
  410acc:	b.ne	410adc <printf@plt+0xf5cc>  // b.any
  410ad0:	ldrb	w0, [x20, #1]!
  410ad4:	cmp	w0, #0x20
  410ad8:	b.eq	410ad0 <printf@plt+0xf5c0>  // b.none
  410adc:	cmp	w0, #0x0
  410ae0:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  410ae4:	b.ne	410b70 <printf@plt+0xf660>  // b.any
  410ae8:	ldp	w0, w1, [sp, #40]
  410aec:	cmp	w0, w1
  410af0:	b.ge	410b60 <printf@plt+0xf650>  // b.tcont
  410af4:	ldr	x1, [sp, #32]
  410af8:	add	w2, w0, #0x1
  410afc:	str	w2, [sp, #40]
  410b00:	strb	wzr, [x1, w0, sxtw]
  410b04:	ldr	x0, [sp, #32]
  410b08:	bl	411850 <_ZdlPvm@@Base+0xc18>
  410b0c:	mov	w0, w19
  410b10:	bl	411890 <_ZdlPvm@@Base+0xc58>
  410b14:	mov	w19, #0x1                   	// #1
  410b18:	add	x0, sp, #0x20
  410b1c:	bl	410f48 <_ZdlPvm@@Base+0x310>
  410b20:	mov	w0, w19
  410b24:	ldp	x19, x20, [sp, #16]
  410b28:	ldp	x29, x30, [sp], #48
  410b2c:	ret
  410b30:	mov	w0, w19
  410b34:	mov	w19, #0x1                   	// #1
  410b38:	bl	411890 <_ZdlPvm@@Base+0xc58>
  410b3c:	mov	w0, w19
  410b40:	ldp	x19, x20, [sp, #16]
  410b44:	ldp	x29, x30, [sp], #48
  410b48:	ret
  410b4c:	mov	w19, #0x0                   	// #0
  410b50:	mov	w0, w19
  410b54:	ldp	x19, x20, [sp, #16]
  410b58:	ldp	x29, x30, [sp], #48
  410b5c:	ret
  410b60:	add	x0, sp, #0x20
  410b64:	bl	4110f8 <_ZdlPvm@@Base+0x4c0>
  410b68:	ldr	w0, [sp, #40]
  410b6c:	b	410af4 <printf@plt+0xf5e4>
  410b70:	mov	w19, #0x0                   	// #0
  410b74:	b	410b18 <printf@plt+0xf608>
  410b78:	mov	w2, #0x0                   	// #0
  410b7c:	b	410abc <printf@plt+0xf5ac>
  410b80:	mov	x19, x0
  410b84:	add	x0, sp, #0x20
  410b88:	bl	410f48 <_ZdlPvm@@Base+0x310>
  410b8c:	mov	x0, x19
  410b90:	bl	4014b0 <_Unwind_Resume@plt>
  410b94:	nop
  410b98:	ret
  410b9c:	nop
  410ba0:	stp	x29, x30, [sp, #-32]!
  410ba4:	mov	x29, sp
  410ba8:	str	x19, [sp, #16]
  410bac:	mov	x19, x0
  410bb0:	bl	4012b0 <strlen@plt>
  410bb4:	mov	x2, x0
  410bb8:	mov	x1, x19
  410bbc:	mov	w0, #0x2                   	// #2
  410bc0:	ldr	x19, [sp, #16]
  410bc4:	ldp	x29, x30, [sp], #32
  410bc8:	b	401440 <write@plt>
  410bcc:	nop

0000000000410bd0 <_Znwm@@Base>:
  410bd0:	cmp	x0, #0x0
  410bd4:	stp	x29, x30, [sp, #-16]!
  410bd8:	csinc	x0, x0, xzr, ne  // ne = any
  410bdc:	mov	x29, sp
  410be0:	mov	w0, w0
  410be4:	bl	401450 <malloc@plt>
  410be8:	cbz	x0, 410bf4 <_Znwm@@Base+0x24>
  410bec:	ldp	x29, x30, [sp], #16
  410bf0:	ret
  410bf4:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  410bf8:	ldr	x0, [x0, #232]
  410bfc:	cbz	x0, 410c10 <_Znwm@@Base+0x40>
  410c00:	bl	410ba0 <printf@plt+0xf690>
  410c04:	adrp	x0, 415000 <_ZdlPvm@@Base+0x43c8>
  410c08:	add	x0, x0, #0x338
  410c0c:	bl	410ba0 <printf@plt+0xf690>
  410c10:	adrp	x0, 415000 <_ZdlPvm@@Base+0x43c8>
  410c14:	add	x0, x0, #0x340
  410c18:	bl	410ba0 <printf@plt+0xf690>
  410c1c:	mov	w0, #0xffffffff            	// #-1
  410c20:	bl	401320 <_exit@plt>
  410c24:	nop

0000000000410c28 <_ZdlPv@@Base>:
  410c28:	cbz	x0, 410c30 <_ZdlPv@@Base+0x8>
  410c2c:	b	401300 <free@plt>
  410c30:	ret
  410c34:	nop

0000000000410c38 <_ZdlPvm@@Base>:
  410c38:	cbz	x0, 410c40 <_ZdlPvm@@Base+0x8>
  410c3c:	b	401300 <free@plt>
  410c40:	ret
  410c44:	nop
  410c48:	stp	x29, x30, [sp, #-32]!
  410c4c:	cmp	w1, w2
  410c50:	mov	x29, sp
  410c54:	stp	x19, x20, [sp, #16]
  410c58:	mov	w19, w2
  410c5c:	mov	x20, x3
  410c60:	b.ge	410c88 <_ZdlPvm@@Base+0x50>  // b.tcont
  410c64:	cbz	x0, 410c6c <_ZdlPvm@@Base+0x34>
  410c68:	bl	4013e0 <_ZdaPv@plt>
  410c6c:	cbz	w19, 410c98 <_ZdlPvm@@Base+0x60>
  410c70:	lsl	w0, w19, #1
  410c74:	str	w0, [x20]
  410c78:	ldp	x19, x20, [sp, #16]
  410c7c:	sxtw	x0, w0
  410c80:	ldp	x29, x30, [sp], #32
  410c84:	b	401250 <_Znam@plt>
  410c88:	str	w1, [x3]
  410c8c:	ldp	x19, x20, [sp, #16]
  410c90:	ldp	x29, x30, [sp], #32
  410c94:	ret
  410c98:	str	wzr, [x20]
  410c9c:	mov	x0, #0x0                   	// #0
  410ca0:	ldp	x19, x20, [sp, #16]
  410ca4:	ldp	x29, x30, [sp], #32
  410ca8:	ret
  410cac:	nop
  410cb0:	stp	x29, x30, [sp, #-48]!
  410cb4:	cmp	w1, w3
  410cb8:	mov	x29, sp
  410cbc:	stp	x19, x20, [sp, #16]
  410cc0:	mov	x20, x0
  410cc4:	stp	x21, x22, [sp, #32]
  410cc8:	mov	x21, x4
  410ccc:	b.ge	410d38 <_ZdlPvm@@Base+0x100>  // b.tcont
  410cd0:	mov	w19, w3
  410cd4:	cbz	w3, 410d14 <_ZdlPvm@@Base+0xdc>
  410cd8:	lsl	w0, w3, #1
  410cdc:	str	w0, [x4]
  410ce0:	mov	w22, w2
  410ce4:	sxtw	x0, w0
  410ce8:	bl	401250 <_Znam@plt>
  410cec:	cmp	w22, #0x0
  410cf0:	ccmp	w19, w22, #0x4, ne  // ne = any
  410cf4:	mov	x19, x0
  410cf8:	b.gt	410d54 <_ZdlPvm@@Base+0x11c>
  410cfc:	cbnz	x20, 410d60 <_ZdlPvm@@Base+0x128>
  410d00:	mov	x0, x19
  410d04:	ldp	x19, x20, [sp, #16]
  410d08:	ldp	x21, x22, [sp, #32]
  410d0c:	ldp	x29, x30, [sp], #48
  410d10:	ret
  410d14:	cbz	x0, 410d1c <_ZdlPvm@@Base+0xe4>
  410d18:	bl	4013e0 <_ZdaPv@plt>
  410d1c:	str	wzr, [x21]
  410d20:	mov	x19, #0x0                   	// #0
  410d24:	mov	x0, x19
  410d28:	ldp	x19, x20, [sp, #16]
  410d2c:	ldp	x21, x22, [sp, #32]
  410d30:	ldp	x29, x30, [sp], #48
  410d34:	ret
  410d38:	mov	x19, x0
  410d3c:	str	w1, [x4]
  410d40:	mov	x0, x19
  410d44:	ldp	x19, x20, [sp, #16]
  410d48:	ldp	x21, x22, [sp, #32]
  410d4c:	ldp	x29, x30, [sp], #48
  410d50:	ret
  410d54:	sxtw	x2, w22
  410d58:	mov	x1, x20
  410d5c:	bl	401270 <memcpy@plt>
  410d60:	mov	x0, x20
  410d64:	bl	4013e0 <_ZdaPv@plt>
  410d68:	mov	x0, x19
  410d6c:	ldp	x19, x20, [sp, #16]
  410d70:	ldp	x21, x22, [sp, #32]
  410d74:	ldp	x29, x30, [sp], #48
  410d78:	ret
  410d7c:	nop
  410d80:	stp	xzr, xzr, [x0]
  410d84:	ret
  410d88:	stp	x29, x30, [sp, #-48]!
  410d8c:	cmp	w2, #0x0
  410d90:	mov	x29, sp
  410d94:	stp	x19, x20, [sp, #16]
  410d98:	mov	x20, x0
  410d9c:	mov	w19, w2
  410da0:	str	x21, [sp, #32]
  410da4:	mov	x21, x1
  410da8:	str	w2, [x0, #8]
  410dac:	b.lt	410df8 <_ZdlPvm@@Base+0x1c0>  // b.tstop
  410db0:	b.eq	410de0 <_ZdlPvm@@Base+0x1a8>  // b.none
  410db4:	lsl	w0, w19, #1
  410db8:	str	w0, [x20, #12]
  410dbc:	sxtw	x0, w0
  410dc0:	bl	401250 <_Znam@plt>
  410dc4:	mov	x1, x21
  410dc8:	sxtw	x2, w19
  410dcc:	ldr	x21, [sp, #32]
  410dd0:	str	x0, [x20]
  410dd4:	ldp	x19, x20, [sp, #16]
  410dd8:	ldp	x29, x30, [sp], #48
  410ddc:	b	401270 <memcpy@plt>
  410de0:	ldr	x21, [sp, #32]
  410de4:	str	xzr, [x0]
  410de8:	str	wzr, [x0, #12]
  410dec:	ldp	x19, x20, [sp, #16]
  410df0:	ldp	x29, x30, [sp], #48
  410df4:	ret
  410df8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  410dfc:	mov	w0, #0x57                  	// #87
  410e00:	add	x1, x1, #0x350
  410e04:	bl	40f1f8 <printf@plt+0xdce8>
  410e08:	b	410db4 <_ZdlPvm@@Base+0x17c>
  410e0c:	nop
  410e10:	stp	x29, x30, [sp, #-32]!
  410e14:	mov	x29, sp
  410e18:	stp	x19, x20, [sp, #16]
  410e1c:	mov	x19, x0
  410e20:	cbz	x1, 410e74 <_ZdlPvm@@Base+0x23c>
  410e24:	mov	x20, x1
  410e28:	mov	x0, x1
  410e2c:	bl	4012b0 <strlen@plt>
  410e30:	str	w0, [x19, #8]
  410e34:	cbz	w0, 410e60 <_ZdlPvm@@Base+0x228>
  410e38:	lsl	w0, w0, #1
  410e3c:	str	w0, [x19, #12]
  410e40:	sxtw	x0, w0
  410e44:	bl	401250 <_Znam@plt>
  410e48:	ldr	w2, [x19, #8]
  410e4c:	str	x0, [x19]
  410e50:	cbnz	w2, 410e84 <_ZdlPvm@@Base+0x24c>
  410e54:	ldp	x19, x20, [sp, #16]
  410e58:	ldp	x29, x30, [sp], #32
  410e5c:	ret
  410e60:	str	xzr, [x19]
  410e64:	str	wzr, [x19, #12]
  410e68:	ldp	x19, x20, [sp, #16]
  410e6c:	ldp	x29, x30, [sp], #32
  410e70:	ret
  410e74:	stp	xzr, xzr, [x0]
  410e78:	ldp	x19, x20, [sp, #16]
  410e7c:	ldp	x29, x30, [sp], #32
  410e80:	ret
  410e84:	mov	x1, x20
  410e88:	sxtw	x2, w2
  410e8c:	ldp	x19, x20, [sp, #16]
  410e90:	ldp	x29, x30, [sp], #32
  410e94:	b	401270 <memcpy@plt>
  410e98:	stp	x29, x30, [sp, #-32]!
  410e9c:	mov	x2, #0x1                   	// #1
  410ea0:	movk	x2, #0x2, lsl #32
  410ea4:	mov	x29, sp
  410ea8:	stp	x19, x20, [sp, #16]
  410eac:	mov	x19, x0
  410eb0:	and	w20, w1, #0xff
  410eb4:	mov	x0, #0x2                   	// #2
  410eb8:	str	x2, [x19, #8]
  410ebc:	bl	401250 <_Znam@plt>
  410ec0:	strb	w20, [x0]
  410ec4:	str	x0, [x19]
  410ec8:	ldp	x19, x20, [sp, #16]
  410ecc:	ldp	x29, x30, [sp], #32
  410ed0:	ret
  410ed4:	nop
  410ed8:	stp	x29, x30, [sp, #-32]!
  410edc:	mov	x29, sp
  410ee0:	stp	x19, x20, [sp, #16]
  410ee4:	mov	x19, x0
  410ee8:	ldr	w0, [x1, #8]
  410eec:	str	w0, [x19, #8]
  410ef0:	cbz	w0, 410f34 <_ZdlPvm@@Base+0x2fc>
  410ef4:	lsl	w0, w0, #1
  410ef8:	str	w0, [x19, #12]
  410efc:	mov	x20, x1
  410f00:	sxtw	x0, w0
  410f04:	bl	401250 <_Znam@plt>
  410f08:	ldr	w2, [x19, #8]
  410f0c:	str	x0, [x19]
  410f10:	cbnz	w2, 410f20 <_ZdlPvm@@Base+0x2e8>
  410f14:	ldp	x19, x20, [sp, #16]
  410f18:	ldp	x29, x30, [sp], #32
  410f1c:	ret
  410f20:	ldr	x1, [x20]
  410f24:	sxtw	x2, w2
  410f28:	ldp	x19, x20, [sp, #16]
  410f2c:	ldp	x29, x30, [sp], #32
  410f30:	b	401270 <memcpy@plt>
  410f34:	str	xzr, [x19]
  410f38:	str	wzr, [x19, #12]
  410f3c:	ldp	x19, x20, [sp, #16]
  410f40:	ldp	x29, x30, [sp], #32
  410f44:	ret
  410f48:	ldr	x0, [x0]
  410f4c:	cbz	x0, 410f54 <_ZdlPvm@@Base+0x31c>
  410f50:	b	4013e0 <_ZdaPv@plt>
  410f54:	ret
  410f58:	stp	x29, x30, [sp, #-32]!
  410f5c:	add	x3, x0, #0xc
  410f60:	mov	x29, sp
  410f64:	ldr	w2, [x1, #8]
  410f68:	stp	x19, x20, [sp, #16]
  410f6c:	mov	x19, x0
  410f70:	mov	x20, x1
  410f74:	ldr	w1, [x0, #12]
  410f78:	ldr	x0, [x0]
  410f7c:	bl	410c48 <_ZdlPvm@@Base+0x10>
  410f80:	ldr	w2, [x20, #8]
  410f84:	str	x0, [x19]
  410f88:	str	w2, [x19, #8]
  410f8c:	cbnz	w2, 410fa0 <_ZdlPvm@@Base+0x368>
  410f90:	mov	x0, x19
  410f94:	ldp	x19, x20, [sp, #16]
  410f98:	ldp	x29, x30, [sp], #32
  410f9c:	ret
  410fa0:	ldr	x1, [x20]
  410fa4:	sxtw	x2, w2
  410fa8:	bl	401270 <memcpy@plt>
  410fac:	mov	x0, x19
  410fb0:	ldp	x19, x20, [sp, #16]
  410fb4:	ldp	x29, x30, [sp], #32
  410fb8:	ret
  410fbc:	nop
  410fc0:	stp	x29, x30, [sp, #-48]!
  410fc4:	mov	x29, sp
  410fc8:	stp	x19, x20, [sp, #16]
  410fcc:	mov	x19, x0
  410fd0:	cbz	x1, 41101c <_ZdlPvm@@Base+0x3e4>
  410fd4:	mov	x20, x1
  410fd8:	mov	x0, x1
  410fdc:	str	x21, [sp, #32]
  410fe0:	bl	4012b0 <strlen@plt>
  410fe4:	ldr	w1, [x19, #12]
  410fe8:	mov	x21, x0
  410fec:	mov	w2, w0
  410ff0:	add	x3, x19, #0xc
  410ff4:	ldr	x0, [x19]
  410ff8:	bl	410c48 <_ZdlPvm@@Base+0x10>
  410ffc:	str	x0, [x19]
  411000:	str	w21, [x19, #8]
  411004:	cbnz	w21, 41103c <_ZdlPvm@@Base+0x404>
  411008:	mov	x0, x19
  41100c:	ldp	x19, x20, [sp, #16]
  411010:	ldr	x21, [sp, #32]
  411014:	ldp	x29, x30, [sp], #48
  411018:	ret
  41101c:	ldr	x0, [x0]
  411020:	cbz	x0, 411028 <_ZdlPvm@@Base+0x3f0>
  411024:	bl	4013e0 <_ZdaPv@plt>
  411028:	stp	xzr, xzr, [x19]
  41102c:	mov	x0, x19
  411030:	ldp	x19, x20, [sp, #16]
  411034:	ldp	x29, x30, [sp], #48
  411038:	ret
  41103c:	sxtw	x2, w21
  411040:	mov	x1, x20
  411044:	bl	401270 <memcpy@plt>
  411048:	mov	x0, x19
  41104c:	ldp	x19, x20, [sp, #16]
  411050:	ldr	x21, [sp, #32]
  411054:	ldp	x29, x30, [sp], #48
  411058:	ret
  41105c:	nop
  411060:	stp	x29, x30, [sp, #-32]!
  411064:	add	x3, x0, #0xc
  411068:	mov	w2, #0x1                   	// #1
  41106c:	mov	x29, sp
  411070:	stp	x19, x20, [sp, #16]
  411074:	mov	x19, x0
  411078:	and	w20, w1, #0xff
  41107c:	ldr	w1, [x0, #12]
  411080:	ldr	x0, [x0]
  411084:	bl	410c48 <_ZdlPvm@@Base+0x10>
  411088:	mov	x1, x0
  41108c:	mov	w2, #0x1                   	// #1
  411090:	str	x1, [x19]
  411094:	str	w2, [x19, #8]
  411098:	mov	x0, x19
  41109c:	strb	w20, [x1]
  4110a0:	ldp	x19, x20, [sp, #16]
  4110a4:	ldp	x29, x30, [sp], #32
  4110a8:	ret
  4110ac:	nop
  4110b0:	stp	x29, x30, [sp, #-32]!
  4110b4:	mov	x29, sp
  4110b8:	stp	x19, x20, [sp, #16]
  4110bc:	mov	x20, x0
  4110c0:	mov	x19, x1
  4110c4:	ldr	x0, [x0]
  4110c8:	cbz	x0, 4110d0 <_ZdlPvm@@Base+0x498>
  4110cc:	bl	4013e0 <_ZdaPv@plt>
  4110d0:	ldr	x0, [x19]
  4110d4:	ldr	w1, [x19, #8]
  4110d8:	str	x0, [x20]
  4110dc:	ldr	w0, [x19, #12]
  4110e0:	stp	w1, w0, [x20, #8]
  4110e4:	stp	xzr, xzr, [x19]
  4110e8:	ldp	x19, x20, [sp, #16]
  4110ec:	ldp	x29, x30, [sp], #32
  4110f0:	ret
  4110f4:	nop
  4110f8:	stp	x29, x30, [sp, #-32]!
  4110fc:	add	x4, x0, #0xc
  411100:	mov	x29, sp
  411104:	ldp	w2, w1, [x0, #8]
  411108:	str	x19, [sp, #16]
  41110c:	mov	x19, x0
  411110:	ldr	x0, [x0]
  411114:	add	w3, w2, #0x1
  411118:	bl	410cb0 <_ZdlPvm@@Base+0x78>
  41111c:	str	x0, [x19]
  411120:	ldr	x19, [sp, #16]
  411124:	ldp	x29, x30, [sp], #32
  411128:	ret
  41112c:	nop
  411130:	stp	x29, x30, [sp, #-48]!
  411134:	mov	x29, sp
  411138:	stp	x19, x20, [sp, #16]
  41113c:	mov	x19, x0
  411140:	cbz	x1, 411184 <_ZdlPvm@@Base+0x54c>
  411144:	mov	x20, x1
  411148:	mov	x0, x1
  41114c:	stp	x21, x22, [sp, #32]
  411150:	bl	4012b0 <strlen@plt>
  411154:	mov	x21, x0
  411158:	ldp	w4, w1, [x19, #8]
  41115c:	add	w22, w4, w0
  411160:	cmp	w1, w22
  411164:	ldr	x0, [x19]
  411168:	b.lt	411194 <_ZdlPvm@@Base+0x55c>  // b.tstop
  41116c:	sxtw	x2, w21
  411170:	mov	x1, x20
  411174:	add	x0, x0, w4, sxtw
  411178:	bl	401270 <memcpy@plt>
  41117c:	str	w22, [x19, #8]
  411180:	ldp	x21, x22, [sp, #32]
  411184:	mov	x0, x19
  411188:	ldp	x19, x20, [sp, #16]
  41118c:	ldp	x29, x30, [sp], #48
  411190:	ret
  411194:	mov	w2, w4
  411198:	mov	w3, w22
  41119c:	add	x4, x19, #0xc
  4111a0:	bl	410cb0 <_ZdlPvm@@Base+0x78>
  4111a4:	ldr	w4, [x19, #8]
  4111a8:	str	x0, [x19]
  4111ac:	b	41116c <_ZdlPvm@@Base+0x534>
  4111b0:	stp	x29, x30, [sp, #-48]!
  4111b4:	mov	x29, sp
  4111b8:	ldr	w2, [x1, #8]
  4111bc:	stp	x19, x20, [sp, #16]
  4111c0:	mov	x19, x0
  4111c4:	cbz	w2, 4111fc <_ZdlPvm@@Base+0x5c4>
  4111c8:	mov	x20, x1
  4111cc:	ldp	w4, w1, [x0, #8]
  4111d0:	ldr	x0, [x0]
  4111d4:	str	x21, [sp, #32]
  4111d8:	add	w21, w2, w4
  4111dc:	cmp	w1, w21
  4111e0:	b.lt	41120c <_ZdlPvm@@Base+0x5d4>  // b.tstop
  4111e4:	ldr	x1, [x20]
  4111e8:	sxtw	x2, w2
  4111ec:	add	x0, x0, w4, sxtw
  4111f0:	bl	401270 <memcpy@plt>
  4111f4:	str	w21, [x19, #8]
  4111f8:	ldr	x21, [sp, #32]
  4111fc:	mov	x0, x19
  411200:	ldp	x19, x20, [sp, #16]
  411204:	ldp	x29, x30, [sp], #48
  411208:	ret
  41120c:	mov	w2, w4
  411210:	mov	w3, w21
  411214:	add	x4, x19, #0xc
  411218:	bl	410cb0 <_ZdlPvm@@Base+0x78>
  41121c:	ldr	w2, [x20, #8]
  411220:	ldr	w4, [x19, #8]
  411224:	str	x0, [x19]
  411228:	b	4111e4 <_ZdlPvm@@Base+0x5ac>
  41122c:	nop
  411230:	cmp	w2, #0x0
  411234:	b.le	41128c <_ZdlPvm@@Base+0x654>
  411238:	stp	x29, x30, [sp, #-48]!
  41123c:	mov	x29, sp
  411240:	stp	x21, x22, [sp, #32]
  411244:	mov	x21, x1
  411248:	ldp	w4, w1, [x0, #8]
  41124c:	stp	x19, x20, [sp, #16]
  411250:	mov	x19, x0
  411254:	add	w22, w4, w2
  411258:	mov	w20, w2
  41125c:	cmp	w1, w22
  411260:	ldr	x0, [x0]
  411264:	b.lt	411290 <_ZdlPvm@@Base+0x658>  // b.tstop
  411268:	sxtw	x2, w20
  41126c:	mov	x1, x21
  411270:	add	x0, x0, w4, sxtw
  411274:	bl	401270 <memcpy@plt>
  411278:	str	w22, [x19, #8]
  41127c:	ldp	x19, x20, [sp, #16]
  411280:	ldp	x21, x22, [sp, #32]
  411284:	ldp	x29, x30, [sp], #48
  411288:	ret
  41128c:	ret
  411290:	mov	w2, w4
  411294:	mov	w3, w22
  411298:	add	x4, x19, #0xc
  41129c:	bl	410cb0 <_ZdlPvm@@Base+0x78>
  4112a0:	ldr	w4, [x19, #8]
  4112a4:	str	x0, [x19]
  4112a8:	b	411268 <_ZdlPvm@@Base+0x630>
  4112ac:	nop
  4112b0:	stp	x29, x30, [sp, #-64]!
  4112b4:	mov	x29, sp
  4112b8:	stp	x19, x20, [sp, #16]
  4112bc:	sxtw	x20, w2
  4112c0:	cmp	w20, #0x0
  4112c4:	stp	x21, x22, [sp, #32]
  4112c8:	ccmp	w4, #0x0, #0x1, ge  // ge = tcont
  4112cc:	mov	w21, w4
  4112d0:	stp	x23, x24, [sp, #48]
  4112d4:	mov	x19, x0
  4112d8:	mov	x23, x1
  4112dc:	mov	x22, x3
  4112e0:	b.lt	41130c <_ZdlPvm@@Base+0x6d4>  // b.tstop
  4112e4:	add	w0, w20, w21
  4112e8:	str	w0, [x19, #8]
  4112ec:	cbnz	w0, 411328 <_ZdlPvm@@Base+0x6f0>
  4112f0:	str	xzr, [x19]
  4112f4:	str	wzr, [x19, #12]
  4112f8:	ldp	x19, x20, [sp, #16]
  4112fc:	ldp	x21, x22, [sp, #32]
  411300:	ldp	x23, x24, [sp, #48]
  411304:	ldp	x29, x30, [sp], #64
  411308:	ret
  41130c:	mov	w0, #0xd7                  	// #215
  411310:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  411314:	add	x1, x1, #0x350
  411318:	bl	40f1f8 <printf@plt+0xdce8>
  41131c:	add	w0, w20, w21
  411320:	str	w0, [x19, #8]
  411324:	cbz	w0, 4112f0 <_ZdlPvm@@Base+0x6b8>
  411328:	lsl	w0, w0, #1
  41132c:	str	w0, [x19, #12]
  411330:	sxtw	x0, w0
  411334:	bl	401250 <_Znam@plt>
  411338:	str	x0, [x19]
  41133c:	mov	x24, x0
  411340:	cbz	w20, 411374 <_ZdlPvm@@Base+0x73c>
  411344:	mov	x1, x23
  411348:	mov	x2, x20
  41134c:	bl	401270 <memcpy@plt>
  411350:	cbz	w21, 4112f8 <_ZdlPvm@@Base+0x6c0>
  411354:	add	x0, x24, x20
  411358:	sxtw	x2, w21
  41135c:	mov	x1, x22
  411360:	ldp	x19, x20, [sp, #16]
  411364:	ldp	x21, x22, [sp, #32]
  411368:	ldp	x23, x24, [sp, #48]
  41136c:	ldp	x29, x30, [sp], #64
  411370:	b	401270 <memcpy@plt>
  411374:	sxtw	x2, w21
  411378:	mov	x1, x22
  41137c:	ldp	x19, x20, [sp, #16]
  411380:	ldp	x21, x22, [sp, #32]
  411384:	ldp	x23, x24, [sp, #48]
  411388:	ldp	x29, x30, [sp], #64
  41138c:	b	401270 <memcpy@plt>
  411390:	stp	x29, x30, [sp, #-16]!
  411394:	mov	x3, x0
  411398:	mov	x29, sp
  41139c:	ldr	w2, [x0, #8]
  4113a0:	ldr	w0, [x1, #8]
  4113a4:	cmp	w2, w0
  4113a8:	b.gt	4113bc <_ZdlPvm@@Base+0x784>
  4113ac:	mov	w0, #0x1                   	// #1
  4113b0:	cbnz	w2, 4113dc <_ZdlPvm@@Base+0x7a4>
  4113b4:	ldp	x29, x30, [sp], #16
  4113b8:	ret
  4113bc:	cbz	w0, 4113b4 <_ZdlPvm@@Base+0x77c>
  4113c0:	sxtw	x2, w0
  4113c4:	ldr	x1, [x1]
  4113c8:	ldr	x0, [x3]
  4113cc:	bl	4012f0 <memcmp@plt>
  4113d0:	lsr	w0, w0, #31
  4113d4:	ldp	x29, x30, [sp], #16
  4113d8:	ret
  4113dc:	ldr	x1, [x1]
  4113e0:	sxtw	x2, w2
  4113e4:	ldr	x0, [x3]
  4113e8:	bl	4012f0 <memcmp@plt>
  4113ec:	cmp	w0, #0x0
  4113f0:	cset	w0, le
  4113f4:	ldp	x29, x30, [sp], #16
  4113f8:	ret
  4113fc:	nop
  411400:	stp	x29, x30, [sp, #-16]!
  411404:	mov	x3, x0
  411408:	mov	x29, sp
  41140c:	ldr	w2, [x0, #8]
  411410:	ldr	w0, [x1, #8]
  411414:	cmp	w2, w0
  411418:	b.ge	41142c <_ZdlPvm@@Base+0x7f4>  // b.tcont
  41141c:	mov	w0, #0x1                   	// #1
  411420:	cbnz	w2, 41144c <_ZdlPvm@@Base+0x814>
  411424:	ldp	x29, x30, [sp], #16
  411428:	ret
  41142c:	cbz	w0, 411424 <_ZdlPvm@@Base+0x7ec>
  411430:	sxtw	x2, w0
  411434:	ldr	x1, [x1]
  411438:	ldr	x0, [x3]
  41143c:	bl	4012f0 <memcmp@plt>
  411440:	lsr	w0, w0, #31
  411444:	ldp	x29, x30, [sp], #16
  411448:	ret
  41144c:	ldr	x1, [x1]
  411450:	sxtw	x2, w2
  411454:	ldr	x0, [x3]
  411458:	bl	4012f0 <memcmp@plt>
  41145c:	cmp	w0, #0x0
  411460:	cset	w0, le
  411464:	ldp	x29, x30, [sp], #16
  411468:	ret
  41146c:	nop
  411470:	stp	x29, x30, [sp, #-16]!
  411474:	mov	x3, x0
  411478:	mov	x29, sp
  41147c:	ldr	w0, [x0, #8]
  411480:	ldr	w2, [x1, #8]
  411484:	cmp	w0, w2
  411488:	b.lt	41149c <_ZdlPvm@@Base+0x864>  // b.tstop
  41148c:	mov	w0, #0x1                   	// #1
  411490:	cbnz	w2, 4114c0 <_ZdlPvm@@Base+0x888>
  411494:	ldp	x29, x30, [sp], #16
  411498:	ret
  41149c:	cbz	w0, 411494 <_ZdlPvm@@Base+0x85c>
  4114a0:	sxtw	x2, w0
  4114a4:	ldr	x1, [x1]
  4114a8:	ldr	x0, [x3]
  4114ac:	bl	4012f0 <memcmp@plt>
  4114b0:	cmp	w0, #0x0
  4114b4:	cset	w0, gt
  4114b8:	ldp	x29, x30, [sp], #16
  4114bc:	ret
  4114c0:	ldr	x1, [x1]
  4114c4:	sxtw	x2, w2
  4114c8:	ldr	x0, [x3]
  4114cc:	bl	4012f0 <memcmp@plt>
  4114d0:	mvn	w0, w0
  4114d4:	ldp	x29, x30, [sp], #16
  4114d8:	lsr	w0, w0, #31
  4114dc:	ret
  4114e0:	stp	x29, x30, [sp, #-16]!
  4114e4:	mov	x3, x0
  4114e8:	mov	x29, sp
  4114ec:	ldr	w0, [x0, #8]
  4114f0:	ldr	w2, [x1, #8]
  4114f4:	cmp	w0, w2
  4114f8:	b.le	41150c <_ZdlPvm@@Base+0x8d4>
  4114fc:	mov	w0, #0x1                   	// #1
  411500:	cbnz	w2, 411530 <_ZdlPvm@@Base+0x8f8>
  411504:	ldp	x29, x30, [sp], #16
  411508:	ret
  41150c:	cbz	w0, 411504 <_ZdlPvm@@Base+0x8cc>
  411510:	sxtw	x2, w0
  411514:	ldr	x1, [x1]
  411518:	ldr	x0, [x3]
  41151c:	bl	4012f0 <memcmp@plt>
  411520:	cmp	w0, #0x0
  411524:	cset	w0, gt
  411528:	ldp	x29, x30, [sp], #16
  41152c:	ret
  411530:	ldr	x1, [x1]
  411534:	sxtw	x2, w2
  411538:	ldr	x0, [x3]
  41153c:	bl	4012f0 <memcmp@plt>
  411540:	mvn	w0, w0
  411544:	ldp	x29, x30, [sp], #16
  411548:	lsr	w0, w0, #31
  41154c:	ret
  411550:	stp	x29, x30, [sp, #-32]!
  411554:	mov	x29, sp
  411558:	stp	x19, x20, [sp, #16]
  41155c:	mov	x20, x0
  411560:	mov	w19, w1
  411564:	tbnz	w1, #31, 411584 <_ZdlPvm@@Base+0x94c>
  411568:	ldr	w1, [x20, #12]
  41156c:	cmp	w1, w19
  411570:	b.lt	4115a0 <_ZdlPvm@@Base+0x968>  // b.tstop
  411574:	str	w19, [x20, #8]
  411578:	ldp	x19, x20, [sp, #16]
  41157c:	ldp	x29, x30, [sp], #32
  411580:	ret
  411584:	adrp	x1, 415000 <_ZdlPvm@@Base+0x43c8>
  411588:	mov	w0, #0x107                 	// #263
  41158c:	add	x1, x1, #0x350
  411590:	bl	40f1f8 <printf@plt+0xdce8>
  411594:	ldr	w1, [x20, #12]
  411598:	cmp	w1, w19
  41159c:	b.ge	411574 <_ZdlPvm@@Base+0x93c>  // b.tcont
  4115a0:	ldr	w2, [x20, #8]
  4115a4:	add	x4, x20, #0xc
  4115a8:	ldr	x0, [x20]
  4115ac:	mov	w3, w19
  4115b0:	bl	410cb0 <_ZdlPvm@@Base+0x78>
  4115b4:	str	x0, [x20]
  4115b8:	str	w19, [x20, #8]
  4115bc:	ldp	x19, x20, [sp, #16]
  4115c0:	ldp	x29, x30, [sp], #32
  4115c4:	ret
  4115c8:	str	wzr, [x0, #8]
  4115cc:	ret
  4115d0:	stp	x29, x30, [sp, #-32]!
  4115d4:	mov	x29, sp
  4115d8:	str	x19, [sp, #16]
  4115dc:	ldr	x19, [x0]
  4115e0:	cbz	x19, 411608 <_ZdlPvm@@Base+0x9d0>
  4115e4:	ldrsw	x2, [x0, #8]
  4115e8:	and	w1, w1, #0xff
  4115ec:	mov	x0, x19
  4115f0:	bl	401360 <memchr@plt>
  4115f4:	cbz	x0, 411608 <_ZdlPvm@@Base+0x9d0>
  4115f8:	sub	w0, w0, w19
  4115fc:	ldr	x19, [sp, #16]
  411600:	ldp	x29, x30, [sp], #32
  411604:	ret
  411608:	mov	w0, #0xffffffff            	// #-1
  41160c:	b	4115fc <_ZdlPvm@@Base+0x9c4>
  411610:	stp	x29, x30, [sp, #-32]!
  411614:	mov	x29, sp
  411618:	stp	x19, x20, [sp, #16]
  41161c:	ldr	w20, [x0, #8]
  411620:	ldr	x19, [x0]
  411624:	cmp	w20, #0x0
  411628:	add	w3, w20, #0x1
  41162c:	b.le	4116a0 <_ZdlPvm@@Base+0xa68>
  411630:	sub	w2, w20, #0x1
  411634:	add	x20, x19, #0x1
  411638:	mov	x1, x19
  41163c:	add	x20, x20, x2
  411640:	mov	w0, #0x0                   	// #0
  411644:	nop
  411648:	ldrb	w2, [x1], #1
  41164c:	cmp	w2, #0x0
  411650:	cinc	w0, w0, eq  // eq = none
  411654:	cmp	x1, x20
  411658:	b.ne	411648 <_ZdlPvm@@Base+0xa10>  // b.any
  41165c:	sub	w0, w3, w0
  411660:	sxtw	x0, w0
  411664:	bl	401450 <malloc@plt>
  411668:	mov	x3, x0
  41166c:	nop
  411670:	ldrb	w2, [x19]
  411674:	add	x19, x19, #0x1
  411678:	mov	x1, x3
  41167c:	cmp	x19, x20
  411680:	cbz	w2, 41168c <_ZdlPvm@@Base+0xa54>
  411684:	strb	w2, [x1], #1
  411688:	mov	x3, x1
  41168c:	b.ne	411670 <_ZdlPvm@@Base+0xa38>  // b.any
  411690:	strb	wzr, [x3]
  411694:	ldp	x19, x20, [sp, #16]
  411698:	ldp	x29, x30, [sp], #32
  41169c:	ret
  4116a0:	sxtw	x0, w3
  4116a4:	bl	401450 <malloc@plt>
  4116a8:	mov	x3, x0
  4116ac:	strb	wzr, [x3]
  4116b0:	ldp	x19, x20, [sp, #16]
  4116b4:	ldp	x29, x30, [sp], #32
  4116b8:	ret
  4116bc:	nop
  4116c0:	stp	x29, x30, [sp, #-32]!
  4116c4:	mov	x29, sp
  4116c8:	ldr	w1, [x0, #8]
  4116cc:	stp	x19, x20, [sp, #16]
  4116d0:	mov	x20, x0
  4116d4:	subs	w5, w1, #0x1
  4116d8:	ldr	x0, [x0]
  4116dc:	b.mi	411754 <_ZdlPvm@@Base+0xb1c>  // b.first
  4116e0:	sxtw	x2, w5
  4116e4:	b	4116f4 <_ZdlPvm@@Base+0xabc>
  4116e8:	sub	w3, w2, #0x1
  4116ec:	sub	x2, x2, #0x1
  4116f0:	tbnz	w2, #31, 4117a4 <_ZdlPvm@@Base+0xb6c>
  4116f4:	ldrb	w1, [x0, x2]
  4116f8:	mov	w3, w2
  4116fc:	cmp	w1, #0x20
  411700:	b.eq	4116e8 <_ZdlPvm@@Base+0xab0>  // b.none
  411704:	cmp	w2, #0x0
  411708:	b.le	4117a4 <_ZdlPvm@@Base+0xb6c>
  41170c:	ldrb	w1, [x0]
  411710:	mov	x19, x0
  411714:	cmp	w1, #0x20
  411718:	b.ne	411760 <_ZdlPvm@@Base+0xb28>  // b.any
  41171c:	nop
  411720:	add	x19, x19, #0x1
  411724:	ldrb	w1, [x19]
  411728:	sub	w3, w0, w19
  41172c:	add	w3, w3, w2
  411730:	cmp	w1, #0x20
  411734:	b.eq	411720 <_ZdlPvm@@Base+0xae8>  // b.none
  411738:	cmp	w3, w5
  41173c:	b.eq	411754 <_ZdlPvm@@Base+0xb1c>  // b.none
  411740:	tbz	w3, #31, 411768 <_ZdlPvm@@Base+0xb30>
  411744:	str	wzr, [x20, #8]
  411748:	bl	4013e0 <_ZdaPv@plt>
  41174c:	str	xzr, [x20]
  411750:	str	wzr, [x20, #12]
  411754:	ldp	x19, x20, [sp, #16]
  411758:	ldp	x29, x30, [sp], #32
  41175c:	ret
  411760:	cmp	w5, w2
  411764:	b.eq	411754 <_ZdlPvm@@Base+0xb1c>  // b.none
  411768:	ldrsw	x0, [x20, #12]
  41176c:	add	w3, w3, #0x1
  411770:	str	w3, [x20, #8]
  411774:	bl	401250 <_Znam@plt>
  411778:	ldrsw	x2, [x20, #8]
  41177c:	mov	x1, x19
  411780:	mov	x19, x0
  411784:	bl	401270 <memcpy@plt>
  411788:	ldr	x0, [x20]
  41178c:	cbz	x0, 411794 <_ZdlPvm@@Base+0xb5c>
  411790:	bl	4013e0 <_ZdaPv@plt>
  411794:	str	x19, [x20]
  411798:	ldp	x19, x20, [sp, #16]
  41179c:	ldp	x29, x30, [sp], #32
  4117a0:	ret
  4117a4:	mov	x19, x0
  4117a8:	b	411738 <_ZdlPvm@@Base+0xb00>
  4117ac:	nop
  4117b0:	stp	x29, x30, [sp, #-48]!
  4117b4:	mov	x29, sp
  4117b8:	stp	x19, x20, [sp, #16]
  4117bc:	ldr	x19, [x0]
  4117c0:	str	x21, [sp, #32]
  4117c4:	ldr	w21, [x0, #8]
  4117c8:	cmp	w21, #0x0
  4117cc:	b.le	4117f4 <_ZdlPvm@@Base+0xbbc>
  4117d0:	sub	w0, w21, #0x1
  4117d4:	add	x21, x19, #0x1
  4117d8:	mov	x20, x1
  4117dc:	add	x21, x21, x0
  4117e0:	ldrb	w0, [x19], #1
  4117e4:	mov	x1, x20
  4117e8:	bl	4012d0 <putc@plt>
  4117ec:	cmp	x19, x21
  4117f0:	b.ne	4117e0 <_ZdlPvm@@Base+0xba8>  // b.any
  4117f4:	ldp	x19, x20, [sp, #16]
  4117f8:	ldr	x21, [sp, #32]
  4117fc:	ldp	x29, x30, [sp], #48
  411800:	ret
  411804:	nop
  411808:	stp	x29, x30, [sp, #-32]!
  41180c:	mov	w2, w0
  411810:	adrp	x1, 411000 <_ZdlPvm@@Base+0x3c8>
  411814:	mov	x29, sp
  411818:	stp	x19, x20, [sp, #16]
  41181c:	adrp	x20, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  411820:	add	x20, x20, #0xf0
  411824:	mov	x19, x8
  411828:	mov	x0, x20
  41182c:	add	x1, x1, #0xad8
  411830:	bl	401340 <sprintf@plt>
  411834:	mov	x1, x20
  411838:	mov	x0, x19
  41183c:	bl	410e10 <_ZdlPvm@@Base+0x1d8>
  411840:	mov	x0, x19
  411844:	ldp	x19, x20, [sp, #16]
  411848:	ldp	x29, x30, [sp], #32
  41184c:	ret
  411850:	stp	x29, x30, [sp, #-32]!
  411854:	mov	x29, sp
  411858:	stp	x19, x20, [sp, #16]
  41185c:	adrp	x20, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  411860:	mov	x19, x0
  411864:	ldr	x0, [x20, #112]
  411868:	cbz	x0, 411878 <_ZdlPvm@@Base+0xc40>
  41186c:	mov	x1, x19
  411870:	bl	401430 <strcmp@plt>
  411874:	cbz	w0, 411884 <_ZdlPvm@@Base+0xc4c>
  411878:	mov	x0, x19
  41187c:	bl	4118a0 <_ZdlPvm@@Base+0xc68>
  411880:	str	x0, [x20, #112]
  411884:	ldp	x19, x20, [sp, #16]
  411888:	ldp	x29, x30, [sp], #32
  41188c:	ret
  411890:	adrp	x1, 42d000 <stderr@@GLIBC_2.17+0x2e48>
  411894:	str	w0, [x1, #228]
  411898:	ret
  41189c:	nop
  4118a0:	stp	x29, x30, [sp, #-32]!
  4118a4:	mov	x29, sp
  4118a8:	stp	x19, x20, [sp, #16]
  4118ac:	cbz	x0, 4118e4 <_ZdlPvm@@Base+0xcac>
  4118b0:	mov	x19, x0
  4118b4:	bl	4012b0 <strlen@plt>
  4118b8:	add	x20, x0, #0x1
  4118bc:	mov	x0, x20
  4118c0:	bl	401450 <malloc@plt>
  4118c4:	mov	x2, x20
  4118c8:	mov	x1, x19
  4118cc:	mov	x19, x0
  4118d0:	bl	401270 <memcpy@plt>
  4118d4:	mov	x0, x19
  4118d8:	ldp	x19, x20, [sp, #16]
  4118dc:	ldp	x29, x30, [sp], #32
  4118e0:	ret
  4118e4:	mov	x19, #0x0                   	// #0
  4118e8:	mov	x0, x19
  4118ec:	ldp	x19, x20, [sp, #16]
  4118f0:	ldp	x29, x30, [sp], #32
  4118f4:	ret
  4118f8:	stp	x29, x30, [sp, #-64]!
  4118fc:	mov	x29, sp
  411900:	stp	x19, x20, [sp, #16]
  411904:	adrp	x20, 429000 <_ZdlPvm@@Base+0x183c8>
  411908:	add	x20, x20, #0xd10
  41190c:	stp	x21, x22, [sp, #32]
  411910:	adrp	x21, 429000 <_ZdlPvm@@Base+0x183c8>
  411914:	add	x21, x21, #0xcd8
  411918:	sub	x20, x20, x21
  41191c:	mov	w22, w0
  411920:	stp	x23, x24, [sp, #48]
  411924:	mov	x23, x1
  411928:	mov	x24, x2
  41192c:	bl	401210 <_Znam@plt-0x40>
  411930:	cmp	xzr, x20, asr #3
  411934:	b.eq	411960 <_ZdlPvm@@Base+0xd28>  // b.none
  411938:	asr	x20, x20, #3
  41193c:	mov	x19, #0x0                   	// #0
  411940:	ldr	x3, [x21, x19, lsl #3]
  411944:	mov	x2, x24
  411948:	add	x19, x19, #0x1
  41194c:	mov	x1, x23
  411950:	mov	w0, w22
  411954:	blr	x3
  411958:	cmp	x20, x19
  41195c:	b.ne	411940 <_ZdlPvm@@Base+0xd08>  // b.any
  411960:	ldp	x19, x20, [sp, #16]
  411964:	ldp	x21, x22, [sp, #32]
  411968:	ldp	x23, x24, [sp, #48]
  41196c:	ldp	x29, x30, [sp], #64
  411970:	ret
  411974:	nop
  411978:	ret

Disassembly of section .fini:

000000000041197c <.fini>:
  41197c:	stp	x29, x30, [sp, #-16]!
  411980:	mov	x29, sp
  411984:	ldp	x29, x30, [sp], #16
  411988:	ret
