{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743597927717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743597927717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 02 19:45:27 2025 " "Processing started: Wed Apr 02 19:45:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743597927717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743597927717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743597927717 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1743597927909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256.v 1 1 " "Found 1 design units, including 1 entities, in source file sha256.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "sha256.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.v 2 2 " "Found 2 design units, including 2 entities, in source file csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa " "Found entity 1: csa" {  } { { "csa.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/csa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""} { "Info" "ISGN_ENTITY_NAME" "2 FA3 " "Found entity 2: FA3" {  } { { "csa.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/csa.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor.v 3 3 " "Found 3 design units, including 3 entities, in source file compressor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Compressor " "Found entity 1: Compressor" {  } { { "Compressor.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/Compressor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""} { "Info" "ISGN_ENTITY_NAME" "2 compressor_1b " "Found entity 2: compressor_1b" {  } { { "Compressor.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/Compressor.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""} { "Info" "ISGN_ENTITY_NAME" "3 FA " "Found entity 3: FA" {  } { { "Compressor.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/Compressor.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha_core.v 5 5 " "Found 5 design units, including 5 entities, in source file sha_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_0 " "Found entity 1: sum_0" {  } { { "sha_core.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum_1 " "Found entity 2: sum_1" {  } { { "sha_core.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""} { "Info" "ISGN_ENTITY_NAME" "3 ch " "Found entity 3: ch" {  } { { "sha_core.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""} { "Info" "ISGN_ENTITY_NAME" "4 maj " "Found entity 4: maj" {  } { { "sha_core.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""} { "Info" "ISGN_ENTITY_NAME" "5 sha_core " "Found entity 5: sha_core" {  } { { "sha_core.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743597927941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha_core " "Elaborating entity \"sha_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1743597927958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 sha_core.v(56) " "Verilog HDL assignment warning at sha_core.v(56): truncated value with size 64 to match size of target (32)" {  } { { "sha_core.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1743597927969 "|sha_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 sha_core.v(57) " "Verilog HDL assignment warning at sha_core.v(57): truncated value with size 64 to match size of target (32)" {  } { { "sha_core.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1743597927969 "|sha_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 sha_core.v(189) " "Verilog HDL assignment warning at sha_core.v(189): truncated value with size 7 to match size of target (6)" {  } { { "sha_core.v" "" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1743597927973 "|sha_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ch ch:ch0 " "Elaborating entity \"ch\" for hierarchy \"ch:ch0\"" {  } { { "sha_core.v" "ch0" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743597928057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_1 sum_1:s1_0 " "Elaborating entity \"sum_1\" for hierarchy \"sum_1:s1_0\"" {  } { { "sha_core.v" "s1_0" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743597928061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_0 sum_0:sum0_0 " "Elaborating entity \"sum_0\" for hierarchy \"sum_0:sum0_0\"" {  } { { "sha_core.v" "sum0_0" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743597928068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj maj:maj0 " "Elaborating entity \"maj\" for hierarchy \"maj:maj0\"" {  } { { "sha_core.v" "maj0" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743597928069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa csa:csa0 " "Elaborating entity \"csa\" for hierarchy \"csa:csa0\"" {  } { { "sha_core.v" "csa0" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743597928069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA3 csa:csa0\|FA3:fa_array\[0\].fa_inst " "Elaborating entity \"FA3\" for hierarchy \"csa:csa0\|FA3:fa_array\[0\].fa_inst\"" {  } { { "csa.v" "fa_array\[0\].fa_inst" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/csa.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743597928080 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram0 " "RAM logic \"Ram0\" is uninferred due to asynchronous read logic" {  } { { "sha_core.v" "Ram0" { Text "C:/Hung/Year3/HK2/CE433/SoC-SHA256/Rtl/sha_core.v" 193 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1743597928469 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1743597928469 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1743597929014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1743597931511 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743597931511 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3244 " "Implemented 3244 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "515 " "Implemented 515 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1743597931645 ""} { "Info" "ICUT_CUT_TM_OPINS" "257 " "Implemented 257 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1743597931645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2472 " "Implemented 2472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1743597931645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1743597931645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743597931660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 02 19:45:31 2025 " "Processing ended: Wed Apr 02 19:45:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743597931660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743597931660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743597931660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743597931660 ""}
