# Reading pref.tcl
# do Lab03_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q1 - lab3.1/Projeto/Lab03.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:43:59 on Apr 04,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Evandro Capovilla/Desktop/Circuitos Logicos/LAB03/q1 - lab3.1/Projeto/Lab03.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lab03
# -- Compiling architecture q1 of Lab03
# End time: 14:43:59 on Apr 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab03
# vsim work.lab03 
# Start time: 14:44:04 on Apr 04,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab03(q1)
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/lab03/s1
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/lab03/s0
wave create -driver freeze -pattern clock -initialvalue 0 -period 400ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/lab03/i
add wave -position end  sim:/lab03/y3
add wave -position end  sim:/lab03/y2
add wave -position end  sim:/lab03/y1
add wave -position end  sim:/lab03/y0
run
run -all
add wave -position 0 -format Logic -height 17 -editable 2 Edit:/lab03/i
# End time: 14:50:27 on Apr 04,2021, Elapsed time: 0:06:23
# Errors: 0, Warnings: 0
