OpenROAD c295b08a99aacb6147b9c51104627e78ac3859e3 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/toast_top/runs/delay_four/tmp/routing/16-fill.odb'...
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   toast_top
Die area:                 ( 0 0 ) ( 445325 456045 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     27313
Number of terminals:      202
Number of snets:          2
Number of nets:           8781

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 295.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 379729.
[INFO DRT-0033] mcon shape region query size = 310130.
[INFO DRT-0033] met1 shape region query size = 85125.
[INFO DRT-0033] via shape region query size = 2400.
[INFO DRT-0033] met2 shape region query size = 1542.
[INFO DRT-0033] via2 shape region query size = 1920.
[INFO DRT-0033] met3 shape region query size = 1538.
[INFO DRT-0033] via3 shape region query size = 1920.
[INFO DRT-0033] met4 shape region query size = 510.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1177 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 277 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0084]   Complete 8855 groups.
#scanned instances     = 27313
#unique  instances     = 295
#stdCellGenAp          = 8835
#stdCellValidPlanarAp  = 48
#stdCellValidViaAp     = 6795
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 30136
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:17, memory = 245.32 (MB), peak = 251.83 (MB)

Number of guides:     81339

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 64 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 66 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 26507.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 22802.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 13139.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1536.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 496.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 40142 vertical wires in 2 frboxes and 24340 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 6728 vertical wires in 2 frboxes and 8005 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 401.96 (MB), peak = 415.23 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.16 (MB), peak = 415.23 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 659.14 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:18, memory = 986.88 (MB).
    Completing 30% with 1433 violations.
    elapsed time = 00:00:25, memory = 1078.95 (MB).
    Completing 40% with 1433 violations.
    elapsed time = 00:00:33, memory = 1079.12 (MB).
    Completing 50% with 1433 violations.
    elapsed time = 00:00:43, memory = 1145.35 (MB).
    Completing 60% with 2624 violations.
    elapsed time = 00:00:55, memory = 1145.60 (MB).
    Completing 70% with 2624 violations.
    elapsed time = 00:01:07, memory = 1145.60 (MB).
    Completing 80% with 3723 violations.
    elapsed time = 00:01:10, memory = 1145.67 (MB).
    Completing 90% with 3723 violations.
    elapsed time = 00:01:23, memory = 1145.91 (MB).
    Completing 100% with 4702 violations.
    elapsed time = 00:01:27, memory = 1145.92 (MB).
[INFO DRT-0199]   Number of violations = 7065.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     48      0      0      0      0      0
Metal Spacing       25      0    756      0    231     11      0
Min Hole             0      0      2      0      0      0      0
Recheck              0      0   1507      0    754     88     14
Short                0      0   3102      1    522      4      0
[INFO DRT-0267] cpu time = 00:02:52, elapsed time = 00:01:28, memory = 1145.92 (MB), peak = 1145.92 (MB)
Total wire length = 460914 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 184273 um.
Total wire length on LAYER met2 = 186800 um.
Total wire length on LAYER met3 = 49948 um.
Total wire length on LAYER met4 = 39625 um.
Total wire length on LAYER met5 = 265 um.
Total number of vias = 72664.
Up-via summary (total 72664):.

------------------------
 FR_MASTERSLICE        0
            li1    30363
           met1    38823
           met2     2531
           met3      943
           met4        4
------------------------
                   72664


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7065 violations.
    elapsed time = 00:00:04, memory = 1146.00 (MB).
    Completing 20% with 7065 violations.
    elapsed time = 00:00:13, memory = 1146.00 (MB).
    Completing 30% with 5859 violations.
    elapsed time = 00:00:19, memory = 1150.89 (MB).
    Completing 40% with 5859 violations.
    elapsed time = 00:00:26, memory = 1150.89 (MB).
    Completing 50% with 5859 violations.
    elapsed time = 00:00:36, memory = 1170.22 (MB).
    Completing 60% with 4643 violations.
    elapsed time = 00:00:44, memory = 1170.28 (MB).
    Completing 70% with 4643 violations.
    elapsed time = 00:00:53, memory = 1175.05 (MB).
    Completing 80% with 3538 violations.
    elapsed time = 00:00:56, memory = 1175.05 (MB).
    Completing 90% with 3538 violations.
    elapsed time = 00:01:06, memory = 1177.11 (MB).
    Completing 100% with 2240 violations.
    elapsed time = 00:01:12, memory = 1177.11 (MB).
[INFO DRT-0199]   Number of violations = 2424.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          3      0      1      0      0      0
Metal Spacing        0    323      0    109      5      0
Min Hole             0      1      0      0      0      0
Recheck              0      0      0      0      0    184
Short                0   1655      0    143      0      0
[INFO DRT-0267] cpu time = 00:02:22, elapsed time = 00:01:13, memory = 1177.11 (MB), peak = 1191.04 (MB)
Total wire length = 457669 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182851 um.
Total wire length on LAYER met2 = 184918 um.
Total wire length on LAYER met3 = 50132 um.
Total wire length on LAYER met4 = 39501 um.
Total wire length on LAYER met5 = 265 um.
Total number of vias = 72263.
Up-via summary (total 72263):.

------------------------
 FR_MASTERSLICE        0
            li1    30355
           met1    38435
           met2     2540
           met3      929
           met4        4
------------------------
                   72263


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2424 violations.
    elapsed time = 00:00:02, memory = 1177.11 (MB).
    Completing 20% with 2424 violations.
    elapsed time = 00:00:10, memory = 1184.20 (MB).
    Completing 30% with 2395 violations.
    elapsed time = 00:00:16, memory = 1184.20 (MB).
    Completing 40% with 2395 violations.
    elapsed time = 00:00:25, memory = 1184.20 (MB).
    Completing 50% with 2395 violations.
    elapsed time = 00:00:35, memory = 1184.20 (MB).
    Completing 60% with 2159 violations.
    elapsed time = 00:00:40, memory = 1184.30 (MB).
    Completing 70% with 2159 violations.
    elapsed time = 00:00:50, memory = 1184.30 (MB).
    Completing 80% with 2098 violations.
    elapsed time = 00:00:55, memory = 1184.30 (MB).
    Completing 90% with 2098 violations.
    elapsed time = 00:01:05, memory = 1184.30 (MB).
    Completing 100% with 2003 violations.
    elapsed time = 00:01:12, memory = 1160.06 (MB).
[INFO DRT-0199]   Number of violations = 2296.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          3      0      0      0      0
Metal Spacing        0    288    128      0      2
Min Hole             0      1      0      0      0
Recheck              0    101      0    192      0
Short                0   1472    109      0      0
[INFO DRT-0267] cpu time = 00:02:22, elapsed time = 00:01:12, memory = 1160.06 (MB), peak = 1201.82 (MB)
Total wire length = 456790 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 182628 um.
Total wire length on LAYER met2 = 184498 um.
Total wire length on LAYER met3 = 49877 um.
Total wire length on LAYER met4 = 39520 um.
Total wire length on LAYER met5 = 265 um.
Total number of vias = 72053.
Up-via summary (total 72053):.

------------------------
 FR_MASTERSLICE        0
            li1    30355
           met1    38231
           met2     2538
           met3      925
           met4        4
------------------------
                   72053


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2296 violations.
    elapsed time = 00:00:02, memory = 1160.06 (MB).
    Completing 20% with 2296 violations.
    elapsed time = 00:00:07, memory = 1160.11 (MB).
    Completing 30% with 1807 violations.
    elapsed time = 00:00:13, memory = 1160.11 (MB).
    Completing 40% with 1807 violations.
    elapsed time = 00:00:17, memory = 1160.11 (MB).
    Completing 50% with 1807 violations.
    elapsed time = 00:00:24, memory = 1160.11 (MB).
    Completing 60% with 1325 violations.
    elapsed time = 00:00:29, memory = 1160.11 (MB).
    Completing 70% with 1325 violations.
    elapsed time = 00:00:36, memory = 1171.38 (MB).
    Completing 80% with 554 violations.
    elapsed time = 00:00:37, memory = 1171.64 (MB).
    Completing 90% with 554 violations.
    elapsed time = 00:00:43, memory = 1182.92 (MB).
    Completing 100% with 115 violations.
    elapsed time = 00:00:47, memory = 1182.92 (MB).
[INFO DRT-0199]   Number of violations = 115.
Viol/Layer        met1   met2
Metal Spacing       24      7
Short               70     14
[INFO DRT-0267] cpu time = 00:01:32, elapsed time = 00:00:47, memory = 1182.92 (MB), peak = 1201.82 (MB)
Total wire length = 456244 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 173968 um.
Total wire length on LAYER met2 = 183849 um.
Total wire length on LAYER met3 = 57963 um.
Total wire length on LAYER met4 = 40196 um.
Total wire length on LAYER met5 = 265 um.
Total number of vias = 73052.
Up-via summary (total 73052):.

------------------------
 FR_MASTERSLICE        0
            li1    30355
           met1    38215
           met2     3500
           met3      978
           met4        4
------------------------
                   73052


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 115 violations.
    elapsed time = 00:00:00, memory = 1182.92 (MB).
    Completing 20% with 115 violations.
    elapsed time = 00:00:00, memory = 1182.92 (MB).
    Completing 30% with 98 violations.
    elapsed time = 00:00:00, memory = 1182.92 (MB).
    Completing 40% with 98 violations.
    elapsed time = 00:00:00, memory = 1182.92 (MB).
    Completing 50% with 98 violations.
    elapsed time = 00:00:01, memory = 1182.92 (MB).
    Completing 60% with 56 violations.
    elapsed time = 00:00:02, memory = 1182.92 (MB).
    Completing 70% with 56 violations.
    elapsed time = 00:00:02, memory = 1182.92 (MB).
    Completing 80% with 41 violations.
    elapsed time = 00:00:03, memory = 1182.92 (MB).
    Completing 90% with 41 violations.
    elapsed time = 00:00:03, memory = 1182.92 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 1196.71 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 1196.92 (MB), peak = 1201.82 (MB)
Total wire length = 456229 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 173865 um.
Total wire length on LAYER met2 = 183901 um.
Total wire length on LAYER met3 = 58039 um.
Total wire length on LAYER met4 = 40157 um.
Total wire length on LAYER met5 = 265 um.
Total number of vias = 73034.
Up-via summary (total 73034):.

------------------------
 FR_MASTERSLICE        0
            li1    30355
           met1    38199
           met2     3500
           met3      976
           met4        4
------------------------
                   73034


[INFO DRT-0198] Complete detail routing.
Total wire length = 456229 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 173865 um.
Total wire length on LAYER met2 = 183901 um.
Total wire length on LAYER met3 = 58039 um.
Total wire length on LAYER met4 = 40157 um.
Total wire length on LAYER met5 = 265 um.
Total number of vias = 73034.
Up-via summary (total 73034):.

------------------------
 FR_MASTERSLICE        0
            li1    30355
           met1    38199
           met2     3500
           met3      976
           met4        4
------------------------
                   73034


[INFO DRT-0267] cpu time = 00:09:19, elapsed time = 00:04:47, memory = 1196.92 (MB), peak = 1201.82 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/toast_top/runs/delay_four/results/routing/toast_top.odb...
Writing netlist to /openlane/designs/toast_top/runs/delay_four/results/routing/toast_top.nl.v...
Writing powered netlist to /openlane/designs/toast_top/runs/delay_four/results/routing/toast_top.pnl.v...
Writing layout to /openlane/designs/toast_top/runs/delay_four/results/routing/toast_top.def...
