
// --------------- Test Bench for Control unit  -----------------------

import controls::* ; 


module control_unit_tb;

	localparam alu_rom_bits = 4 , main_rom_bits = 9 , branch_rom_bits =5 ; 
	
	logic [31:0] instr;

	logic [6:0] opcode;
	
	logic [2:0] funct3;
	
	logic funct7_5;

	logic zero , neg ;
	
	//input  logic oe_main, oe_alu , oe_branch ,         // output enables are not necessary , maybe remove in future        

	logic pc_src ;
	
	logic result_src ; 
	
	mem_op mem_rdwr ;    // Memory read and write
	
	logic alu_src ; 
	
	logic regwrite ;
	
	Imm_ex_op imm_src;

	alu_op alu_ctrl ;

	
	
	control_unit #(.*) dut_control(.*) ;

	
	initial begin

		instr = 32'h015A04B3 ; 

		opcode = instr[6:0] ;

		funct3 = instr[14:12] ; 

		funct7_5 = instr[30] ;
		
		zero = 0 ; neg = 0 ;
		
		#10 $display("%b , %b , %b , %b , %b , %b , %b",pc_src,result_src,mem_rdwr,alu_src,regwrite,imm_src,alu_ctrl) ; 
		
		#10 $stop;


	end


endmodule