// Seed: 3817333088
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  parameter id_3 = 1;
  localparam id_4 = id_3, id_5 = 1, id_6 = id_6 - id_4, id_7 = id_2, id_8 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd93,
    parameter id_12 = 32'd85
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout reg id_14;
  output wire id_13;
  inout wire _id_12;
  module_0 modCall_1 (
      id_1,
      id_3
  );
  input wire id_11;
  inout wire _id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wand id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_14 = -1'h0;
  id_16 :
  assert property (@(posedge 1) id_4)
  else begin : LABEL_0
    id_14 = (id_12) == -1;
  end
  assign id_6 = -1;
  localparam id_17 = -1;
  assign id_2 = id_4[id_12 : id_10];
  final $signed(87);
  ;
  always @(id_4) begin : LABEL_1
    $clog2(32);
    ;
  end
  wire id_18 = id_17;
  wire id_19 = id_10, id_20;
  assign id_16 = -1;
  wire  id_21;
  wire  id_22 = 1 & id_3;
  logic id_23 = (id_16 - -1);
  wire  id_24;
endmodule
