and r0, r1, r2 
bic r0, r3, r0 
mov r1, r0 
mvn r2, r1 
