/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [23:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [14:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  reg [19:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_37z;
  wire [10:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire [30:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(in_data[40] ? celloutsig_0_1z : in_data[76]);
  assign celloutsig_1_19z = !(celloutsig_1_16z[5] ? celloutsig_1_11z[6] : in_data[176]);
  assign celloutsig_0_10z = !(celloutsig_0_6z[0] ? in_data[40] : celloutsig_0_0z[17]);
  assign celloutsig_0_19z = !(celloutsig_0_10z ? celloutsig_0_2z : celloutsig_0_11z);
  assign celloutsig_0_22z = !(celloutsig_0_14z[5] ? in_data[8] : celloutsig_0_17z);
  assign celloutsig_0_35z = ~celloutsig_0_12z;
  assign celloutsig_0_21z = ~celloutsig_0_6z[1];
  assign celloutsig_0_24z = ~celloutsig_0_19z;
  assign celloutsig_1_14z = ~((celloutsig_1_10z[2] | celloutsig_1_10z[1]) & (in_data[188] | celloutsig_1_9z[2]));
  assign celloutsig_1_0z = in_data[150] | in_data[105];
  assign celloutsig_0_1z = celloutsig_0_0z[21] | in_data[50];
  assign celloutsig_1_18z = ~(celloutsig_1_15z[3] ^ celloutsig_1_3z[2]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z ^ in_data[92]);
  assign celloutsig_1_2z = { in_data[167:151], celloutsig_1_0z, celloutsig_1_0z } + { in_data[177:161], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = in_data[168:159] + { in_data[155:149], celloutsig_1_10z };
  assign celloutsig_0_26z = { celloutsig_0_0z[15:8], celloutsig_0_22z } + { celloutsig_0_6z[3:2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[39:16] & in_data[40:17];
  assign celloutsig_0_37z = celloutsig_0_31z[7:3] / { 1'h1, celloutsig_0_24z, celloutsig_0_29z };
  assign celloutsig_1_1z = in_data[154:141] / { 1'h1, in_data[161:152], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_4z[9:3], celloutsig_1_6z } / { 1'h1, celloutsig_1_2z[13:7] };
  assign celloutsig_1_11z = { celloutsig_1_4z[9:6], celloutsig_1_10z } / { 1'h1, celloutsig_1_9z[2], celloutsig_1_10z, 1'h1, celloutsig_1_5z };
  assign celloutsig_0_32z = celloutsig_0_7z[11:8] && { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_5z = { celloutsig_0_0z[17:13], celloutsig_0_4z } && celloutsig_0_3z[7:2];
  assign celloutsig_0_11z = celloutsig_0_3z[8:1] && { celloutsig_0_6z[3:1], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[102] & ~(celloutsig_1_2z[16]);
  assign celloutsig_0_27z = celloutsig_0_17z & ~(celloutsig_0_8z);
  assign celloutsig_0_3z = { celloutsig_0_0z[16:7], celloutsig_0_1z } * celloutsig_0_0z[22:12];
  assign celloutsig_0_18z = { celloutsig_0_13z[2:1], celloutsig_0_10z, celloutsig_0_10z } * celloutsig_0_0z[3:0];
  assign celloutsig_1_3z = in_data[156] ? in_data[128:111] : in_data[148:131];
  assign celloutsig_0_13z = celloutsig_0_8z ? { celloutsig_0_7z[2:0], celloutsig_0_5z, celloutsig_0_11z } : { celloutsig_0_0z[9], celloutsig_0_4z, 2'h0, celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_10z ? celloutsig_0_0z[17:8] : celloutsig_0_7z[27:18];
  assign celloutsig_0_31z = celloutsig_0_4z ? { celloutsig_0_20z[1:0], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_15z } : { celloutsig_0_30z[3:1], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_30z };
  assign celloutsig_1_15z = - { celloutsig_1_2z[11:9], celloutsig_1_14z };
  assign celloutsig_0_15z = - { celloutsig_0_14z[6:4], celloutsig_0_12z };
  assign celloutsig_0_20z = - { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_29z = - { celloutsig_0_13z[3], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_0z[6:5], celloutsig_0_12z, celloutsig_0_4z } !== { in_data[77:76], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_3z[8:2], celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_5z } !== { celloutsig_0_7z[23:21], celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_0_40z = { celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_37z } | { celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_35z };
  assign celloutsig_1_10z = celloutsig_1_1z[7:5] | { celloutsig_1_3z[14:13], celloutsig_1_6z };
  assign celloutsig_0_30z = { celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_8z } | { celloutsig_0_26z[7:4], celloutsig_0_4z };
  assign celloutsig_0_9z = & celloutsig_0_3z[5:0];
  assign celloutsig_0_43z = celloutsig_0_40z[0] & celloutsig_0_33z[12];
  assign celloutsig_0_16z = celloutsig_0_8z & celloutsig_0_5z;
  assign celloutsig_1_4z = celloutsig_1_1z[10:0] - celloutsig_1_1z[10:0];
  assign celloutsig_1_6z = ~((celloutsig_1_4z[3] & celloutsig_1_0z) | celloutsig_1_2z[11]);
  assign celloutsig_0_8z = ~((celloutsig_0_3z[7] & celloutsig_0_2z) | celloutsig_0_7z[3]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_33z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_33z = in_data[85:66];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_6z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_6z = { celloutsig_0_3z[4:2], celloutsig_0_4z };
  assign celloutsig_0_44z = ~((celloutsig_0_10z & celloutsig_0_40z[5]) | (celloutsig_0_21z & celloutsig_0_40z[9]));
  assign celloutsig_0_12z = ~((celloutsig_0_9z & celloutsig_0_6z[3]) | (celloutsig_0_6z[1] & in_data[16]));
  assign { celloutsig_0_7z[3:0], celloutsig_0_7z[5], celloutsig_0_7z[29], celloutsig_0_7z[30], celloutsig_0_7z[27:6] } = ~ { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z };
  assign { celloutsig_0_7z[28], celloutsig_0_7z[4] } = { celloutsig_0_7z[30], celloutsig_0_7z[5] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
