# design_pattern_sv
learning design pattern using system verilog
