$date
	Tue Oct 05 22:34:42 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU $end
$var wire 4 ! inA [3:0] $end
$var wire 4 " inB [3:0] $end
$var wire 2 # inC [1:0] $end
$var wire 2 $ op [1:0] $end
$var wire 4 % ans [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bz $
bz #
bz "
bz !
$end
