
---------- Begin Simulation Statistics ----------
final_tick                               1097641266500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 313800                       # Simulator instruction rate (inst/s)
host_mem_usage                                 882740                       # Number of bytes of host memory used
host_op_rate                                   338286                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6612.49                       # Real time elapsed on the host
host_tick_rate                               63914388                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2075000004                       # Number of instructions simulated
sim_ops                                    2236911838                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.422633                       # Number of seconds simulated
sim_ticks                                422633259000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       656702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1313285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.977322                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      10197141                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     10199454                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       272916                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     13075385                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits           82                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          273                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          191                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      14093307                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        202623                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           40                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        35606904                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       36211478                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       272546                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         13455041                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     76930451                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts      5226378                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000103808                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1043886467                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    844297093                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.236397                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.564479                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    633904617     75.08%     75.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     35487444      4.20%     79.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     27487905      3.26%     82.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19987726      2.37%     84.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     12105356      1.43%     86.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     14227777      1.69%     88.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     10704601      1.27%     89.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13461216      1.59%     90.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     76930451      9.11%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    844297093                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       176281                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       469026935                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           217219188                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    161106549     15.43%     15.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1903709      0.18%     15.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           63      0.00%     15.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    116976976     11.21%     26.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp       442783      0.04%     26.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt      7739587      0.74%     27.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult    129649251     12.42%     40.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc    229475723     21.98%     62.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv     25877196      2.48%     64.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc     25544239      2.45%     66.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt     25352573      2.43%     69.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     69.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     69.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu         5225      0.00%     69.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     69.36% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1460543      0.14%     69.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       313021      0.03%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd         3713      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     69.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    217219188     20.81%     90.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    100816128      9.66%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1043886467                       # Class of committed instruction
system.switch_cpus_1.commit.refs            318035316                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       865198195                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1043782661                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.845267                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.845267                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    675504296                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          397                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     10116732                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1051984981                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       33981753                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        59353808                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       299228                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1439                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     75986815                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          14093307                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        72851885                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           771683643                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        77978                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1014730433                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          148                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        599228                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.016673                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     73142458                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     10399846                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.200486                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    845125913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.253723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.716243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      669456256     79.21%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       18104572      2.14%     81.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       10262703      1.21%     82.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       10910473      1.29%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       11534307      1.36%     85.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       11266429      1.33%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        7703776      0.91%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7598770      0.90%     88.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       98288627     11.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    845125913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                140606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       285595                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       13677804                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              114198                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.242852                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          323020949                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        100953513                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     233880586                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    218575252                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       494040                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    101137932                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1049104693                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    222067436                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       286938                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1050540912                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     11106141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      8666626                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       299228                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     30973606                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       107276                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     25381479                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          582                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        33457                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads      3542079                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      1356033                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       321786                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        33457                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        59879                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       225716                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1251101211                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1046252371                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.647812                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       810478728                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.237778                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1046297473                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      564826533                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     166189845                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.183059                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.183059                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           18      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    162606454     15.47%     15.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1938260      0.18%     15.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           78      0.00%     15.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    117057842     11.14%     26.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp       460987      0.04%     26.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt      7757012      0.74%     27.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult    129696711     12.34%     39.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc    229515560     21.84%     61.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv     25878074      2.46%     64.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc     25606668      2.44%     66.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt     25353541      2.41%     69.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     69.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu         5225      0.00%     69.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      1461153      0.14%     69.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       330949      0.03%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd         4940      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    222188585     21.14%     90.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    100965799      9.61%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1050827856                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt        1458022073                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         1.387498                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        150608      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult       110056      0.01%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             5      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd      8811077      0.60%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp           24      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt        46650      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult    434193062     29.78%     30.40% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc    407835707     27.97%     58.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv    181679438     12.46%     70.84% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc    156311913     10.72%     81.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt    266206637     18.26%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        80307      0.01%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      2317456      0.16%     99.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       279133      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    181900259                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1208305314                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    180445676                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    184855279                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1048990491                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1050827856                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            4                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      5207703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        44732                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      8797563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    845125913                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.243398                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.690075                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    413018334     48.87%     48.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    159536654     18.88%     67.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    118074069     13.97%     81.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     63137179      7.47%     89.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     41719025      4.94%     94.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     19835746      2.35%     96.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     15517421      1.84%     98.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      7727709      0.91%     99.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6559776      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    845125913                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.243191                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses   2326949652                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads   3196543110                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    865806695                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    869376095                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     55964552                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     35838941                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    218575252                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    101137932                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2692938393                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    537063608                       # number of misc regfile writes
system.switch_cpus_1.numCycles              845266519                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     394920189                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1527277741                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    201738337                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62196759                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     67105688                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       581840                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4281537728                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1050616150                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1536125950                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       101245182                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      8335773                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       299228                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    285909170                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        8848012                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    564377826                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles       555373                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         8774                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       458532008                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            8                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups   1407012458                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         1816479435                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2099057758                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  3133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads     1404396698                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     790792713                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9343994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2302                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18687988                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2302                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             493100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       215974                       # Transaction distribution
system.membus.trans_dist::CleanEvict           440728                       # Transaction distribution
system.membus.trans_dist::ReadExReq            163441                       # Transaction distribution
system.membus.trans_dist::ReadExResp           163441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        493100                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            42                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1969826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1969826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     55840960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                55840960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            656583                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  656583    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              656583                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2353974500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3504964500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1097641266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1097641266500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9074877                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8676502                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3840                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1322656                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           269051                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          269051                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3840                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9071037                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           66                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           66                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28020462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28031982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       491520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1139239424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1139730944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          659004                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13822336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10002998                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015168                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10000696     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2302      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10002998                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17808362000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14010170988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5783952                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst         2470                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      8684917                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8687387                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst         2470                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      8684917                       # number of overall hits
system.l2.overall_hits::total                 8687387                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         1370                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       655171                       # number of demand (read+write) misses
system.l2.demand_misses::total                 656541                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         1370                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       655171                       # number of overall misses
system.l2.overall_misses::total                656541                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    119306000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  53630435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53749741000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    119306000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  53630435000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53749741000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst         3840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      9340088                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9343928                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst         3840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      9340088                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9343928                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.356771                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.070146                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070264                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.356771                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.070146                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070264                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 87084.671533                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 81857.156376                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81868.064599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 87084.671533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 81857.156376                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81868.064599                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              215974                       # number of writebacks
system.l2.writebacks::total                    215974                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         1370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       655171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            656541                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         1370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       655171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           656541                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    105606000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  47078725000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47184331000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    105606000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  47078725000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47184331000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.356771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.070146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070264                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.356771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.070146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070264                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77084.671533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71857.156376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71868.064599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77084.671533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71857.156376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71868.064599                       # average overall mshr miss latency
system.l2.replacements                         659004                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8460528                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8460528                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8460528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8460528                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3840                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3840                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3840                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3840                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data       105610                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                105610                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       163441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              163441                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  13469893000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13469893000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       269051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            269051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.607472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.607472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82414.406422                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82414.406422                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       163441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         163441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  11835483000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11835483000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.607472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.607472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72414.406422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72414.406422                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst         2470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         1370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1370                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    119306000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    119306000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst         3840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.356771                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.356771                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87084.671533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87084.671533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         1370                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1370                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    105606000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    105606000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.356771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.356771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77084.671533                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77084.671533                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      8579307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8579307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       491730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          491730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  40160542000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  40160542000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      9071037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9071037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.054209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 81671.937852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81671.937852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       491730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       491730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  35243242000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  35243242000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.054209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 71671.937852                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71671.937852                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data           24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                24                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data           42                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              42                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.636364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.636364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data       798000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       798000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.636364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65535.998498                       # Cycle average of tags in use
system.l2.tags.total_refs                    42517064                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    724564                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     58.679515                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     295.555293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.491790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8153.338526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   814.645443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   183.062725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 56082.904721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.124410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.012431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.002793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.855757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          515                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        59928                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 299666836                       # Number of tag accesses
system.l2.tags.data_accesses                299666836                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        87680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     41930944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42018624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        87680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13822336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13822336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         1370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       655171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              656541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       215974                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             215974                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       207461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     99213545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              99421007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       207461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           207461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32705273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32705273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32705273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       207461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     99213545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            132126279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    215974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      1370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    655021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008905318500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1625947                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             204039                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      656541                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     215974                       # Number of write requests accepted
system.mem_ctrls.readBursts                    656541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   215974                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             45301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             44941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            40891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            40029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13969                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7863569750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3281955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20170901000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11980.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30730.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   464008                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  177708                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                656541                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               215974                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  560387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   73577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       230622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.082854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.676953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.877232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       112808     48.91%     48.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        42465     18.41%     67.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35089     15.21%     82.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6788      2.94%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4289      1.86%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3746      1.62%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3756      1.63%     90.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3830      1.66%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17851      7.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       230622                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.695926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.384896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    657.123916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        12201     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           14      0.11%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            3      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12224                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.665903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.647290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.793780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2143     17.53%     17.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      0.69%     18.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9749     79.75%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              221      1.81%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12224                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42009024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13820672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42018624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13822336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        99.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     99.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  422660272000                       # Total gap between requests
system.mem_ctrls.avgGap                     484416.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        87680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     41921344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13820672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 207461.192731166491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 99190830.601431682706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32701335.509423315525                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         1370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       655171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       215974                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     49136000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  20121765000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9973788994500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35865.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30712.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  46180507.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            782151300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            415719480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2277424380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          554619780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33362044560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     108675803280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      70774705920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       216842468700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.074785                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 182838681000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14112540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 225682038000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            864496920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            459491010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2409207360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          572628780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33362044560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     109513174890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70069550880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       217250594400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.040459                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 181055401500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14112540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 227465317500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000000692                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000054                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     72847537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1147848283                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000000692                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000054                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     72847537                       # number of overall hits
system.cpu.icache.overall_hits::total      1147848283                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2771                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         4347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2771                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         4347                       # number of overall misses
system.cpu.icache.overall_misses::total          7118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    177990500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    177990500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    177990500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    177990500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000054                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     72851884                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1147855401                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000054                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     72851884                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1147855401                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000060                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000060                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 40945.594663                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25005.689801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 40945.594663                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25005.689801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          444                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6099                       # number of writebacks
system.cpu.icache.writebacks::total              6099                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          507                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          507                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          507                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          507                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst         3840                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3840                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst         3840                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3840                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    151508000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151508000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    151508000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151508000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 39455.208333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39455.208333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 39455.208333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39455.208333                       # average overall mshr miss latency
system.cpu.icache.replacements                   6099                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000000692                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000054                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     72847537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1147848283                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2771                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         4347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    177990500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    177990500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     72851884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1147855401                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000060                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 40945.594663                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25005.689801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          507                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          507                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst         3840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    151508000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151508000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 39455.208333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39455.208333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.641335                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1147854894                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6611                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          173628.028135                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   341.875618                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   169.765717                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.667726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.331574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999299                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4591428215                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4591428215                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    358798522                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     23744855                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    260273086                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        642816463                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    359692385                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     23744856                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    260273086                       # number of overall hits
system.cpu.dcache.overall_hits::total       643710327                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11275568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1419538                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     34539509                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       47234615                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11279578                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1419538                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     34539509                       # number of overall misses
system.cpu.dcache.overall_misses::total      47238625                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  18979363500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 563968757307                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 582948120807                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  18979363500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 563968757307                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 582948120807                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    370074090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     25164393                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    294812595                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    690051078                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    370971963                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     25164394                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    294812595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    690948952                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030468                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.056411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.117158                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.068451                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030405                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.056411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.117158                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068368                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13370.098934                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 16328.221612                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12341.544878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13370.098934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 16328.221612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12340.497227                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3058271                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            127929                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.906003                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16798422                       # number of writebacks
system.cpu.dcache.writebacks::total          16798422                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     25199355                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     25199355                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     25199355                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     25199355                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1419538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      9340154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10759692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1419538                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      9340154                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10759692                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  17559825500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 160530785671                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 178090611171                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  17559825500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 160530785671                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 178090611171                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056411                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.031682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015593                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056411                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.031682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015572                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 12370.098934                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 17187.166900                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16551.645825                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 12370.098934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 17187.166900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16551.645825                       # average overall mshr miss latency
system.cpu.dcache.replacements               22038786                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    217157563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17489773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    161517210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       396164546                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10582587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1363488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     31960439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      43906514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  17841527500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 465751196500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 483592724000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227740150                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18853261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    193477649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    440071060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.072321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.165189                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.099771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13085.210504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 14572.740897                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11014.145281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     22889307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22889307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1363488                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      9071132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10434620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16478039500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 145499703500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 161977743000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.046885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12085.210504                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 16039.861784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15523.108939                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    141640719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6255082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     98755876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      246651677                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       643400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        56050                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2579028                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3278478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1137836000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  98216194840                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  99354030840                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    142284119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6311132                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    101334904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    249930155                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.008881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.025451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20300.374665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 38082.639987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30304.925285                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      2310048                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2310048                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        56050                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       268980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       325030                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1081786000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  15029758204                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16111544204                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.008881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.002654                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001300                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19300.374665                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 55876.861492                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49569.406529                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       893863                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        893864                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         4010                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4010                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       897873                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       897874                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004466                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004466                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data          240                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          240                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        49581                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data           42                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        49623                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data      1365967                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1365967                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        49821                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data           42                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        49863                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.995183                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.995187                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data 32523.023810                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total    27.526893                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data           42                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           42                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data      1323967                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1323967                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.000842                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data 31523.023810                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31523.023810                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1677155                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1677163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           24                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data        52000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        52000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1677179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1677191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000017                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  1857.142857                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data        48000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        48000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1677179                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data           12                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1677191                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1677179                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1677191                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.991382                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           669103979                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          22039298                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.359587                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   259.992124                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    54.862857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   197.136401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.507797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.107154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.385032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2799252634                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2799252634                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1097641266500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 557365282500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 540275984000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
