INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/sequence_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan5/sequence_detection/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequence_detection_sim
