{"Source Block": ["hdl/library/spi_engine/spi_engine_interconnect/spi_engine_interconnect.v@120:137@HdlStmProcess", "assign s1_sync       = m_sync;\nassign m_sync_ready  = `spi_engine_interconnect_mux(s0_sync_ready, s1_sync_ready);\nassign s0_sync_valid = `spi_engine_interconnect_mux(m_sync_valid, 1'b0);\nassign s1_sync_valid = `spi_engine_interconnect_mux(1'b0, m_sync_valid);\n\nalways @(posedge clk) begin\n  if (idle == 1'b1) begin\n    if (s0_cmd_valid)\n      s_active <= 1'b0;\n    else if (s1_cmd_valid)\n      s_active <= 1'b1;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    idle <= 1'b1;\n  end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[125, "always @(posedge clk) begin\n"], [126, "  if (idle == 1'b1) begin\n"], [127, "    if (s0_cmd_valid)\n"], [128, "      s_active <= 1'b0;\n"], [129, "    else if (s1_cmd_valid)\n"], [130, "      s_active <= 1'b1;\n"], [132, "end\n"]], "Add": [[130, "  always @(posedge clk) begin\n"], [130, "    if (idle == 1'b1) begin\n"], [130, "      if (s0_cmd_valid)\n"], [130, "        s_active <= 1'b0;\n"], [130, "      else if (s1_cmd_valid)\n"], [130, "        s_active <= 1'b1;\n"], [130, "    end\n"]]}}