Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 17 18:42:49 2021
| Host         : DESKTOP-D7FT5L0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.072        0.000                      0                  211        0.234        0.000                      0                  211       49.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              92.072        0.000                      0                  146        0.234        0.000                      0                  146       49.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   97.080        0.000                      0                   65        0.490        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       92.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.072ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 3.071ns (38.719%)  route 4.860ns (61.281%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 104.711 - 100.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.837     5.075    DATAPATH0/N_COL_REG/CLK
    SLICE_X7Y129         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.374     6.905    DATAPATH0/N_COL_REG/A[4]
    SLICE_X5Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.029 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           1.254     8.283    DATAPATH0/N_COL_REG/data_reg[6]_0[2]
    SLICE_X5Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.407 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.407    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.805 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.805    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.027 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           1.000    10.026    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X4Y126         LUT4 (Prop_lut4_I3_O)        0.327    10.353 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           0.584    10.938    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I0_O)        0.355    11.293 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.648    11.941    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y128         LUT5 (Prop_lut5_I0_O)        0.327    12.268 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.268    DATAPATH0/N_COL_REG_n_49
    SLICE_X4Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.669 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.669    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.783 r  DATAPATH0/multOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.783    DATAPATH0/multOp__60_carry__1_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.006 r  DATAPATH0/multOp__60_carry__2/O[0]
                         net (fo=1, routed)           0.000    13.006    DATAPATH0/SIZE_REG/D[14]
    SLICE_X4Y130         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.720   104.711    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y130         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/C
                         clock pessimism              0.340   105.052    
                         clock uncertainty           -0.035   105.016    
    SLICE_X4Y130         FDCE (Setup_fdce_C_D)        0.062   105.078    DATAPATH0/SIZE_REG/data_reg[15]
  -------------------------------------------------------------------
                         required time                        105.078    
                         arrival time                         -13.006    
  -------------------------------------------------------------------
                         slack                                 92.072    

Slack (MET) :             92.075ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 3.068ns (38.696%)  route 4.860ns (61.304%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 104.711 - 100.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.837     5.075    DATAPATH0/N_COL_REG/CLK
    SLICE_X7Y129         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.374     6.905    DATAPATH0/N_COL_REG/A[4]
    SLICE_X5Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.029 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           1.254     8.283    DATAPATH0/N_COL_REG/data_reg[6]_0[2]
    SLICE_X5Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.407 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.407    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.805 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.805    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.027 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           1.000    10.026    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X4Y126         LUT4 (Prop_lut4_I3_O)        0.327    10.353 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           0.584    10.938    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I0_O)        0.355    11.293 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.648    11.941    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y128         LUT5 (Prop_lut5_I0_O)        0.327    12.268 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.268    DATAPATH0/N_COL_REG_n_49
    SLICE_X4Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.669 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.669    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.003 r  DATAPATH0/multOp__60_carry__1/O[1]
                         net (fo=1, routed)           0.000    13.003    DATAPATH0/SIZE_REG/D[11]
    SLICE_X4Y129         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.720   104.711    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y129         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[12]/C
                         clock pessimism              0.340   105.052    
                         clock uncertainty           -0.035   105.016    
    SLICE_X4Y129         FDCE (Setup_fdce_C_D)        0.062   105.078    DATAPATH0/SIZE_REG/data_reg[12]
  -------------------------------------------------------------------
                         required time                        105.078    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                 92.075    

Slack (MET) :             92.096ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 3.047ns (38.534%)  route 4.860ns (61.467%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 104.711 - 100.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.837     5.075    DATAPATH0/N_COL_REG/CLK
    SLICE_X7Y129         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.374     6.905    DATAPATH0/N_COL_REG/A[4]
    SLICE_X5Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.029 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           1.254     8.283    DATAPATH0/N_COL_REG/data_reg[6]_0[2]
    SLICE_X5Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.407 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.407    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.805 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.805    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.027 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           1.000    10.026    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X4Y126         LUT4 (Prop_lut4_I3_O)        0.327    10.353 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           0.584    10.938    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I0_O)        0.355    11.293 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.648    11.941    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y128         LUT5 (Prop_lut5_I0_O)        0.327    12.268 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.268    DATAPATH0/N_COL_REG_n_49
    SLICE_X4Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.669 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.669    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.982 r  DATAPATH0/multOp__60_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.982    DATAPATH0/SIZE_REG/D[13]
    SLICE_X4Y129         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.720   104.711    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y129         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/C
                         clock pessimism              0.340   105.052    
                         clock uncertainty           -0.035   105.016    
    SLICE_X4Y129         FDCE (Setup_fdce_C_D)        0.062   105.078    DATAPATH0/SIZE_REG/data_reg[14]
  -------------------------------------------------------------------
                         required time                        105.078    
                         arrival time                         -12.982    
  -------------------------------------------------------------------
                         slack                                 92.096    

Slack (MET) :             92.170ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 2.973ns (37.953%)  route 4.860ns (62.047%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 104.711 - 100.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.837     5.075    DATAPATH0/N_COL_REG/CLK
    SLICE_X7Y129         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.374     6.905    DATAPATH0/N_COL_REG/A[4]
    SLICE_X5Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.029 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           1.254     8.283    DATAPATH0/N_COL_REG/data_reg[6]_0[2]
    SLICE_X5Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.407 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.407    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.805 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.805    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.027 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           1.000    10.026    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X4Y126         LUT4 (Prop_lut4_I3_O)        0.327    10.353 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           0.584    10.938    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I0_O)        0.355    11.293 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.648    11.941    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y128         LUT5 (Prop_lut5_I0_O)        0.327    12.268 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.268    DATAPATH0/N_COL_REG_n_49
    SLICE_X4Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.669 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.669    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.908 r  DATAPATH0/multOp__60_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.908    DATAPATH0/SIZE_REG/D[12]
    SLICE_X4Y129         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.720   104.711    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y129         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[13]/C
                         clock pessimism              0.340   105.052    
                         clock uncertainty           -0.035   105.016    
    SLICE_X4Y129         FDCE (Setup_fdce_C_D)        0.062   105.078    DATAPATH0/SIZE_REG/data_reg[13]
  -------------------------------------------------------------------
                         required time                        105.078    
                         arrival time                         -12.908    
  -------------------------------------------------------------------
                         slack                                 92.170    

Slack (MET) :             92.186ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.817ns  (logic 2.957ns (37.826%)  route 4.860ns (62.174%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 104.711 - 100.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.837     5.075    DATAPATH0/N_COL_REG/CLK
    SLICE_X7Y129         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.374     6.905    DATAPATH0/N_COL_REG/A[4]
    SLICE_X5Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.029 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           1.254     8.283    DATAPATH0/N_COL_REG/data_reg[6]_0[2]
    SLICE_X5Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.407 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.407    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.805 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.805    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.027 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           1.000    10.026    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X4Y126         LUT4 (Prop_lut4_I3_O)        0.327    10.353 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           0.584    10.938    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I0_O)        0.355    11.293 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.648    11.941    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y128         LUT5 (Prop_lut5_I0_O)        0.327    12.268 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.268    DATAPATH0/N_COL_REG_n_49
    SLICE_X4Y128         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.669 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.669    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.892 r  DATAPATH0/multOp__60_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.892    DATAPATH0/SIZE_REG/D[10]
    SLICE_X4Y129         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.720   104.711    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y129         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[11]/C
                         clock pessimism              0.340   105.052    
                         clock uncertainty           -0.035   105.016    
    SLICE_X4Y129         FDCE (Setup_fdce_C_D)        0.062   105.078    DATAPATH0/SIZE_REG/data_reg[11]
  -------------------------------------------------------------------
                         required time                        105.078    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                 92.186    

Slack (MET) :             92.561ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 2.581ns (34.684%)  route 4.860ns (65.316%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 104.710 - 100.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.837     5.075    DATAPATH0/N_COL_REG/CLK
    SLICE_X7Y129         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.374     6.905    DATAPATH0/N_COL_REG/A[4]
    SLICE_X5Y125         LUT6 (Prop_lut6_I2_O)        0.124     7.029 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           1.254     8.283    DATAPATH0/N_COL_REG/data_reg[6]_0[2]
    SLICE_X5Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.407 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.407    DATAPATH0/N_COL_REG_n_37
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.805 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.805    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.027 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           1.000    10.026    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X4Y126         LUT4 (Prop_lut4_I3_O)        0.327    10.353 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           0.584    10.938    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X4Y128         LUT4 (Prop_lut4_I0_O)        0.355    11.293 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.648    11.941    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X4Y128         LUT5 (Prop_lut5_I0_O)        0.327    12.268 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.268    DATAPATH0/N_COL_REG_n_49
    SLICE_X4Y128         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.516 r  DATAPATH0/multOp__60_carry__0/O[3]
                         net (fo=1, routed)           0.000    12.516    DATAPATH0/SIZE_REG/D[9]
    SLICE_X4Y128         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.719   104.710    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y128         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[10]/C
                         clock pessimism              0.340   105.051    
                         clock uncertainty           -0.035   105.015    
    SLICE_X4Y128         FDCE (Setup_fdce_C_D)        0.062   105.077    DATAPATH0/SIZE_REG/data_reg[10]
  -------------------------------------------------------------------
                         required time                        105.077    
                         arrival time                         -12.516    
  -------------------------------------------------------------------
                         slack                                 92.561    

Slack (MET) :             92.894ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 2.540ns (35.730%)  route 4.569ns (64.270%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 104.710 - 100.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.837     5.075    DATAPATH0/N_COL_REG/CLK
    SLICE_X7Y129         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.571     7.101    DATAPATH0/N_COL_REG/A[4]
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     7.225 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.884     8.109    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.233 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.233    DATAPATH0/N_COL_REG_n_38
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.813 r  DATAPATH0/multOp__0_carry__0/O[2]
                         net (fo=6, routed)           1.296    10.109    DATAPATH0/N_COL_REG/data_reg[10][0]
    SLICE_X6Y129         LUT4 (Prop_lut4_I3_O)        0.328    10.437 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_15/O
                         net (fo=1, routed)           0.818    11.256    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_15_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I1_O)        0.348    11.604 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.604    DATAPATH0/N_COL_REG_n_51
    SLICE_X4Y128         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.184 r  DATAPATH0/multOp__60_carry__0/O[2]
                         net (fo=1, routed)           0.000    12.184    DATAPATH0/SIZE_REG/D[8]
    SLICE_X4Y128         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.719   104.710    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y128         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[9]/C
                         clock pessimism              0.340   105.051    
                         clock uncertainty           -0.035   105.015    
    SLICE_X4Y128         FDCE (Setup_fdce_C_D)        0.062   105.077    DATAPATH0/SIZE_REG/data_reg[9]
  -------------------------------------------------------------------
                         required time                        105.077    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                 92.894    

Slack (MET) :             93.247ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 2.187ns (32.372%)  route 4.569ns (67.628%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 104.710 - 100.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.837     5.075    DATAPATH0/N_COL_REG/CLK
    SLICE_X7Y129         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.571     7.101    DATAPATH0/N_COL_REG/A[4]
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     7.225 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.884     8.109    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.233 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.233    DATAPATH0/N_COL_REG_n_38
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.813 r  DATAPATH0/multOp__0_carry__0/O[2]
                         net (fo=6, routed)           1.296    10.109    DATAPATH0/N_COL_REG/data_reg[10][0]
    SLICE_X6Y129         LUT4 (Prop_lut4_I3_O)        0.328    10.437 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_15/O
                         net (fo=1, routed)           0.818    11.256    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_15_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I1_O)        0.348    11.604 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.604    DATAPATH0/N_COL_REG_n_51
    SLICE_X4Y128         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.831 r  DATAPATH0/multOp__60_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.831    DATAPATH0/SIZE_REG/D[7]
    SLICE_X4Y128         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.719   104.710    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y128         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[8]/C
                         clock pessimism              0.340   105.051    
                         clock uncertainty           -0.035   105.015    
    SLICE_X4Y128         FDCE (Setup_fdce_C_D)        0.062   105.077    DATAPATH0/SIZE_REG/data_reg[8]
  -------------------------------------------------------------------
                         required time                        105.077    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                 93.247    

Slack (MET) :             93.870ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 2.021ns (32.953%)  route 4.112ns (67.047%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 104.710 - 100.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.837     5.075    DATAPATH0/N_COL_REG/CLK
    SLICE_X7Y129         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  DATAPATH0/N_COL_REG/data_reg[4]/Q
                         net (fo=19, routed)          1.571     7.101    DATAPATH0/N_COL_REG/A[4]
    SLICE_X4Y125         LUT6 (Prop_lut6_I5_O)        0.124     7.225 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.884     8.109    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X5Y127         LUT6 (Prop_lut6_I0_O)        0.124     8.233 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.233    DATAPATH0/N_COL_REG_n_38
    SLICE_X5Y127         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.873 r  DATAPATH0/multOp__0_carry__0/O[3]
                         net (fo=2, routed)           0.832     9.706    DATAPATH0/N_COL_REG/data_reg[10][1]
    SLICE_X5Y129         LUT4 (Prop_lut4_I2_O)        0.306    10.012 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_4/O
                         net (fo=2, routed)           0.825    10.837    DATAPATH0/N_COL_REG/data_reg[3]_1[0]
    SLICE_X4Y128         LUT5 (Prop_lut5_I0_O)        0.124    10.961 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.961    DATAPATH0/N_COL_REG_n_52
    SLICE_X4Y128         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.208 r  DATAPATH0/multOp__60_carry__0/O[0]
                         net (fo=1, routed)           0.000    11.208    DATAPATH0/SIZE_REG/D[6]
    SLICE_X4Y128         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.719   104.710    DATAPATH0/SIZE_REG/CLK
    SLICE_X4Y128         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[7]/C
                         clock pessimism              0.340   105.051    
                         clock uncertainty           -0.035   105.015    
    SLICE_X4Y128         FDCE (Setup_fdce_C_D)        0.062   105.077    DATAPATH0/SIZE_REG/data_reg[7]
  -------------------------------------------------------------------
                         required time                        105.077    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                 93.870    

Slack (MET) :             94.340ns  (required time - arrival time)
  Source:                 DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SHIFT_MULT_REG/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.314ns (41.188%)  route 3.304ns (58.812%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.844     5.082    DATAPATH0/MAX_VALUE_REG/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDCE (Prop_fdce_C_Q)         0.478     5.560 r  DATAPATH0/MAX_VALUE_REG/data_reg[1]/Q
                         net (fo=5, routed)           1.640     7.200    DATAPATH0/MAX_VALUE_REG/data_reg[7]_0[1]
    SLICE_X3Y134         LUT2 (Prop_lut2_I0_O)        0.295     7.495 r  DATAPATH0/MAX_VALUE_REG/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.495    DATAPATH0/MAX_VALUE_REG_n_14
    SLICE_X3Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.045 r  DATAPATH0/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.045    DATAPATH0/minusOp_inferred__0/i__carry_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.379 f  DATAPATH0/minusOp_inferred__0/i__carry__0/O[1]
                         net (fo=5, routed)           0.882     9.260    DATAPATH0/MAX_VALUE_REG/delta_value[3]
    SLICE_X2Y135         LUT2 (Prop_lut2_I0_O)        0.329     9.589 r  DATAPATH0/MAX_VALUE_REG/data[2]_i_2/O
                         net (fo=1, routed)           0.783    10.372    DATAPATH0/MAX_VALUE_REG/data[2]_i_2_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I2_O)        0.328    10.700 r  DATAPATH0/MAX_VALUE_REG/data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.700    DATAPATH0/SHIFT_MULT_REG/D[0]
    SLICE_X4Y135         FDCE                                         r  DATAPATH0/SHIFT_MULT_REG/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726   104.717    DATAPATH0/SHIFT_MULT_REG/CLK
    SLICE_X4Y135         FDCE                                         r  DATAPATH0/SHIFT_MULT_REG/data_reg[2]/C
                         clock pessimism              0.326   105.044    
                         clock uncertainty           -0.035   105.008    
    SLICE_X4Y135         FDCE (Setup_fdce_C_D)        0.031   105.039    DATAPATH0/SHIFT_MULT_REG/data_reg[2]
  -------------------------------------------------------------------
                         required time                        105.039    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                 94.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.212ns (55.772%)  route 0.168ns (44.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.647     1.584    i_clk_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  FSM_onehot_cur_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164     1.748 r  FSM_onehot_cur_state_reg[10]/Q
                         net (fo=4, routed)           0.168     1.916    DATAPATH0/Q[10]
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.048     1.964 r  DATAPATH0/FSM_onehot_cur_state[9]_i_1/O
                         net (fo=1, routed)           0.000     1.964    DATAPATH0_n_4
    SLICE_X2Y131         FDRE                                         r  FSM_onehot_cur_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.920     2.109    i_clk_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  FSM_onehot_cur_state_reg[9]/C
                         clock pessimism             -0.510     1.599    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.131     1.730    FSM_onehot_cur_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  FSM_onehot_cur_state_reg[1]/Q
                         net (fo=2, routed)           0.170     1.899    FSM_onehot_cur_state_reg_n_0_[1]
    SLICE_X3Y134         FDRE                                         r  FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    i_clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  FSM_onehot_cur_state_reg[2]/C
                         clock pessimism             -0.524     1.588    
    SLICE_X3Y134         FDRE (Hold_fdre_C_D)         0.061     1.649    FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.647     1.584    i_clk_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164     1.748 r  FSM_onehot_cur_state_reg[6]/Q
                         net (fo=5, routed)           0.175     1.923    DATAPATH0/Q[6]
    SLICE_X2Y130         LUT3 (Prop_lut3_I2_O)        0.043     1.966 r  DATAPATH0/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.966    DATAPATH0_n_5
    SLICE_X2Y130         FDRE                                         r  FSM_onehot_cur_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.919     2.108    i_clk_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
                         clock pessimism             -0.524     1.584    
    SLICE_X2Y130         FDRE (Hold_fdre_C_D)         0.131     1.715    FSM_onehot_cur_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.644     1.581    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y128         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  DATAPATH0/PIXEL_COUNTER/data_reg[14]/Q
                         net (fo=3, routed)           0.127     1.872    DATAPATH0/PIXEL_COUNTER/data_reg[14]
    SLICE_X6Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.982 r  DATAPATH0/PIXEL_COUNTER/data_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    DATAPATH0/PIXEL_COUNTER/data_reg[12]_i_1_n_5
    SLICE_X6Y128         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.916     2.105    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y128         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[14]/C
                         clock pessimism             -0.524     1.581    
    SLICE_X6Y128         FDCE (Hold_fdce_C_D)         0.134     1.715    DATAPATH0/PIXEL_COUNTER/data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.641     1.578    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y125         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDCE (Prop_fdce_C_Q)         0.164     1.742 r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/Q
                         net (fo=3, routed)           0.127     1.869    DATAPATH0/PIXEL_COUNTER/data_reg[2]
    SLICE_X6Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.979 r  DATAPATH0/PIXEL_COUNTER/data_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.979    DATAPATH0/PIXEL_COUNTER/data_reg[0]_i_2_n_5
    SLICE_X6Y125         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.912     2.101    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y125         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
                         clock pessimism             -0.523     1.578    
    SLICE_X6Y125         FDCE (Hold_fdce_C_D)         0.134     1.712    DATAPATH0/PIXEL_COUNTER/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.644     1.581    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y127         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/Q
                         net (fo=3, routed)           0.127     1.872    DATAPATH0/PIXEL_COUNTER/data_reg[10]
    SLICE_X6Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.982 r  DATAPATH0/PIXEL_COUNTER/data_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    DATAPATH0/PIXEL_COUNTER/data_reg[8]_i_1_n_5
    SLICE_X6Y127         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.915     2.104    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y127         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
                         clock pessimism             -0.523     1.581    
    SLICE_X6Y127         FDCE (Hold_fdce_C_D)         0.134     1.715    DATAPATH0/PIXEL_COUNTER/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 DATAPATH0/MIN_VALUE_REG/data_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/MIN_VALUE_REG/data_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.651     1.588    DATAPATH0/MIN_VALUE_REG/CLK
    SLICE_X2Y136         FDPE                                         r  DATAPATH0/MIN_VALUE_REG/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDPE (Prop_fdpe_C_Q)         0.164     1.752 r  DATAPATH0/MIN_VALUE_REG/data_reg[0]/Q
                         net (fo=5, routed)           0.199     1.951    DATAPATH0/MIN_VALUE_REG/Q[0]
    SLICE_X2Y136         LUT3 (Prop_lut3_I2_O)        0.045     1.996 r  DATAPATH0/MIN_VALUE_REG/data[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.996    DATAPATH0/MIN_VALUE_REG/min_comp_out[0]
    SLICE_X2Y136         FDPE                                         r  DATAPATH0/MIN_VALUE_REG/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/MIN_VALUE_REG/CLK
    SLICE_X2Y136         FDPE                                         r  DATAPATH0/MIN_VALUE_REG/data_reg[0]/C
                         clock pessimism             -0.525     1.588    
    SLICE_X2Y136         FDPE (Hold_fdpe_C_D)         0.120     1.708    DATAPATH0/MIN_VALUE_REG/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.644     1.581    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y128         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y128         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  DATAPATH0/PIXEL_COUNTER/data_reg[14]/Q
                         net (fo=3, routed)           0.127     1.872    DATAPATH0/PIXEL_COUNTER/data_reg[14]
    SLICE_X6Y128         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.018 r  DATAPATH0/PIXEL_COUNTER/data_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    DATAPATH0/PIXEL_COUNTER/data_reg[12]_i_1_n_4
    SLICE_X6Y128         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.916     2.105    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y128         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[15]/C
                         clock pessimism             -0.524     1.581    
    SLICE_X6Y128         FDCE (Hold_fdce_C_D)         0.134     1.715    DATAPATH0/PIXEL_COUNTER/data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.641     1.578    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y125         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDCE (Prop_fdce_C_Q)         0.164     1.742 r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/Q
                         net (fo=3, routed)           0.127     1.869    DATAPATH0/PIXEL_COUNTER/data_reg[2]
    SLICE_X6Y125         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.015 r  DATAPATH0/PIXEL_COUNTER/data_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.015    DATAPATH0/PIXEL_COUNTER/data_reg[0]_i_2_n_4
    SLICE_X6Y125         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.912     2.101    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y125         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[3]/C
                         clock pessimism             -0.523     1.578    
    SLICE_X6Y125         FDCE (Hold_fdce_C_D)         0.134     1.712    DATAPATH0/PIXEL_COUNTER/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.644     1.581    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y127         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/Q
                         net (fo=3, routed)           0.127     1.872    DATAPATH0/PIXEL_COUNTER/data_reg[10]
    SLICE_X6Y127         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.018 r  DATAPATH0/PIXEL_COUNTER/data_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    DATAPATH0/PIXEL_COUNTER/data_reg[8]_i_1_n_4
    SLICE_X6Y127         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.915     2.104    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y127         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[11]/C
                         clock pessimism             -0.523     1.581    
    SLICE_X6Y127         FDCE (Hold_fdce_C_D)         0.134     1.715    DATAPATH0/PIXEL_COUNTER/data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X2Y134   DATAPATH0/MAX_VALUE_REG/data_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X2Y136   DATAPATH0/MIN_VALUE_REG/data_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X2Y136   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X7Y127   DATAPATH0/N_COL_REG/data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X5Y128   DATAPATH0/N_COL_REG/data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X2Y127   DATAPATH0/N_COL_REG/data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X5Y128   DATAPATH0/N_COL_REG/data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X7Y129   DATAPATH0/N_COL_REG/data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y127   DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y128   DATAPATH0/N_COL_REG/data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y128   DATAPATH0/N_COL_REG/data_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y128   DATAPATH0/PIXEL_COUNTER/data_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y128   DATAPATH0/PIXEL_COUNTER/data_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y128   DATAPATH0/PIXEL_COUNTER/data_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y128   DATAPATH0/PIXEL_COUNTER/data_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/SIZE_REG/data_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/SIZE_REG/data_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y128   DATAPATH0/N_COL_REG/data_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128   DATAPATH0/SIZE_REG/data_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y134   DATAPATH0/MAX_VALUE_REG/data_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X2Y136   DATAPATH0/MIN_VALUE_REG/data_reg[6]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X2Y136   DATAPATH0/MIN_VALUE_REG/data_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X2Y136   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X2Y136   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y127   DATAPATH0/N_COL_REG/data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y127   DATAPATH0/N_COL_REG/data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y128   DATAPATH0/N_COL_REG/data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X2Y127   DATAPATH0/N_COL_REG/data_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y128   DATAPATH0/N_COL_REG/data_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       97.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.080ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.642ns (25.499%)  route 1.876ns (74.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 104.705 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.518     5.598 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.654     6.252    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.376 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.222     7.597    DATAPATH0/PIXEL_COUNTER/data[0]_i_3_n_0
    SLICE_X6Y125         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.714   104.705    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y125         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[0]/C
                         clock pessimism              0.326   105.032    
                         clock uncertainty           -0.035   104.996    
    SLICE_X6Y125         FDCE (Recov_fdce_C_CLR)     -0.319   104.677    DATAPATH0/PIXEL_COUNTER/data_reg[0]
  -------------------------------------------------------------------
                         required time                        104.677    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 97.080    

Slack (MET) :             97.080ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.642ns (25.499%)  route 1.876ns (74.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 104.705 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.518     5.598 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.654     6.252    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.376 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.222     7.597    DATAPATH0/PIXEL_COUNTER/data[0]_i_3_n_0
    SLICE_X6Y125         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.714   104.705    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y125         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[1]/C
                         clock pessimism              0.326   105.032    
                         clock uncertainty           -0.035   104.996    
    SLICE_X6Y125         FDCE (Recov_fdce_C_CLR)     -0.319   104.677    DATAPATH0/PIXEL_COUNTER/data_reg[1]
  -------------------------------------------------------------------
                         required time                        104.677    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 97.080    

Slack (MET) :             97.080ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.642ns (25.499%)  route 1.876ns (74.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 104.705 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.518     5.598 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.654     6.252    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.376 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.222     7.597    DATAPATH0/PIXEL_COUNTER/data[0]_i_3_n_0
    SLICE_X6Y125         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.714   104.705    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y125         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
                         clock pessimism              0.326   105.032    
                         clock uncertainty           -0.035   104.996    
    SLICE_X6Y125         FDCE (Recov_fdce_C_CLR)     -0.319   104.677    DATAPATH0/PIXEL_COUNTER/data_reg[2]
  -------------------------------------------------------------------
                         required time                        104.677    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 97.080    

Slack (MET) :             97.080ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.642ns (25.499%)  route 1.876ns (74.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 104.705 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.518     5.598 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.654     6.252    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.376 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.222     7.597    DATAPATH0/PIXEL_COUNTER/data[0]_i_3_n_0
    SLICE_X6Y125         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.714   104.705    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y125         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[3]/C
                         clock pessimism              0.326   105.032    
                         clock uncertainty           -0.035   104.996    
    SLICE_X6Y125         FDCE (Recov_fdce_C_CLR)     -0.319   104.677    DATAPATH0/PIXEL_COUNTER/data_reg[3]
  -------------------------------------------------------------------
                         required time                        104.677    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 97.080    

Slack (MET) :             97.281ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[10]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.642ns (27.677%)  route 1.678ns (72.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 104.708 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.518     5.598 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.654     6.252    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.376 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.024     7.399    DATAPATH0/PIXEL_COUNTER/data[0]_i_3_n_0
    SLICE_X6Y127         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717   104.708    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y127         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
                         clock pessimism              0.326   105.035    
                         clock uncertainty           -0.035   104.999    
    SLICE_X6Y127         FDCE (Recov_fdce_C_CLR)     -0.319   104.680    DATAPATH0/PIXEL_COUNTER/data_reg[10]
  -------------------------------------------------------------------
                         required time                        104.680    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                 97.281    

Slack (MET) :             97.281ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[11]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.642ns (27.677%)  route 1.678ns (72.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 104.708 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.518     5.598 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.654     6.252    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.376 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.024     7.399    DATAPATH0/PIXEL_COUNTER/data[0]_i_3_n_0
    SLICE_X6Y127         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717   104.708    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y127         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[11]/C
                         clock pessimism              0.326   105.035    
                         clock uncertainty           -0.035   104.999    
    SLICE_X6Y127         FDCE (Recov_fdce_C_CLR)     -0.319   104.680    DATAPATH0/PIXEL_COUNTER/data_reg[11]
  -------------------------------------------------------------------
                         required time                        104.680    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                 97.281    

Slack (MET) :             97.281ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[8]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.642ns (27.677%)  route 1.678ns (72.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 104.708 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.518     5.598 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.654     6.252    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.376 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.024     7.399    DATAPATH0/PIXEL_COUNTER/data[0]_i_3_n_0
    SLICE_X6Y127         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717   104.708    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y127         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[8]/C
                         clock pessimism              0.326   105.035    
                         clock uncertainty           -0.035   104.999    
    SLICE_X6Y127         FDCE (Recov_fdce_C_CLR)     -0.319   104.680    DATAPATH0/PIXEL_COUNTER/data_reg[8]
  -------------------------------------------------------------------
                         required time                        104.680    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                 97.281    

Slack (MET) :             97.281ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[9]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.642ns (27.677%)  route 1.678ns (72.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 104.708 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.518     5.598 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.654     6.252    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.376 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.024     7.399    DATAPATH0/PIXEL_COUNTER/data[0]_i_3_n_0
    SLICE_X6Y127         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.717   104.708    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y127         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[9]/C
                         clock pessimism              0.326   105.035    
                         clock uncertainty           -0.035   104.999    
    SLICE_X6Y127         FDCE (Recov_fdce_C_CLR)     -0.319   104.680    DATAPATH0/PIXEL_COUNTER/data_reg[9]
  -------------------------------------------------------------------
                         required time                        104.680    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                 97.281    

Slack (MET) :             97.418ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.642ns (29.434%)  route 1.539ns (70.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 104.707 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.518     5.598 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.654     6.252    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.376 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.885     7.261    DATAPATH0/PIXEL_COUNTER/data[0]_i_3_n_0
    SLICE_X6Y126         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.716   104.707    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y126         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[4]/C
                         clock pessimism              0.326   105.034    
                         clock uncertainty           -0.035   104.998    
    SLICE_X6Y126         FDCE (Recov_fdce_C_CLR)     -0.319   104.679    DATAPATH0/PIXEL_COUNTER/data_reg[4]
  -------------------------------------------------------------------
                         required time                        104.679    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 97.418    

Slack (MET) :             97.418ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.642ns (29.434%)  route 1.539ns (70.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 104.707 - 100.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.842     5.080    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.518     5.598 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.654     6.252    DATAPATH0/PIXEL_COUNTER/Q[0]
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.376 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.885     7.261    DATAPATH0/PIXEL_COUNTER/data[0]_i_3_n_0
    SLICE_X6Y126         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.716   104.707    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X6Y126         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[5]/C
                         clock pessimism              0.326   105.034    
                         clock uncertainty           -0.035   104.998    
    SLICE_X6Y126         FDCE (Recov_fdce_C_CLR)     -0.319   104.679    DATAPATH0/PIXEL_COUNTER/data_reg[5]
  -------------------------------------------------------------------
                         required time                        104.679    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 97.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/MAX_VALUE_REG/data_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.387%)  route 0.275ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.164     1.750 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.275     2.025    DATAPATH0/MAX_VALUE_REG/Q[0]
    SLICE_X2Y134         FDCE                                         f  DATAPATH0/MAX_VALUE_REG/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/MAX_VALUE_REG/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[0]/C
                         clock pessimism             -0.510     1.602    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.067     1.535    DATAPATH0/MAX_VALUE_REG/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/MAX_VALUE_REG/data_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.387%)  route 0.275ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.164     1.750 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.275     2.025    DATAPATH0/MAX_VALUE_REG/Q[0]
    SLICE_X2Y134         FDCE                                         f  DATAPATH0/MAX_VALUE_REG/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/MAX_VALUE_REG/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
                         clock pessimism             -0.510     1.602    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.067     1.535    DATAPATH0/MAX_VALUE_REG/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/MAX_VALUE_REG/data_reg[2]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.387%)  route 0.275ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.164     1.750 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.275     2.025    DATAPATH0/MAX_VALUE_REG/Q[0]
    SLICE_X2Y134         FDCE                                         f  DATAPATH0/MAX_VALUE_REG/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/MAX_VALUE_REG/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[2]/C
                         clock pessimism             -0.510     1.602    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.067     1.535    DATAPATH0/MAX_VALUE_REG/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/MAX_VALUE_REG/data_reg[3]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.387%)  route 0.275ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.164     1.750 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.275     2.025    DATAPATH0/MAX_VALUE_REG/Q[0]
    SLICE_X2Y134         FDCE                                         f  DATAPATH0/MAX_VALUE_REG/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/MAX_VALUE_REG/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[3]/C
                         clock pessimism             -0.510     1.602    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.067     1.535    DATAPATH0/MAX_VALUE_REG/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/MAX_VALUE_REG/data_reg[4]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.387%)  route 0.275ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.164     1.750 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.275     2.025    DATAPATH0/MAX_VALUE_REG/Q[0]
    SLICE_X2Y134         FDCE                                         f  DATAPATH0/MAX_VALUE_REG/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/MAX_VALUE_REG/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[4]/C
                         clock pessimism             -0.510     1.602    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.067     1.535    DATAPATH0/MAX_VALUE_REG/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/MAX_VALUE_REG/data_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.387%)  route 0.275ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.164     1.750 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.275     2.025    DATAPATH0/MAX_VALUE_REG/Q[0]
    SLICE_X2Y134         FDCE                                         f  DATAPATH0/MAX_VALUE_REG/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/MAX_VALUE_REG/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[5]/C
                         clock pessimism             -0.510     1.602    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.067     1.535    DATAPATH0/MAX_VALUE_REG/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/MAX_VALUE_REG/data_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.387%)  route 0.275ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.164     1.750 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.275     2.025    DATAPATH0/MAX_VALUE_REG/Q[0]
    SLICE_X2Y134         FDCE                                         f  DATAPATH0/MAX_VALUE_REG/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/MAX_VALUE_REG/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[6]/C
                         clock pessimism             -0.510     1.602    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.067     1.535    DATAPATH0/MAX_VALUE_REG/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/MAX_VALUE_REG/data_reg[7]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.387%)  route 0.275ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.164     1.750 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.275     2.025    DATAPATH0/MAX_VALUE_REG/Q[0]
    SLICE_X2Y134         FDCE                                         f  DATAPATH0/MAX_VALUE_REG/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/MAX_VALUE_REG/CLK
    SLICE_X2Y134         FDCE                                         r  DATAPATH0/MAX_VALUE_REG/data_reg[7]/C
                         clock pessimism             -0.510     1.602    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.067     1.535    DATAPATH0/MAX_VALUE_REG/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/MIN_VALUE_REG/data_reg[0]/PRE
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.639%)  route 0.324ns (66.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.164     1.750 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.324     2.074    DATAPATH0/MIN_VALUE_REG/data_reg[0]_0[0]
    SLICE_X2Y136         FDPE                                         f  DATAPATH0/MIN_VALUE_REG/data_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/MIN_VALUE_REG/CLK
    SLICE_X2Y136         FDPE                                         r  DATAPATH0/MIN_VALUE_REG/data_reg[0]/C
                         clock pessimism             -0.510     1.603    
    SLICE_X2Y136         FDPE (Remov_fdpe_C_PRE)     -0.071     1.532    DATAPATH0/MIN_VALUE_REG/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/MIN_VALUE_REG/data_reg[1]/PRE
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.639%)  route 0.324ns (66.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.649     1.586    i_clk_IBUF_BUFG
    SLICE_X2Y132         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDSE (Prop_fdse_C_Q)         0.164     1.750 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=54, routed)          0.324     2.074    DATAPATH0/MIN_VALUE_REG/data_reg[0]_0[0]
    SLICE_X2Y136         FDPE                                         f  DATAPATH0/MIN_VALUE_REG/data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/MIN_VALUE_REG/CLK
    SLICE_X2Y136         FDPE                                         r  DATAPATH0/MIN_VALUE_REG/data_reg[1]/C
                         clock pessimism             -0.510     1.603    
    SLICE_X2Y136         FDPE (Remov_fdpe_C_PRE)     -0.071     1.532    DATAPATH0/MIN_VALUE_REG/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.542    





