

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Fri May 10 12:31:53 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_5 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.575 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |        4|        4|         3|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 7 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40"   --->   Operation 8 'read' 'zext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 9 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 10 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 11 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 12 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 13 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln40_cast = zext i32 %zext_ln40_read"   --->   Operation 14 'zext' 'zext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 3, i4 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [d3.cpp:22]   --->   Operation 17 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_ult  i4 %i_2, i4 9" [d3.cpp:34]   --->   Operation 18 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %VITIS_LOOP_44_5.exitStub, void %for.inc53.split" [d3.cpp:34]   --->   Operation 19 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i4 %i_2" [d3.cpp:34]   --->   Operation 20 'trunc' 'trunc_ln34_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.73ns)   --->   "%switch_ln40 = switch i2 %trunc_ln34_1, void %arrayidx51.1.case.0, i2 0, void %arrayidx51.1.case.1, i2 1, void %arrayidx51.1.case.2, i2 2, void %arrayidx51.1.case.3" [d3.cpp:40]   --->   Operation 21 'switch' 'switch_ln40' <Predicate = (icmp_ln34)> <Delay = 0.73>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%add_ln34 = add i4 %i_2, i4 2" [d3.cpp:34]   --->   Operation 22 'add' 'add_ln34' <Predicate = (icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %i" [d3.cpp:34]   --->   Operation 23 'store' 'store_ln34' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc53" [d3.cpp:34]   --->   Operation 24 'br' 'br_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i_2" [d3.cpp:34]   --->   Operation 25 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_2, i32 2" [d3.cpp:22]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %tmp" [d3.cpp:22]   --->   Operation 27 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 28 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 29 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 30 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 31 'getelementptr' 'arr_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:40]   --->   Operation 32 'load' 'arr_load' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 33 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 33 'load' 'arr_1_load' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 34 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 34 'load' 'arr_2_load' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 35 [2/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 35 'load' 'arr_3_load' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln40_1 = add i4 %i_2, i4 1" [d3.cpp:40]   --->   Operation 36 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln40_1, i32 2, i32 3" [d3.cpp:40]   --->   Operation 37 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i2 %lshr_ln1" [d3.cpp:40]   --->   Operation 38 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 39 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 40 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%arr_2_addr_1 = getelementptr i64 %arr_2, i64 0, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 41 'getelementptr' 'arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%arr_3_addr_1 = getelementptr i64 %arr_3, i64 0, i64 %zext_ln40_3" [d3.cpp:40]   --->   Operation 42 'getelementptr' 'arr_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 43 'load' 'arr_load_1' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 44 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 44 'load' 'arr_1_load_1' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 45 [2/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:40]   --->   Operation 45 'load' 'arr_2_load_1' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 46 [2/2] (0.67ns)   --->   "%arr_3_load_1 = load i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 46 'load' 'arr_3_load_1' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.57>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:36]   --->   Operation 47 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [d3.cpp:22]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [d3.cpp:34]   --->   Operation 49 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.67ns)   --->   "%sub_ln37 = sub i3 2, i3 %trunc_ln34" [d3.cpp:37]   --->   Operation 50 'sub' 'sub_ln37' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.72ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 0, i32 0, i32 0, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i3 %sub_ln37" [d3.cpp:40]   --->   Operation 51 'mux' 'tmp_8' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %tmp_8" [d3.cpp:40]   --->   Operation 52 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (0.72ns)   --->   Input mux for Operation 53 '%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1'
ST_3 : Operation 53 [1/1] (2.69ns)   --->   "%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1" [d3.cpp:40]   --->   Operation 53 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0" [d3.cpp:40]   --->   Operation 54 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:40]   --->   Operation 55 'load' 'arr_load' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 56 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 56 'load' 'arr_1_load' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 57 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 57 'load' 'arr_2_load' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 58 [1/2] (0.67ns)   --->   "%arr_3_load = load i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 58 'load' 'arr_3_load' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 59 [1/1] (0.52ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %arr_load, i64 %arr_1_load, i64 %arr_2_load, i64 %arr_3_load, i2 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 59 'mux' 'tmp_9' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.08ns)   --->   "%add_ln40 = add i64 %tmp_9, i64 %shl_ln1" [d3.cpp:40]   --->   Operation 60 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.72ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 0, i32 0, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i3 %sub_ln37" [d3.cpp:40]   --->   Operation 61 'mux' 'tmp_s' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i32 %tmp_s" [d3.cpp:40]   --->   Operation 62 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (0.72ns)   --->   Input mux for Operation 63 '%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_2'
ST_3 : Operation 63 [1/1] (2.69ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_2" [d3.cpp:40]   --->   Operation 63 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 64 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 65 'load' 'arr_load_1' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 66 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 66 'load' 'arr_1_load_1' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 67 [1/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:40]   --->   Operation 67 'load' 'arr_2_load_1' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 68 [1/2] (0.67ns)   --->   "%arr_3_load_1 = load i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 68 'load' 'arr_3_load_1' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 69 [1/1] (0.52ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %arr_1_load_1, i64 %arr_2_load_1, i64 %arr_3_load_1, i64 %arr_load_1, i2 %trunc_ln34_1" [d3.cpp:40]   --->   Operation 69 'mux' 'tmp_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.08ns)   --->   "%add_ln40_2 = add i64 %tmp_2, i64 %shl_ln40_1" [d3.cpp:40]   --->   Operation 70 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 71 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 72 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_2, i2 %arr_3_addr_1" [d3.cpp:40]   --->   Operation 72 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.1.exit" [d3.cpp:40]   --->   Operation 73 'br' 'br_ln40' <Predicate = (trunc_ln34_1 == 2)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 74 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 75 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_2, i2 %arr_2_addr_1" [d3.cpp:40]   --->   Operation 75 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.1.exit" [d3.cpp:40]   --->   Operation 76 'br' 'br_ln40' <Predicate = (trunc_ln34_1 == 1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_addr" [d3.cpp:40]   --->   Operation 77 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 78 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_2, i2 %arr_1_addr_1" [d3.cpp:40]   --->   Operation 78 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.1.exit" [d3.cpp:40]   --->   Operation 79 'br' 'br_ln40' <Predicate = (trunc_ln34_1 == 0)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_3_addr" [d3.cpp:40]   --->   Operation 80 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_2, i2 %arr_addr_1" [d3.cpp:40]   --->   Operation 81 'store' 'store_ln40' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx51.1.exit" [d3.cpp:40]   --->   Operation 82 'br' 'br_ln40' <Predicate = (trunc_ln34_1 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
arg1_r_2_reload_read   (read             ) [ 0111]
zext_ln40_read         (read             ) [ 0000]
arg1_r_7_reload_read   (read             ) [ 0111]
arg1_r_6_reload_read   (read             ) [ 0111]
arg1_r_5_reload_read   (read             ) [ 0111]
arg1_r_4_reload_read   (read             ) [ 0111]
arg1_r_3_reload_read   (read             ) [ 0111]
zext_ln40_cast         (zext             ) [ 0111]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_2                    (load             ) [ 0110]
icmp_ln34              (icmp             ) [ 0110]
br_ln34                (br               ) [ 0000]
trunc_ln34_1           (trunc            ) [ 0111]
switch_ln40            (switch           ) [ 0000]
add_ln34               (add              ) [ 0000]
store_ln34             (store            ) [ 0000]
br_ln34                (br               ) [ 0000]
trunc_ln34             (trunc            ) [ 0101]
tmp                    (bitselect        ) [ 0000]
zext_ln22              (zext             ) [ 0000]
arr_addr               (getelementptr    ) [ 0101]
arr_1_addr             (getelementptr    ) [ 0101]
arr_2_addr             (getelementptr    ) [ 0101]
arr_3_addr             (getelementptr    ) [ 0101]
add_ln40_1             (add              ) [ 0000]
lshr_ln1               (partselect       ) [ 0000]
zext_ln40_3            (zext             ) [ 0000]
arr_addr_1             (getelementptr    ) [ 0101]
arr_1_addr_1           (getelementptr    ) [ 0101]
arr_2_addr_1           (getelementptr    ) [ 0101]
arr_3_addr_1           (getelementptr    ) [ 0101]
specpipeline_ln36      (specpipeline     ) [ 0000]
speclooptripcount_ln22 (speclooptripcount) [ 0000]
specloopname_ln34      (specloopname     ) [ 0000]
sub_ln37               (sub              ) [ 0000]
tmp_8                  (mux              ) [ 0000]
zext_ln40_1            (zext             ) [ 0000]
mul_ln40_1             (mul              ) [ 0000]
shl_ln1                (bitconcatenate   ) [ 0000]
arr_load               (load             ) [ 0000]
arr_1_load             (load             ) [ 0000]
arr_2_load             (load             ) [ 0000]
arr_3_load             (load             ) [ 0000]
tmp_9                  (mux              ) [ 0000]
add_ln40               (add              ) [ 0000]
tmp_s                  (mux              ) [ 0000]
zext_ln40_2            (zext             ) [ 0000]
mul_ln40               (mul              ) [ 0000]
shl_ln40_1             (bitconcatenate   ) [ 0000]
arr_load_1             (load             ) [ 0000]
arr_1_load_1           (load             ) [ 0000]
arr_2_load_1           (load             ) [ 0000]
arr_3_load_1           (load             ) [ 0000]
tmp_2                  (mux              ) [ 0000]
add_ln40_2             (add              ) [ 0000]
store_ln40             (store            ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
store_ln40             (store            ) [ 0000]
store_ln40             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_5_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_6_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_7_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln40">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="arg1_r_2_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln40_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln40_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="arg1_r_7_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arg1_r_6_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arg1_r_5_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arg1_r_4_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arg1_r_3_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arr_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="arr_1_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arr_2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="arr_3_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_3_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="1"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="155" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="156" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="157" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="158" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/2 arr_load_1/2 store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="0"/>
<pin id="165" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="166" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="168" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/2 arr_1_load_1/2 store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="1"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="0"/>
<pin id="175" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="176" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="178" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_2_load/2 arr_2_load_1/2 store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="1"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="0"/>
<pin id="185" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="188" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_3_load/2 arr_3_load_1/2 store_ln40/3 store_ln40/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arr_addr_1_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="2" slack="0"/>
<pin id="194" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="arr_1_addr_1_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="2" slack="0"/>
<pin id="201" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="arr_2_addr_1_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="2" slack="0"/>
<pin id="208" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="arr_3_addr_1_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="2" slack="0"/>
<pin id="215" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_3_addr_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="mul_ln40_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mul_ln40_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln40_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln0_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_2_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln34_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln34_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln34_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln34_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln34_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="1"/>
<pin id="269" dir="0" index="2" bw="3" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln22_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln40_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="1"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="lshr_ln1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="0" index="3" bw="3" slack="0"/>
<pin id="291" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln40_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sub_ln37_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="3" slack="1"/>
<pin id="307" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_8_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="0" index="3" bw="1" slack="0"/>
<pin id="314" dir="0" index="4" bw="32" slack="2"/>
<pin id="315" dir="0" index="5" bw="32" slack="2"/>
<pin id="316" dir="0" index="6" bw="32" slack="2"/>
<pin id="317" dir="0" index="7" bw="32" slack="2"/>
<pin id="318" dir="0" index="8" bw="32" slack="2"/>
<pin id="319" dir="0" index="9" bw="3" slack="0"/>
<pin id="320" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln40_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="shl_ln1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="63" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_9_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="0" index="2" bw="64" slack="0"/>
<pin id="343" dir="0" index="3" bw="64" slack="0"/>
<pin id="344" dir="0" index="4" bw="64" slack="0"/>
<pin id="345" dir="0" index="5" bw="2" slack="2"/>
<pin id="346" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln40_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_s_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="0" index="3" bw="1" slack="0"/>
<pin id="367" dir="0" index="4" bw="32" slack="2"/>
<pin id="368" dir="0" index="5" bw="32" slack="2"/>
<pin id="369" dir="0" index="6" bw="32" slack="2"/>
<pin id="370" dir="0" index="7" bw="32" slack="2"/>
<pin id="371" dir="0" index="8" bw="32" slack="2"/>
<pin id="372" dir="0" index="9" bw="3" slack="0"/>
<pin id="373" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln40_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="shl_ln40_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="63" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_1/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="0" index="1" bw="64" slack="0"/>
<pin id="395" dir="0" index="2" bw="64" slack="0"/>
<pin id="396" dir="0" index="3" bw="64" slack="0"/>
<pin id="397" dir="0" index="4" bw="64" slack="0"/>
<pin id="398" dir="0" index="5" bw="2" slack="2"/>
<pin id="399" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln40_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/3 "/>
</bind>
</comp>

<comp id="415" class="1005" name="i_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="422" class="1005" name="arg1_r_2_reload_read_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2"/>
<pin id="424" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="427" class="1005" name="arg1_r_7_reload_read_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="2"/>
<pin id="429" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="arg1_r_7_reload_read "/>
</bind>
</comp>

<comp id="432" class="1005" name="arg1_r_6_reload_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2"/>
<pin id="434" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="arg1_r_6_reload_read "/>
</bind>
</comp>

<comp id="438" class="1005" name="arg1_r_5_reload_read_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2"/>
<pin id="440" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="arg1_r_5_reload_read "/>
</bind>
</comp>

<comp id="444" class="1005" name="arg1_r_4_reload_read_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2"/>
<pin id="446" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="arg1_r_4_reload_read "/>
</bind>
</comp>

<comp id="450" class="1005" name="arg1_r_3_reload_read_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="2"/>
<pin id="452" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="456" class="1005" name="zext_ln40_cast_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="63" slack="2"/>
<pin id="458" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln40_cast "/>
</bind>
</comp>

<comp id="462" class="1005" name="i_2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="icmp_ln34_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="473" class="1005" name="trunc_ln34_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="1"/>
<pin id="475" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln34_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="trunc_ln34_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="1"/>
<pin id="481" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

<comp id="484" class="1005" name="arr_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="1"/>
<pin id="486" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="490" class="1005" name="arr_1_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="1"/>
<pin id="492" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="arr_2_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="1"/>
<pin id="498" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="arr_3_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="1"/>
<pin id="504" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="arr_addr_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="1"/>
<pin id="510" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_1 "/>
</bind>
</comp>

<comp id="514" class="1005" name="arr_1_addr_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="1"/>
<pin id="516" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr_1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="arr_2_addr_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="1"/>
<pin id="522" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="arr_3_addr_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="1"/>
<pin id="528" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_3_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="159"><net_src comp="122" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="169"><net_src comp="129" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="179"><net_src comp="136" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="189"><net_src comp="143" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="190" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="219"><net_src comp="197" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="220"><net_src comp="204" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="221"><net_src comp="211" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="233"><net_src comp="86" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="239" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="239" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="281" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="299"><net_src comp="286" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="322"><net_src comp="68" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="325"><net_src comp="304" pin="2"/><net_sink comp="309" pin=9"/></net>

<net id="329"><net_src comp="309" pin="10"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="336"><net_src comp="70" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="222" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="72" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="150" pin="7"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="160" pin="7"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="170" pin="7"/><net_sink comp="339" pin=3"/></net>

<net id="351"><net_src comp="180" pin="7"/><net_sink comp="339" pin=4"/></net>

<net id="356"><net_src comp="339" pin="6"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="331" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="352" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="359"><net_src comp="352" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="375"><net_src comp="68" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="376"><net_src comp="68" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="378"><net_src comp="304" pin="2"/><net_sink comp="362" pin=9"/></net>

<net id="382"><net_src comp="362" pin="10"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="226" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="400"><net_src comp="74" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="160" pin="7"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="170" pin="7"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="180" pin="7"/><net_sink comp="392" pin=3"/></net>

<net id="404"><net_src comp="150" pin="7"/><net_sink comp="392" pin=4"/></net>

<net id="409"><net_src comp="392" pin="6"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="384" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="405" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="412"><net_src comp="405" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="413"><net_src comp="405" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="418"><net_src comp="76" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="425"><net_src comp="80" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="362" pin=4"/></net>

<net id="430"><net_src comp="92" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="309" pin=8"/></net>

<net id="435"><net_src comp="98" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="309" pin=7"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="362" pin=8"/></net>

<net id="441"><net_src comp="104" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="309" pin=6"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="362" pin=7"/></net>

<net id="447"><net_src comp="110" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="309" pin=5"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="362" pin=6"/></net>

<net id="453"><net_src comp="116" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="309" pin=4"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="362" pin=5"/></net>

<net id="459"><net_src comp="230" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="465"><net_src comp="239" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="472"><net_src comp="242" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="248" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="339" pin=5"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="392" pin=5"/></net>

<net id="482"><net_src comp="263" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="487"><net_src comp="122" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="493"><net_src comp="129" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="499"><net_src comp="136" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="505"><net_src comp="143" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="511"><net_src comp="190" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="517"><net_src comp="197" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="523"><net_src comp="204" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="529"><net_src comp="211" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="180" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_3 | {3 }
	Port: arr_2 | {3 }
	Port: arr_1 | {3 }
	Port: arr | {3 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_3 | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_2 | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_1 | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr | {2 3 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_5_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_6_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_7_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : zext_ln40 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln34 : 2
		br_ln34 : 3
		trunc_ln34_1 : 2
		switch_ln40 : 3
		add_ln34 : 2
		store_ln34 : 3
	State 2
		zext_ln22 : 1
		arr_addr : 2
		arr_1_addr : 2
		arr_2_addr : 2
		arr_3_addr : 2
		arr_load : 3
		arr_1_load : 3
		arr_2_load : 3
		arr_3_load : 3
		lshr_ln1 : 1
		zext_ln40_3 : 2
		arr_addr_1 : 3
		arr_1_addr_1 : 3
		arr_2_addr_1 : 3
		arr_3_addr_1 : 3
		arr_load_1 : 4
		arr_1_load_1 : 4
		arr_2_load_1 : 4
		arr_3_load_1 : 4
	State 3
		tmp_8 : 1
		zext_ln40_1 : 2
		mul_ln40_1 : 3
		shl_ln1 : 4
		tmp_9 : 1
		add_ln40 : 5
		tmp_s : 1
		zext_ln40_2 : 2
		mul_ln40 : 3
		shl_ln40_1 : 4
		tmp_2 : 1
		add_ln40_2 : 5
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6
		store_ln40 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln34_fu_252         |    0    |    0    |    12   |
|    add   |         add_ln40_1_fu_281        |    0    |    0    |    12   |
|          |          add_ln40_fu_352         |    0    |    0    |    71   |
|          |         add_ln40_2_fu_405        |    0    |    0    |    71   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_8_fu_309           |    0    |    0    |    43   |
|    mux   |           tmp_9_fu_339           |    0    |    0    |    20   |
|          |           tmp_s_fu_362           |    0    |    0    |    43   |
|          |           tmp_2_fu_392           |    0    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln40_1_fu_222        |    4    |    0    |    20   |
|          |          mul_ln40_fu_226         |    4    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln34_fu_242         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln37_fu_304         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |  arg1_r_2_reload_read_read_fu_80 |    0    |    0    |    0    |
|          |     zext_ln40_read_read_fu_86    |    0    |    0    |    0    |
|          |  arg1_r_7_reload_read_read_fu_92 |    0    |    0    |    0    |
|   read   |  arg1_r_6_reload_read_read_fu_98 |    0    |    0    |    0    |
|          | arg1_r_5_reload_read_read_fu_104 |    0    |    0    |    0    |
|          | arg1_r_4_reload_read_read_fu_110 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_116 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       zext_ln40_cast_fu_230      |    0    |    0    |    0    |
|          |         zext_ln22_fu_273         |    0    |    0    |    0    |
|   zext   |        zext_ln40_3_fu_296        |    0    |    0    |    0    |
|          |        zext_ln40_1_fu_326        |    0    |    0    |    0    |
|          |        zext_ln40_2_fu_379        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln34_1_fu_248       |    0    |    0    |    0    |
|          |         trunc_ln34_fu_263        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|            tmp_fu_266            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|          lshr_ln1_fu_286         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln1_fu_331          |    0    |    0    |    0    |
|          |         shl_ln40_1_fu_384        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    8    |    0    |   354   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|arg1_r_2_reload_read_reg_422|   32   |
|arg1_r_3_reload_read_reg_450|   32   |
|arg1_r_4_reload_read_reg_444|   32   |
|arg1_r_5_reload_read_reg_438|   32   |
|arg1_r_6_reload_read_reg_432|   32   |
|arg1_r_7_reload_read_reg_427|   32   |
|    arr_1_addr_1_reg_514    |    2   |
|     arr_1_addr_reg_490     |    2   |
|    arr_2_addr_1_reg_520    |    2   |
|     arr_2_addr_reg_496     |    2   |
|    arr_3_addr_1_reg_526    |    2   |
|     arr_3_addr_reg_502     |    2   |
|     arr_addr_1_reg_508     |    2   |
|      arr_addr_reg_484      |    2   |
|         i_2_reg_462        |    4   |
|          i_reg_415         |    4   |
|      icmp_ln34_reg_469     |    1   |
|    trunc_ln34_1_reg_473    |    2   |
|     trunc_ln34_reg_479     |    3   |
|   zext_ln40_cast_reg_456   |   63   |
+----------------------------+--------+
|            Total           |   285  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_150 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_150 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_150 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_160 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_160 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_160 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_170 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_170 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_170 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_180 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_180 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_180 |  p2  |   4  |   0  |    0   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   528  ||  5.516  ||   152   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   354  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   152  |
|  Register |    -   |    -   |   285  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    5   |   285  |   506  |
+-----------+--------+--------+--------+--------+
