<stg><name>conv2d_edge</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
entry:1 %row3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="row3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="32">
<![CDATA[
entry:2 %col4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="col4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32">
<![CDATA[
entry:3 %add_ln326 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:4 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_r_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
entry:16 %linebuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuf"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
entry:17 %linebuf_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuf_1"/><MemPortTyVec>0 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
entry:18 %linebuf_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="linebuf_2"/><MemPortTyVec>0 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:19 %store_ln0 = store i9 1, i9 %add_ln326

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:20 %store_ln0 = store i9 0, i9 %col4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:21 %store_ln0 = store i9 0, i9 %row3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:22 %store_ln0 = store i16 0, i16 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
entry:23 %br_ln0 = br void %new.header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
new.header:0 %first_iter_0 = phi i1 1, void %entry, i1 0, void %new.latch.for.inc81

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.header:4 %br_ln42 = br i1 %first_iter_0, void %for.inc84, void %for.first.iter.for.inc84

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc84:0 %indvar_flatten2_load = load i16 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="indvar_flatten2_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc84:25 %add_ln32_1 = add i16 %indvar_flatten2_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc81:0 %indvar_flatten2_load_1 = load i16 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="indvar_flatten2_load_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc81:4 %icmp_ln32 = icmp_eq  i16 %indvar_flatten2_load_1, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc81:5 %br_ln32 = br i1 %icmp_ln32, void %new.latch.for.inc81, void %last.iter.for.inc81

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
new.latch.for.inc81:3 %store_ln32 = store i16 %add_ln32_1, i16 %indvar_flatten2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.latch.for.inc81:4 %br_ln32 = br i1 %icmp_ln32, void %new.header, void %for.end86

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
new.header:1 %icmp_ln335 = phi i1 0, void %entry, i1 %icmp_ln33, void %new.latch.for.inc81

]]></Node>
<StgValue><ssdm name="icmp_ln335"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
new.header:2 %gmem0_addr = getelementptr i8 %gmem0, i64 %input_r_read

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc84:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc84:1 %row3_load = load i9 %row3

]]></Node>
<StgValue><ssdm name="row3_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc84:2 %col4_load = load i9 %col4

]]></Node>
<StgValue><ssdm name="col4_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc84:3 %add_ln326_load = load i9 %add_ln326

]]></Node>
<StgValue><ssdm name="add_ln326_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc84:6 %select_ln32 = select i1 %icmp_ln335, i9 0, i9 %col4_load

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc84:7 %row = select i1 %icmp_ln335, i9 %add_ln326_load, i9 %row3_load

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc84:8 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %row, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc84:9 %icmp10 = icmp_ne  i8 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="icmp10"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="9">
<![CDATA[
for.inc84:10 %zext_ln33 = zext i9 %select_ln32

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="9">
<![CDATA[
for.inc84:11 %trunc_ln33 = trunc i9 %select_ln32

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84:13 %linebuf_1_addr = getelementptr i8 %linebuf_1, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="linebuf_1_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
for.inc84:15 %linebuf_1_load = load i8 %linebuf_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_1_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84:16 %linebuf_2_addr = getelementptr i8 %linebuf_2, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="linebuf_2_addr"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
for.inc84:18 %linebuf_2_load = load i8 %linebuf_2_addr

]]></Node>
<StgValue><ssdm name="linebuf_2_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc84:22 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln32, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc84:23 %icmp_ln42 = icmp_ne  i8 %tmp_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc84:24 %and_ln42 = and i1 %icmp10, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84:26 %br_ln42 = br i1 %and_ln42, void %for.inc81, void %VITIS_LOOP_44_3

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:1 %col = add i9 %select_ln32, i9 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:2 %icmp_ln33 = icmp_eq  i9 %col, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc81:3 %add_ln32 = add i9 %row, i9 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc81:0 %store_ln32 = store i9 %add_ln32, i9 %add_ln326

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc81:1 %store_ln33 = store i9 %col, i9 %col4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc81:2 %store_ln32 = store i9 %row, i9 %row3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="81" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc84:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
for.inc84:15 %linebuf_1_load = load i8 %linebuf_1_addr

]]></Node>
<StgValue><ssdm name="linebuf_1_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>2 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
for.inc84:18 %linebuf_2_load = load i8 %linebuf_2_addr

]]></Node>
<StgValue><ssdm name="linebuf_2_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_44_3:0 %empty_20 = add i8 %trunc_ln33, i8 254

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:1 %zext_ln48 = zext i8 %empty_20

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_3:4 %linebuf_1_addr_1 = getelementptr i8 %linebuf_1, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="linebuf_1_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:5 %linebuf_1_load_1 = load i8 %linebuf_1_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_1_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="88" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc84:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84:14 %linebuf_addr = getelementptr i8 %linebuf, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="linebuf_addr"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc84:19 %store_ln37 = store i8 %linebuf_1_load, i8 %linebuf_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc84:20 %store_ln38 = store i8 %linebuf_2_load, i8 %linebuf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:5 %linebuf_1_load_1 = load i8 %linebuf_1_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_1_load_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:9 %zext_ln57_1 = zext i8 %linebuf_1_load

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:10 %zext_ln57_2 = zext i8 %linebuf_2_load

]]></Node>
<StgValue><ssdm name="zext_ln57_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_3:12 %add_ln57 = add i9 %zext_ln57_1, i9 %zext_ln57_2

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="96" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc84:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="97" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc84:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="98" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc84:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="99" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc84:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="100" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc84:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem0_addr, i64 65536

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="101" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc84:17 %gmem0_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_3:2 %linebuf_addr_1 = getelementptr i8 %linebuf, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="linebuf_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:3 %linebuf_load = load i8 %linebuf_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_load"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_44_3:6 %linebuf_2_addr_1 = getelementptr i8 %linebuf_2, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="linebuf_2_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:7 %linebuf_2_load_1 = load i8 %linebuf_2_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_2_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc84:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc84:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84:12 %specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln34"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc84:21 %store_ln39 = store i8 %gmem0_addr_read, i8 %linebuf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:3 %linebuf_load = load i8 %linebuf_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_load"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:7 %linebuf_2_load_1 = load i8 %linebuf_2_addr_1

]]></Node>
<StgValue><ssdm name="linebuf_2_load_1"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:11 %zext_ln57_3 = zext i8 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="zext_ln57_3"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_3:13 %zext_ln57_4 = zext i9 %add_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57_4"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_44_3:14 %add_ln57_1 = add i10 %zext_ln57_4, i10 %zext_ln57_3

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:8 %zext_ln57 = zext i8 %linebuf_load

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_44_3:15 %zext_ln57_5 = zext i10 %add_ln57_1

]]></Node>
<StgValue><ssdm name="zext_ln57_5"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_44_3:16 %sub_ln57 = sub i11 %zext_ln57, i11 %zext_ln57_5

]]></Node>
<StgValue><ssdm name="sub_ln57"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:17 %zext_ln57_6 = zext i8 %linebuf_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln57_6"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_44_3:18 %zext_ln61 = zext i8 %linebuf_2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_44_3:19 %add_ln61_1 = add i9 %zext_ln57_6, i9 %zext_ln61

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_44_3:20 %zext_ln61_1 = zext i9 %add_ln61_1

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_44_3:21 %add_ln61 = add i11 %zext_ln61_1, i11 %sub_ln57

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="11">
<![CDATA[
VITIS_LOOP_44_3:22 %trunc_ln61 = trunc i11 %add_ln61

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
VITIS_LOOP_44_3:24 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln61, i32 10

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
new.header:3 %gmem1_addr = getelementptr i8 %gmem1, i64 %output_r_read

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc84:1 %empty_19 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem1_addr, i64 64516

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc84:2 %br_ln42 = br void %for.inc84

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_44_3:23 %sum = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln61, i3 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
VITIS_LOOP_44_3:25 %sum_1 = select i1 %tmp_2, i13 0, i13 %sum

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_44_3:26 %tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %sum_1, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_44_3:27 %icmp_ln64 = icmp_ne  i5 %tmp_3, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="13">
<![CDATA[
VITIS_LOOP_44_3:28 %trunc_ln66 = trunc i13 %sum_1

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_44_3:29 %select_ln66 = select i1 %icmp_ln64, i8 255, i8 %trunc_ln66

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="134" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
VITIS_LOOP_44_3:30 %write_ln66 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem1_addr, i8 %select_ln66, i1 1

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_44_3:31 %br_ln67 = br void %for.inc81

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="136" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.for.inc81:0 %empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="137" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.for.inc81:0 %empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="138" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.for.inc81:0 %empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="139" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.for.inc81:0 %empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="140" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
last.iter.for.inc81:0 %empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc81:1 %br_ln0 = br void %new.latch.for.inc81

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0">
<![CDATA[
for.end86:0 %ret_ln70 = ret

]]></Node>
<StgValue><ssdm name="ret_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="219" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="220" name="gmem1" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="221" name="input_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="222" name="output_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="224" from="StgValue_223" to="indvar_flatten2" fromId="223" toId="22">
</dataflow>
<dataflow id="225" from="StgValue_223" to="row3" fromId="223" toId="23">
</dataflow>
<dataflow id="226" from="StgValue_223" to="col4" fromId="223" toId="24">
</dataflow>
<dataflow id="227" from="StgValue_223" to="add_ln326" fromId="223" toId="25">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln6" fromId="228" toId="26">
</dataflow>
<dataflow id="231" from="empty_11" to="spectopmodule_ln6" fromId="230" toId="26">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="232" toId="27">
</dataflow>
<dataflow id="234" from="gmem0" to="specinterface_ln0" fromId="219" toId="27">
</dataflow>
<dataflow id="236" from="empty" to="specinterface_ln0" fromId="235" toId="27">
</dataflow>
<dataflow id="238" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="27">
</dataflow>
<dataflow id="239" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="27">
</dataflow>
<dataflow id="241" from="empty_0" to="specinterface_ln0" fromId="240" toId="27">
</dataflow>
<dataflow id="242" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="27">
</dataflow>
<dataflow id="243" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="27">
</dataflow>
<dataflow id="245" from="empty_1" to="specinterface_ln0" fromId="244" toId="27">
</dataflow>
<dataflow id="247" from="empty_2" to="specinterface_ln0" fromId="246" toId="27">
</dataflow>
<dataflow id="248" from="empty_0" to="specinterface_ln0" fromId="240" toId="27">
</dataflow>
<dataflow id="250" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="27">
</dataflow>
<dataflow id="251" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="27">
</dataflow>
<dataflow id="252" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="27">
</dataflow>
<dataflow id="253" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="27">
</dataflow>
<dataflow id="254" from="empty_0" to="specinterface_ln0" fromId="240" toId="27">
</dataflow>
<dataflow id="255" from="empty_0" to="specinterface_ln0" fromId="240" toId="27">
</dataflow>
<dataflow id="257" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="27">
</dataflow>
<dataflow id="258" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="27">
</dataflow>
<dataflow id="259" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="27">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="260" toId="28">
</dataflow>
<dataflow id="262" from="gmem0" to="specbitsmap_ln0" fromId="219" toId="28">
</dataflow>
<dataflow id="263" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="232" toId="29">
</dataflow>
<dataflow id="264" from="gmem1" to="specinterface_ln0" fromId="220" toId="29">
</dataflow>
<dataflow id="265" from="empty" to="specinterface_ln0" fromId="235" toId="29">
</dataflow>
<dataflow id="266" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="29">
</dataflow>
<dataflow id="267" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="29">
</dataflow>
<dataflow id="268" from="empty_0" to="specinterface_ln0" fromId="240" toId="29">
</dataflow>
<dataflow id="269" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="29">
</dataflow>
<dataflow id="270" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="29">
</dataflow>
<dataflow id="272" from="empty_3" to="specinterface_ln0" fromId="271" toId="29">
</dataflow>
<dataflow id="273" from="empty_2" to="specinterface_ln0" fromId="246" toId="29">
</dataflow>
<dataflow id="274" from="empty_0" to="specinterface_ln0" fromId="240" toId="29">
</dataflow>
<dataflow id="275" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="29">
</dataflow>
<dataflow id="276" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="29">
</dataflow>
<dataflow id="277" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="29">
</dataflow>
<dataflow id="278" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="29">
</dataflow>
<dataflow id="279" from="empty_0" to="specinterface_ln0" fromId="240" toId="29">
</dataflow>
<dataflow id="280" from="empty_0" to="specinterface_ln0" fromId="240" toId="29">
</dataflow>
<dataflow id="281" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="29">
</dataflow>
<dataflow id="282" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="29">
</dataflow>
<dataflow id="283" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="29">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="260" toId="30">
</dataflow>
<dataflow id="285" from="gmem1" to="specbitsmap_ln0" fromId="220" toId="30">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="232" toId="31">
</dataflow>
<dataflow id="287" from="input_r" to="specinterface_ln0" fromId="221" toId="31">
</dataflow>
<dataflow id="289" from="empty_4" to="specinterface_ln0" fromId="288" toId="31">
</dataflow>
<dataflow id="290" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="31">
</dataflow>
<dataflow id="291" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="31">
</dataflow>
<dataflow id="293" from="empty_5" to="specinterface_ln0" fromId="292" toId="31">
</dataflow>
<dataflow id="294" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="31">
</dataflow>
<dataflow id="295" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="31">
</dataflow>
<dataflow id="297" from="empty_6" to="specinterface_ln0" fromId="296" toId="31">
</dataflow>
<dataflow id="299" from="empty_7" to="specinterface_ln0" fromId="298" toId="31">
</dataflow>
<dataflow id="300" from="empty_0" to="specinterface_ln0" fromId="240" toId="31">
</dataflow>
<dataflow id="301" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="31">
</dataflow>
<dataflow id="302" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="31">
</dataflow>
<dataflow id="303" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="31">
</dataflow>
<dataflow id="304" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="31">
</dataflow>
<dataflow id="305" from="empty_0" to="specinterface_ln0" fromId="240" toId="31">
</dataflow>
<dataflow id="307" from="empty_8" to="specinterface_ln0" fromId="306" toId="31">
</dataflow>
<dataflow id="308" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="31">
</dataflow>
<dataflow id="309" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="31">
</dataflow>
<dataflow id="310" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="31">
</dataflow>
<dataflow id="311" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="232" toId="32">
</dataflow>
<dataflow id="312" from="input_r" to="specinterface_ln0" fromId="221" toId="32">
</dataflow>
<dataflow id="314" from="empty_9" to="specinterface_ln0" fromId="313" toId="32">
</dataflow>
<dataflow id="315" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="32">
</dataflow>
<dataflow id="316" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="32">
</dataflow>
<dataflow id="317" from="empty_0" to="specinterface_ln0" fromId="240" toId="32">
</dataflow>
<dataflow id="318" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="32">
</dataflow>
<dataflow id="319" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="32">
</dataflow>
<dataflow id="320" from="empty_0" to="specinterface_ln0" fromId="240" toId="32">
</dataflow>
<dataflow id="321" from="empty_0" to="specinterface_ln0" fromId="240" toId="32">
</dataflow>
<dataflow id="322" from="empty_0" to="specinterface_ln0" fromId="240" toId="32">
</dataflow>
<dataflow id="323" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="32">
</dataflow>
<dataflow id="324" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="32">
</dataflow>
<dataflow id="325" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="32">
</dataflow>
<dataflow id="326" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="32">
</dataflow>
<dataflow id="327" from="empty_0" to="specinterface_ln0" fromId="240" toId="32">
</dataflow>
<dataflow id="328" from="empty_8" to="specinterface_ln0" fromId="306" toId="32">
</dataflow>
<dataflow id="329" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="32">
</dataflow>
<dataflow id="330" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="32">
</dataflow>
<dataflow id="331" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="32">
</dataflow>
<dataflow id="332" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="232" toId="33">
</dataflow>
<dataflow id="333" from="output_r" to="specinterface_ln0" fromId="222" toId="33">
</dataflow>
<dataflow id="334" from="empty_4" to="specinterface_ln0" fromId="288" toId="33">
</dataflow>
<dataflow id="335" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="33">
</dataflow>
<dataflow id="336" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="33">
</dataflow>
<dataflow id="337" from="empty_5" to="specinterface_ln0" fromId="292" toId="33">
</dataflow>
<dataflow id="338" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="33">
</dataflow>
<dataflow id="339" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="33">
</dataflow>
<dataflow id="340" from="empty_6" to="specinterface_ln0" fromId="296" toId="33">
</dataflow>
<dataflow id="342" from="empty_10" to="specinterface_ln0" fromId="341" toId="33">
</dataflow>
<dataflow id="343" from="empty_0" to="specinterface_ln0" fromId="240" toId="33">
</dataflow>
<dataflow id="344" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="33">
</dataflow>
<dataflow id="345" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="33">
</dataflow>
<dataflow id="346" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="33">
</dataflow>
<dataflow id="347" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="33">
</dataflow>
<dataflow id="348" from="empty_0" to="specinterface_ln0" fromId="240" toId="33">
</dataflow>
<dataflow id="349" from="empty_8" to="specinterface_ln0" fromId="306" toId="33">
</dataflow>
<dataflow id="350" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="33">
</dataflow>
<dataflow id="351" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="33">
</dataflow>
<dataflow id="352" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="33">
</dataflow>
<dataflow id="353" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="232" toId="34">
</dataflow>
<dataflow id="354" from="output_r" to="specinterface_ln0" fromId="222" toId="34">
</dataflow>
<dataflow id="355" from="empty_9" to="specinterface_ln0" fromId="313" toId="34">
</dataflow>
<dataflow id="356" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="34">
</dataflow>
<dataflow id="357" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="34">
</dataflow>
<dataflow id="358" from="empty_0" to="specinterface_ln0" fromId="240" toId="34">
</dataflow>
<dataflow id="359" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="34">
</dataflow>
<dataflow id="360" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="34">
</dataflow>
<dataflow id="361" from="empty_0" to="specinterface_ln0" fromId="240" toId="34">
</dataflow>
<dataflow id="362" from="empty_0" to="specinterface_ln0" fromId="240" toId="34">
</dataflow>
<dataflow id="363" from="empty_0" to="specinterface_ln0" fromId="240" toId="34">
</dataflow>
<dataflow id="364" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="34">
</dataflow>
<dataflow id="365" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="34">
</dataflow>
<dataflow id="366" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="34">
</dataflow>
<dataflow id="367" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="34">
</dataflow>
<dataflow id="368" from="empty_0" to="specinterface_ln0" fromId="240" toId="34">
</dataflow>
<dataflow id="369" from="empty_8" to="specinterface_ln0" fromId="306" toId="34">
</dataflow>
<dataflow id="370" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="34">
</dataflow>
<dataflow id="371" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="34">
</dataflow>
<dataflow id="372" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="34">
</dataflow>
<dataflow id="373" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="232" toId="35">
</dataflow>
<dataflow id="374" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="35">
</dataflow>
<dataflow id="375" from="empty_4" to="specinterface_ln0" fromId="288" toId="35">
</dataflow>
<dataflow id="376" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="35">
</dataflow>
<dataflow id="377" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="35">
</dataflow>
<dataflow id="378" from="empty_0" to="specinterface_ln0" fromId="240" toId="35">
</dataflow>
<dataflow id="379" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="35">
</dataflow>
<dataflow id="380" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="35">
</dataflow>
<dataflow id="381" from="empty_6" to="specinterface_ln0" fromId="296" toId="35">
</dataflow>
<dataflow id="382" from="empty_0" to="specinterface_ln0" fromId="240" toId="35">
</dataflow>
<dataflow id="383" from="empty_0" to="specinterface_ln0" fromId="240" toId="35">
</dataflow>
<dataflow id="384" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="35">
</dataflow>
<dataflow id="385" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="35">
</dataflow>
<dataflow id="386" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="35">
</dataflow>
<dataflow id="387" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="35">
</dataflow>
<dataflow id="388" from="empty_0" to="specinterface_ln0" fromId="240" toId="35">
</dataflow>
<dataflow id="389" from="empty_0" to="specinterface_ln0" fromId="240" toId="35">
</dataflow>
<dataflow id="390" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="35">
</dataflow>
<dataflow id="391" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="35">
</dataflow>
<dataflow id="392" from="StgValue_237" to="specinterface_ln0" fromId="237" toId="35">
</dataflow>
<dataflow id="394" from="_ssdm_op_Read.s_axilite.i64" to="output_r_read" fromId="393" toId="36">
</dataflow>
<dataflow id="395" from="output_r" to="output_r_read" fromId="222" toId="36">
</dataflow>
<dataflow id="396" from="_ssdm_op_Read.s_axilite.i64" to="input_r_read" fromId="393" toId="37">
</dataflow>
<dataflow id="397" from="input_r" to="input_r_read" fromId="221" toId="37">
</dataflow>
<dataflow id="399" from="StgValue_398" to="linebuf" fromId="398" toId="38">
</dataflow>
<dataflow id="400" from="StgValue_398" to="linebuf_1" fromId="398" toId="39">
</dataflow>
<dataflow id="401" from="StgValue_398" to="linebuf_2" fromId="398" toId="40">
</dataflow>
<dataflow id="403" from="StgValue_402" to="store_ln0" fromId="402" toId="41">
</dataflow>
<dataflow id="404" from="add_ln326" to="store_ln0" fromId="25" toId="41">
</dataflow>
<dataflow id="406" from="StgValue_405" to="store_ln0" fromId="405" toId="42">
</dataflow>
<dataflow id="407" from="col4" to="store_ln0" fromId="24" toId="42">
</dataflow>
<dataflow id="408" from="StgValue_405" to="store_ln0" fromId="405" toId="43">
</dataflow>
<dataflow id="409" from="row3" to="store_ln0" fromId="23" toId="43">
</dataflow>
<dataflow id="411" from="StgValue_410" to="store_ln0" fromId="410" toId="44">
</dataflow>
<dataflow id="412" from="indvar_flatten2" to="store_ln0" fromId="22" toId="44">
</dataflow>
<dataflow id="414" from="StgValue_413" to="first_iter_0" fromId="413" toId="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="415" from="br_ln0" to="first_iter_0" fromId="45" toId="46">
</dataflow>
<dataflow id="417" from="StgValue_416" to="first_iter_0" fromId="416" toId="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="418" from="br_ln32" to="first_iter_0" fromId="54" toId="46">
<BackEdge/>
</dataflow>
<dataflow id="419" from="first_iter_0" to="br_ln42" fromId="46" toId="47">
</dataflow>
<dataflow id="420" from="indvar_flatten2" to="indvar_flatten2_load" fromId="22" toId="48">
</dataflow>
<dataflow id="421" from="indvar_flatten2_load" to="add_ln32_1" fromId="48" toId="49">
</dataflow>
<dataflow id="423" from="StgValue_422" to="add_ln32_1" fromId="422" toId="49">
</dataflow>
<dataflow id="424" from="indvar_flatten2" to="indvar_flatten2_load_1" fromId="22" toId="50">
</dataflow>
<dataflow id="425" from="indvar_flatten2_load_1" to="icmp_ln32" fromId="50" toId="51">
</dataflow>
<dataflow id="427" from="StgValue_426" to="icmp_ln32" fromId="426" toId="51">
</dataflow>
<dataflow id="428" from="icmp_ln32" to="br_ln32" fromId="51" toId="52">
</dataflow>
<dataflow id="429" from="add_ln32_1" to="store_ln32" fromId="49" toId="53">
</dataflow>
<dataflow id="430" from="indvar_flatten2" to="store_ln32" fromId="22" toId="53">
</dataflow>
<dataflow id="431" from="icmp_ln32" to="br_ln32" fromId="51" toId="54">
</dataflow>
<dataflow id="432" from="StgValue_416" to="icmp_ln335" fromId="416" toId="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="433" from="br_ln0" to="icmp_ln335" fromId="45" toId="55">
</dataflow>
<dataflow id="434" from="icmp_ln33" to="icmp_ln335" fromId="76" toId="55">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="435" from="br_ln32" to="icmp_ln335" fromId="54" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="436" from="gmem0" to="gmem0_addr" fromId="219" toId="56">
</dataflow>
<dataflow id="437" from="input_r_read" to="gmem0_addr" fromId="37" toId="56">
</dataflow>
<dataflow id="439" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="438" toId="57">
</dataflow>
<dataflow id="440" from="gmem0_addr" to="empty" fromId="56" toId="57">
</dataflow>
<dataflow id="442" from="StgValue_441" to="empty" fromId="441" toId="57">
</dataflow>
<dataflow id="443" from="row3" to="row3_load" fromId="23" toId="58">
</dataflow>
<dataflow id="444" from="col4" to="col4_load" fromId="24" toId="59">
</dataflow>
<dataflow id="445" from="add_ln326" to="add_ln326_load" fromId="25" toId="60">
</dataflow>
<dataflow id="446" from="icmp_ln335" to="select_ln32" fromId="55" toId="61">
</dataflow>
<dataflow id="447" from="StgValue_405" to="select_ln32" fromId="405" toId="61">
</dataflow>
<dataflow id="448" from="col4_load" to="select_ln32" fromId="59" toId="61">
</dataflow>
<dataflow id="449" from="icmp_ln335" to="row" fromId="55" toId="62">
</dataflow>
<dataflow id="450" from="add_ln326_load" to="row" fromId="60" toId="62">
</dataflow>
<dataflow id="451" from="row3_load" to="row" fromId="58" toId="62">
</dataflow>
<dataflow id="453" from="_ssdm_op_PartSelect.i8.i9.i32.i32" to="tmp" fromId="452" toId="63">
</dataflow>
<dataflow id="454" from="row" to="tmp" fromId="62" toId="63">
</dataflow>
<dataflow id="455" from="StgValue_223" to="tmp" fromId="223" toId="63">
</dataflow>
<dataflow id="457" from="StgValue_456" to="tmp" fromId="456" toId="63">
</dataflow>
<dataflow id="458" from="tmp" to="icmp10" fromId="63" toId="64">
</dataflow>
<dataflow id="460" from="StgValue_459" to="icmp10" fromId="459" toId="64">
</dataflow>
<dataflow id="461" from="select_ln32" to="zext_ln33" fromId="61" toId="65">
</dataflow>
<dataflow id="462" from="select_ln32" to="trunc_ln33" fromId="61" toId="66">
</dataflow>
<dataflow id="463" from="linebuf_1" to="linebuf_1_addr" fromId="39" toId="67">
</dataflow>
<dataflow id="465" from="StgValue_464" to="linebuf_1_addr" fromId="464" toId="67">
</dataflow>
<dataflow id="466" from="zext_ln33" to="linebuf_1_addr" fromId="65" toId="67">
</dataflow>
<dataflow id="467" from="linebuf_1_addr" to="linebuf_1_load" fromId="67" toId="68">
</dataflow>
<dataflow id="468" from="linebuf_2" to="linebuf_2_addr" fromId="40" toId="69">
</dataflow>
<dataflow id="469" from="StgValue_464" to="linebuf_2_addr" fromId="464" toId="69">
</dataflow>
<dataflow id="470" from="zext_ln33" to="linebuf_2_addr" fromId="65" toId="69">
</dataflow>
<dataflow id="471" from="linebuf_2_addr" to="linebuf_2_load" fromId="69" toId="70">
</dataflow>
<dataflow id="472" from="_ssdm_op_PartSelect.i8.i9.i32.i32" to="tmp_1" fromId="452" toId="71">
</dataflow>
<dataflow id="473" from="select_ln32" to="tmp_1" fromId="61" toId="71">
</dataflow>
<dataflow id="474" from="StgValue_223" to="tmp_1" fromId="223" toId="71">
</dataflow>
<dataflow id="475" from="StgValue_456" to="tmp_1" fromId="456" toId="71">
</dataflow>
<dataflow id="476" from="tmp_1" to="icmp_ln42" fromId="71" toId="72">
</dataflow>
<dataflow id="477" from="StgValue_459" to="icmp_ln42" fromId="459" toId="72">
</dataflow>
<dataflow id="478" from="icmp10" to="and_ln42" fromId="64" toId="73">
</dataflow>
<dataflow id="479" from="icmp_ln42" to="and_ln42" fromId="72" toId="73">
</dataflow>
<dataflow id="480" from="and_ln42" to="br_ln42" fromId="73" toId="74">
</dataflow>
<dataflow id="481" from="select_ln32" to="col" fromId="61" toId="75">
</dataflow>
<dataflow id="482" from="StgValue_402" to="col" fromId="402" toId="75">
</dataflow>
<dataflow id="483" from="col" to="icmp_ln33" fromId="75" toId="76">
</dataflow>
<dataflow id="485" from="StgValue_484" to="icmp_ln33" fromId="484" toId="76">
</dataflow>
<dataflow id="486" from="row" to="add_ln32" fromId="62" toId="77">
</dataflow>
<dataflow id="487" from="StgValue_402" to="add_ln32" fromId="402" toId="77">
</dataflow>
<dataflow id="488" from="add_ln32" to="store_ln32" fromId="77" toId="78">
</dataflow>
<dataflow id="489" from="add_ln326" to="store_ln32" fromId="25" toId="78">
</dataflow>
<dataflow id="490" from="col" to="store_ln33" fromId="75" toId="79">
</dataflow>
<dataflow id="491" from="col4" to="store_ln33" fromId="24" toId="79">
</dataflow>
<dataflow id="492" from="row" to="store_ln32" fromId="62" toId="80">
</dataflow>
<dataflow id="493" from="row3" to="store_ln32" fromId="23" toId="80">
</dataflow>
<dataflow id="494" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="438" toId="81">
</dataflow>
<dataflow id="495" from="gmem0_addr" to="empty" fromId="56" toId="81">
</dataflow>
<dataflow id="496" from="StgValue_441" to="empty" fromId="441" toId="81">
</dataflow>
<dataflow id="497" from="linebuf_1_addr" to="linebuf_1_load" fromId="67" toId="82">
</dataflow>
<dataflow id="498" from="linebuf_2_addr" to="linebuf_2_load" fromId="69" toId="83">
</dataflow>
<dataflow id="499" from="trunc_ln33" to="empty_20" fromId="66" toId="84">
</dataflow>
<dataflow id="501" from="StgValue_500" to="empty_20" fromId="500" toId="84">
</dataflow>
<dataflow id="502" from="empty_20" to="zext_ln48" fromId="84" toId="85">
</dataflow>
<dataflow id="503" from="linebuf_1" to="linebuf_1_addr_1" fromId="39" toId="86">
</dataflow>
<dataflow id="504" from="StgValue_464" to="linebuf_1_addr_1" fromId="464" toId="86">
</dataflow>
<dataflow id="505" from="zext_ln48" to="linebuf_1_addr_1" fromId="85" toId="86">
</dataflow>
<dataflow id="506" from="linebuf_1_addr_1" to="linebuf_1_load_1" fromId="86" toId="87">
</dataflow>
<dataflow id="507" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="438" toId="88">
</dataflow>
<dataflow id="508" from="gmem0_addr" to="empty" fromId="56" toId="88">
</dataflow>
<dataflow id="509" from="StgValue_441" to="empty" fromId="441" toId="88">
</dataflow>
<dataflow id="510" from="linebuf" to="linebuf_addr" fromId="38" toId="89">
</dataflow>
<dataflow id="511" from="StgValue_464" to="linebuf_addr" fromId="464" toId="89">
</dataflow>
<dataflow id="512" from="zext_ln33" to="linebuf_addr" fromId="65" toId="89">
</dataflow>
<dataflow id="513" from="linebuf_1_load" to="store_ln37" fromId="82" toId="90">
</dataflow>
<dataflow id="514" from="linebuf_addr" to="store_ln37" fromId="89" toId="90">
</dataflow>
<dataflow id="515" from="linebuf_2_load" to="store_ln38" fromId="83" toId="91">
</dataflow>
<dataflow id="516" from="linebuf_1_addr" to="store_ln38" fromId="67" toId="91">
</dataflow>
<dataflow id="517" from="linebuf_1_addr_1" to="linebuf_1_load_1" fromId="86" toId="92">
</dataflow>
<dataflow id="518" from="linebuf_1_load" to="zext_ln57_1" fromId="82" toId="93">
</dataflow>
<dataflow id="519" from="linebuf_2_load" to="zext_ln57_2" fromId="83" toId="94">
</dataflow>
<dataflow id="520" from="zext_ln57_1" to="add_ln57" fromId="93" toId="95">
</dataflow>
<dataflow id="521" from="zext_ln57_2" to="add_ln57" fromId="94" toId="95">
</dataflow>
<dataflow id="522" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="438" toId="96">
</dataflow>
<dataflow id="523" from="gmem0_addr" to="empty" fromId="56" toId="96">
</dataflow>
<dataflow id="524" from="StgValue_441" to="empty" fromId="441" toId="96">
</dataflow>
<dataflow id="525" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="438" toId="97">
</dataflow>
<dataflow id="526" from="gmem0_addr" to="empty" fromId="56" toId="97">
</dataflow>
<dataflow id="527" from="StgValue_441" to="empty" fromId="441" toId="97">
</dataflow>
<dataflow id="528" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="438" toId="98">
</dataflow>
<dataflow id="529" from="gmem0_addr" to="empty" fromId="56" toId="98">
</dataflow>
<dataflow id="530" from="StgValue_441" to="empty" fromId="441" toId="98">
</dataflow>
<dataflow id="531" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="438" toId="99">
</dataflow>
<dataflow id="532" from="gmem0_addr" to="empty" fromId="56" toId="99">
</dataflow>
<dataflow id="533" from="StgValue_441" to="empty" fromId="441" toId="99">
</dataflow>
<dataflow id="534" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="438" toId="100">
</dataflow>
<dataflow id="535" from="gmem0_addr" to="empty" fromId="56" toId="100">
</dataflow>
<dataflow id="536" from="StgValue_441" to="empty" fromId="441" toId="100">
</dataflow>
<dataflow id="538" from="_ssdm_op_Read.m_axi.p1i8" to="gmem0_addr_read" fromId="537" toId="101">
</dataflow>
<dataflow id="539" from="gmem0_addr" to="gmem0_addr_read" fromId="56" toId="101">
</dataflow>
<dataflow id="540" from="linebuf" to="linebuf_addr_1" fromId="38" toId="102">
</dataflow>
<dataflow id="541" from="StgValue_464" to="linebuf_addr_1" fromId="464" toId="102">
</dataflow>
<dataflow id="542" from="zext_ln48" to="linebuf_addr_1" fromId="85" toId="102">
</dataflow>
<dataflow id="543" from="linebuf_addr_1" to="linebuf_load" fromId="102" toId="103">
</dataflow>
<dataflow id="544" from="linebuf_2" to="linebuf_2_addr_1" fromId="40" toId="104">
</dataflow>
<dataflow id="545" from="StgValue_464" to="linebuf_2_addr_1" fromId="464" toId="104">
</dataflow>
<dataflow id="546" from="zext_ln48" to="linebuf_2_addr_1" fromId="85" toId="104">
</dataflow>
<dataflow id="547" from="linebuf_2_addr_1" to="linebuf_2_load_1" fromId="104" toId="105">
</dataflow>
<dataflow id="549" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="548" toId="106">
</dataflow>
<dataflow id="551" from="VITIS_LOOP_32_1_VITIS_LOOP_33_2_str" to="specloopname_ln0" fromId="550" toId="106">
</dataflow>
<dataflow id="553" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="552" toId="107">
</dataflow>
<dataflow id="554" from="StgValue_441" to="speclooptripcount_ln0" fromId="441" toId="107">
</dataflow>
<dataflow id="555" from="StgValue_441" to="speclooptripcount_ln0" fromId="441" toId="107">
</dataflow>
<dataflow id="556" from="StgValue_441" to="speclooptripcount_ln0" fromId="441" toId="107">
</dataflow>
<dataflow id="558" from="_ssdm_op_SpecPipeline" to="specpipeline_ln34" fromId="557" toId="108">
</dataflow>
<dataflow id="559" from="StgValue_223" to="specpipeline_ln34" fromId="223" toId="108">
</dataflow>
<dataflow id="560" from="StgValue_237" to="specpipeline_ln34" fromId="237" toId="108">
</dataflow>
<dataflow id="561" from="StgValue_237" to="specpipeline_ln34" fromId="237" toId="108">
</dataflow>
<dataflow id="562" from="StgValue_237" to="specpipeline_ln34" fromId="237" toId="108">
</dataflow>
<dataflow id="563" from="empty_0" to="specpipeline_ln34" fromId="240" toId="108">
</dataflow>
<dataflow id="564" from="gmem0_addr_read" to="store_ln39" fromId="101" toId="109">
</dataflow>
<dataflow id="565" from="linebuf_2_addr" to="store_ln39" fromId="69" toId="109">
</dataflow>
<dataflow id="566" from="linebuf_addr_1" to="linebuf_load" fromId="102" toId="110">
</dataflow>
<dataflow id="567" from="linebuf_2_addr_1" to="linebuf_2_load_1" fromId="104" toId="111">
</dataflow>
<dataflow id="568" from="gmem0_addr_read" to="zext_ln57_3" fromId="101" toId="112">
</dataflow>
<dataflow id="569" from="add_ln57" to="zext_ln57_4" fromId="95" toId="113">
</dataflow>
<dataflow id="570" from="zext_ln57_4" to="add_ln57_1" fromId="113" toId="114">
</dataflow>
<dataflow id="571" from="zext_ln57_3" to="add_ln57_1" fromId="112" toId="114">
</dataflow>
<dataflow id="572" from="linebuf_load" to="zext_ln57" fromId="110" toId="115">
</dataflow>
<dataflow id="573" from="add_ln57_1" to="zext_ln57_5" fromId="114" toId="116">
</dataflow>
<dataflow id="574" from="zext_ln57" to="sub_ln57" fromId="115" toId="117">
</dataflow>
<dataflow id="575" from="zext_ln57_5" to="sub_ln57" fromId="116" toId="117">
</dataflow>
<dataflow id="576" from="linebuf_1_load_1" to="zext_ln57_6" fromId="92" toId="118">
</dataflow>
<dataflow id="577" from="linebuf_2_load_1" to="zext_ln61" fromId="111" toId="119">
</dataflow>
<dataflow id="578" from="zext_ln57_6" to="add_ln61_1" fromId="118" toId="120">
</dataflow>
<dataflow id="579" from="zext_ln61" to="add_ln61_1" fromId="119" toId="120">
</dataflow>
<dataflow id="580" from="add_ln61_1" to="zext_ln61_1" fromId="120" toId="121">
</dataflow>
<dataflow id="581" from="zext_ln61_1" to="add_ln61" fromId="121" toId="122">
</dataflow>
<dataflow id="582" from="sub_ln57" to="add_ln61" fromId="117" toId="122">
</dataflow>
<dataflow id="583" from="add_ln61" to="trunc_ln61" fromId="122" toId="123">
</dataflow>
<dataflow id="585" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_2" fromId="584" toId="124">
</dataflow>
<dataflow id="586" from="add_ln61" to="tmp_2" fromId="122" toId="124">
</dataflow>
<dataflow id="588" from="StgValue_587" to="tmp_2" fromId="587" toId="124">
</dataflow>
<dataflow id="589" from="gmem1" to="gmem1_addr" fromId="220" toId="125">
</dataflow>
<dataflow id="590" from="output_r_read" to="gmem1_addr" fromId="36" toId="125">
</dataflow>
<dataflow id="592" from="_ssdm_op_WriteReq.m_axi.p1i8" to="empty_19" fromId="591" toId="126">
</dataflow>
<dataflow id="593" from="gmem1_addr" to="empty_19" fromId="125" toId="126">
</dataflow>
<dataflow id="595" from="StgValue_594" to="empty_19" fromId="594" toId="126">
</dataflow>
<dataflow id="597" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="sum" fromId="596" toId="128">
</dataflow>
<dataflow id="598" from="trunc_ln61" to="sum" fromId="123" toId="128">
</dataflow>
<dataflow id="600" from="StgValue_599" to="sum" fromId="599" toId="128">
</dataflow>
<dataflow id="601" from="tmp_2" to="sum_1" fromId="124" toId="129">
</dataflow>
<dataflow id="603" from="StgValue_602" to="sum_1" fromId="602" toId="129">
</dataflow>
<dataflow id="604" from="sum" to="sum_1" fromId="128" toId="129">
</dataflow>
<dataflow id="606" from="_ssdm_op_PartSelect.i5.i13.i32.i32" to="tmp_3" fromId="605" toId="130">
</dataflow>
<dataflow id="607" from="sum_1" to="tmp_3" fromId="129" toId="130">
</dataflow>
<dataflow id="608" from="StgValue_456" to="tmp_3" fromId="456" toId="130">
</dataflow>
<dataflow id="610" from="StgValue_609" to="tmp_3" fromId="609" toId="130">
</dataflow>
<dataflow id="611" from="tmp_3" to="icmp_ln64" fromId="130" toId="131">
</dataflow>
<dataflow id="613" from="StgValue_612" to="icmp_ln64" fromId="612" toId="131">
</dataflow>
<dataflow id="614" from="sum_1" to="trunc_ln66" fromId="129" toId="132">
</dataflow>
<dataflow id="615" from="icmp_ln64" to="select_ln66" fromId="131" toId="133">
</dataflow>
<dataflow id="617" from="StgValue_616" to="select_ln66" fromId="616" toId="133">
</dataflow>
<dataflow id="618" from="trunc_ln66" to="select_ln66" fromId="132" toId="133">
</dataflow>
<dataflow id="620" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln66" fromId="619" toId="134">
</dataflow>
<dataflow id="621" from="gmem1_addr" to="write_ln66" fromId="125" toId="134">
</dataflow>
<dataflow id="622" from="select_ln66" to="write_ln66" fromId="133" toId="134">
</dataflow>
<dataflow id="623" from="StgValue_413" to="write_ln66" fromId="413" toId="134">
</dataflow>
<dataflow id="625" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_21" fromId="624" toId="136">
</dataflow>
<dataflow id="626" from="gmem1_addr" to="empty_21" fromId="125" toId="136">
</dataflow>
<dataflow id="627" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_21" fromId="624" toId="137">
</dataflow>
<dataflow id="628" from="gmem1_addr" to="empty_21" fromId="125" toId="137">
</dataflow>
<dataflow id="629" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_21" fromId="624" toId="138">
</dataflow>
<dataflow id="630" from="gmem1_addr" to="empty_21" fromId="125" toId="138">
</dataflow>
<dataflow id="631" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_21" fromId="624" toId="139">
</dataflow>
<dataflow id="632" from="gmem1_addr" to="empty_21" fromId="125" toId="139">
</dataflow>
<dataflow id="633" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_21" fromId="624" toId="140">
</dataflow>
<dataflow id="634" from="gmem1_addr" to="empty_21" fromId="125" toId="140">
</dataflow>
<dataflow id="635" from="first_iter_0" to="StgValue_3" fromId="46" toId="3">
</dataflow>
<dataflow id="636" from="first_iter_0" to="StgValue_4" fromId="46" toId="4">
</dataflow>
<dataflow id="637" from="and_ln42" to="StgValue_4" fromId="73" toId="4">
</dataflow>
<dataflow id="638" from="first_iter_0" to="StgValue_5" fromId="46" toId="5">
</dataflow>
<dataflow id="639" from="and_ln42" to="StgValue_5" fromId="73" toId="5">
</dataflow>
<dataflow id="640" from="first_iter_0" to="StgValue_6" fromId="46" toId="6">
</dataflow>
<dataflow id="641" from="first_iter_0" to="StgValue_7" fromId="46" toId="7">
</dataflow>
<dataflow id="642" from="first_iter_0" to="StgValue_8" fromId="46" toId="8">
</dataflow>
<dataflow id="643" from="first_iter_0" to="StgValue_9" fromId="46" toId="9">
</dataflow>
<dataflow id="644" from="first_iter_0" to="StgValue_10" fromId="46" toId="10">
</dataflow>
<dataflow id="645" from="and_ln42" to="StgValue_11" fromId="73" toId="11">
</dataflow>
<dataflow id="646" from="and_ln42" to="StgValue_12" fromId="73" toId="12">
</dataflow>
<dataflow id="647" from="and_ln42" to="StgValue_13" fromId="73" toId="13">
</dataflow>
<dataflow id="648" from="first_iter_0" to="StgValue_14" fromId="46" toId="14">
</dataflow>
<dataflow id="649" from="and_ln42" to="StgValue_14" fromId="73" toId="14">
</dataflow>
<dataflow id="650" from="tmp_2" to="StgValue_14" fromId="124" toId="14">
</dataflow>
<dataflow id="651" from="and_ln42" to="StgValue_15" fromId="73" toId="15">
</dataflow>
<dataflow id="652" from="icmp_ln32" to="StgValue_16" fromId="51" toId="16">
</dataflow>
<dataflow id="653" from="icmp_ln32" to="StgValue_17" fromId="51" toId="17">
</dataflow>
<dataflow id="654" from="icmp_ln32" to="StgValue_18" fromId="51" toId="18">
</dataflow>
<dataflow id="655" from="icmp_ln32" to="StgValue_19" fromId="51" toId="19">
</dataflow>
<dataflow id="656" from="icmp_ln32" to="StgValue_20" fromId="51" toId="20">
</dataflow>
<dataflow id="657" from="icmp_ln32" to="StgValue_2" fromId="51" toId="2">
</dataflow>
<dataflow id="658" from="icmp_ln32" to="StgValue_3" fromId="51" toId="3">
</dataflow>
<dataflow id="659" from="icmp_ln32" to="StgValue_4" fromId="51" toId="4">
</dataflow>
<dataflow id="660" from="icmp_ln32" to="StgValue_5" fromId="51" toId="5">
</dataflow>
<dataflow id="661" from="icmp_ln32" to="StgValue_6" fromId="51" toId="6">
</dataflow>
<dataflow id="662" from="icmp_ln32" to="StgValue_7" fromId="51" toId="7">
</dataflow>
<dataflow id="663" from="icmp_ln32" to="StgValue_8" fromId="51" toId="8">
</dataflow>
<dataflow id="664" from="icmp_ln32" to="StgValue_9" fromId="51" toId="9">
</dataflow>
<dataflow id="665" from="icmp_ln32" to="StgValue_10" fromId="51" toId="10">
</dataflow>
<dataflow id="666" from="icmp_ln32" to="StgValue_11" fromId="51" toId="11">
</dataflow>
<dataflow id="667" from="icmp_ln32" to="StgValue_12" fromId="51" toId="12">
</dataflow>
<dataflow id="668" from="icmp_ln32" to="StgValue_13" fromId="51" toId="13">
</dataflow>
<dataflow id="669" from="icmp_ln32" to="StgValue_14" fromId="51" toId="14">
</dataflow>
<dataflow id="670" from="icmp_ln32" to="StgValue_15" fromId="51" toId="15">
</dataflow>
</dataflows>


</stg>
