m255
K4
z2
Z0 !s12c _opt1
Z1 !s99 nomlopt
R0
R1
!s11f MIXED_VERSIONS
R1
R1
R1
R1
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 d/home/taka/RISCV/mmRISC-1/simulation/modelsim/riscv-arch-test
T_opt
!s110 1698027717
V2H:eOlT:f>;?3UkNL?mFc1
Z3 04 6 4 work tb_TOP fast 0
=1-001c42dda4a5-6535d8c4-2aa-18c4
!s124 OEM10U141 
Z4 o-quiet -auto_acc_if_foreign -work work -L altera_mf_ver +acc
Z5 tCvgOpt 0
n@_opt
OL;O;2021.2;73
R2
T_opt1
!s110 1723530527
V41j85NOfQz@Gf67lVGilK1
R3
=1-001c42dda4a5-66bafd1e-39e-28f8
R1
!s12b OEM100
!s124 OEM10U140 
R4
R5
n@_opt1
OL;O;2023.3;77
vAHB_ARB
Z6 2../../../verilog/chip/chip_top_wrap.v|../../../verilog/chip/chip_top.v|../../../verilog/cjtag/cjtag_2_jtag.v|../../../verilog/cjtag/cjtag_adapter.v|../../../verilog/ram/ram.v|../../../verilog/ram/ram_fpga.v|../../../fpga/RAM128KB_DP.v|../../../verilog/port/port.v|../../../verilog/uart/uart.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v|../../../verilog/i2c/i2c.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v|../../../verilog/i2c/i2c_slave_model.v|../../../verilog/spi/spi.v|../../../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v|../../../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v|../../../verilog/int_gen/int_gen.v|../../../verilog/mmRISC/mmRISC.v|../../../verilog/mmRISC/bus_m_ahb.v|../../../verilog/mmRISC/csr_mtime.v|../../../verilog/cpu/cpu_top.v|../../../verilog/cpu/cpu_fetch.v|../../../verilog/cpu/cpu_datapath.v|../../../verilog/cpu/cpu_pipeline.v|../../../verilog/cpu/cpu_fpu32.v|../../../verilog/cpu/cpu_csr.v|../../../verilog/cpu/cpu_csr_int.v|../../../verilog/cpu/cpu_csr_dbg.v|../../../verilog/cpu/cpu_debug.v|../../../verilog/debug/debug_top.v|../../../verilog/debug/debug_dtm_jtag.v|../../../verilog/debug/debug_cdc.v|../../../verilog/debug/debug_dm.v|../../../verilog/ahb_matrix/ahb_top.v|../../../verilog/ahb_matrix/ahb_master_port.v|../../../verilog/ahb_matrix/ahb_slave_port.v|../../../verilog/ahb_matrix/ahb_interconnect.v|../../../verilog/ahb_matrix/ahb_arb.v|../../../verilog/ahb_sdram/logic/ahb_lite_sdram.v|../../../verilog/ahb_sdram/model/sdr.v|./tb_TOP.v
Z7 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z8 !s110 1723530520
!i10b 1
!s100 eaN94b>U]PA5R74FbKhHa3
IPz@YhAXUlVOMUIS7jYF;_3
S1
Z9 dZ:/Documents/CQ/RISCV/mmRISC/mmRISC-1/simulation/modelsim/riscv-arch-test
Z10 w1681220345
Z11 8../../../verilog/ahb_matrix/ahb_arb.v
Z12 F../../../verilog/ahb_matrix/ahb_arb.v
!i122 11
L0 16 188
Z13 VDg1SIo80bB@j0V0VzS_@n1
Z14 OL;L;2023.3;77
r1
!s85 0
31
Z15 !s108 1723530520.000000
Z16 !s107 ../../../verilog/ahb_sdram/model/sdr_parameters.vh|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_defines.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/timescale.v|../../../verilog/common/defines_core.v|../../../verilog/common/defines_chip.v|./tb_TOP.v|../../../verilog/ahb_sdram/model/sdr.v|../../../verilog/ahb_sdram/logic/ahb_lite_sdram.v|../../../verilog/ahb_matrix/ahb_arb.v|../../../verilog/ahb_matrix/ahb_interconnect.v|../../../verilog/ahb_matrix/ahb_slave_port.v|../../../verilog/ahb_matrix/ahb_master_port.v|../../../verilog/ahb_matrix/ahb_top.v|../../../verilog/debug/debug_dm.v|../../../verilog/debug/debug_cdc.v|../../../verilog/debug/debug_dtm_jtag.v|../../../verilog/debug/debug_top.v|../../../verilog/cpu/cpu_debug.v|../../../verilog/cpu/cpu_csr_dbg.v|../../../verilog/cpu/cpu_csr_int.v|../../../verilog/cpu/cpu_csr.v|../../../verilog/cpu/cpu_fpu32.v|../../../verilog/cpu/cpu_pipeline.v|../../../verilog/cpu/cpu_datapath.v|../../../verilog/cpu/cpu_fetch.v|../../../verilog/cpu/cpu_top.v|../../../verilog/mmRISC/csr_mtime.v|../../../verilog/mmRISC/bus_m_ahb.v|../../../verilog/mmRISC/mmRISC.v|../../../verilog/int_gen/int_gen.v|../../../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v|../../../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v|../../../verilog/spi/spi.v|../../../verilog/i2c/i2c_slave_model.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v|../../../verilog/i2c/i2c.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v|../../../verilog/uart/uart.v|../../../verilog/port/port.v|../../../fpga/RAM128KB_DP.v|../../../verilog/ram/ram_fpga.v|../../../verilog/ram/ram.v|../../../verilog/cjtag/cjtag_adapter.v|../../../verilog/cjtag/cjtag_2_jtag.v|../../../verilog/chip/chip_top.v|../../../verilog/chip/chip_top_wrap.v|
Z17 !s90 -reportprogress|300|-work|work|-sv|+incdir+../../../verilog/common|+incdir+../../../verilog/ahb_sdram/model|+incdir+../../../verilog/i2c/i2c/trunk/rtl/verilog|-timescale=1ns/100ps|+define+RISCV_ARCH_TEST|+define+SIMULATION|+define+den512Mb|+define+sg75|+define+x16|+define+BUS_INTERVENTION_01|+define+DUMP_BGN=32'h90004010|+define+DUMP_END=32'h900048e0|+define+TOHOST=32'h90003000|../../../verilog/chip/chip_top_wrap.v|../../../verilog/chip/chip_top.v|../../../verilog/cjtag/cjtag_2_jtag.v|../../../verilog/cjtag/cjtag_adapter.v|../../../verilog/ram/ram.v|../../../verilog/ram/ram_fpga.v|../../../fpga/RAM128KB_DP.v|../../../verilog/port/port.v|../../../verilog/uart/uart.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v|../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v|../../../verilog/i2c/i2c.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v|../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v|../../../verilog/i2c/i2c_slave_model.v|../../../verilog/spi/spi.v|../../../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v|../../../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v|../../../verilog/int_gen/int_gen.v|../../../verilog/mmRISC/mmRISC.v|../../../verilog/mmRISC/bus_m_ahb.v|../../../verilog/mmRISC/csr_mtime.v|../../../verilog/cpu/cpu_top.v|../../../verilog/cpu/cpu_fetch.v|../../../verilog/cpu/cpu_datapath.v|../../../verilog/cpu/cpu_pipeline.v|../../../verilog/cpu/cpu_fpu32.v|../../../verilog/cpu/cpu_csr.v|../../../verilog/cpu/cpu_csr_int.v|../../../verilog/cpu/cpu_csr_dbg.v|../../../verilog/cpu/cpu_debug.v|../../../verilog/debug/debug_top.v|../../../verilog/debug/debug_dtm_jtag.v|../../../verilog/debug/debug_cdc.v|../../../verilog/debug/debug_dm.v|../../../verilog/ahb_matrix/ahb_top.v|../../../verilog/ahb_matrix/ahb_master_port.v|../../../verilog/ahb_matrix/ahb_slave_port.v|../../../verilog/ahb_matrix/ahb_interconnect.v|../../../verilog/ahb_matrix/ahb_arb.v|../../../verilog/ahb_sdram/logic/ahb_lite_sdram.v|../../../verilog/ahb_sdram/model/sdr.v|./tb_TOP.v|
!i113 0
Z18 o-work work -sv -timescale=1ns/100ps -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z19 !s92 -work work -sv +incdir+../../../verilog/common +incdir+../../../verilog/ahb_sdram/model +incdir+../../../verilog/i2c/i2c/trunk/rtl/verilog -timescale=1ns/100ps +define+RISCV_ARCH_TEST +define+SIMULATION +define+den512Mb +define+sg75 +define+x16 +define+BUS_INTERVENTION_01 +define+DUMP_BGN=32'h90004010 +define+DUMP_END=32'h900048e0 +define+TOHOST=32'h90003000 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
n@a@h@b_@a@r@b
vAHB_ARB_RB
R6
R7
R8
!i10b 1
!s100 AZ7fP0fVd>ieWXamQ5;5k1
IPXzOHRzD7:W39`X5;gAT<2
S1
R9
R10
R11
R12
!i122 11
L0 208 73
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@a@h@b_@a@r@b_@r@b
vAHB_INTERCONNECT
R6
R7
R8
!i10b 1
!s100 fNYem:X9g8KQa>:<Kz;2j2
IzB<h3WGRRQo4CSGj4<41e3
S1
R9
R10
8../../../verilog/ahb_matrix/ahb_interconnect.v
F../../../verilog/ahb_matrix/ahb_interconnect.v
!i122 11
L0 16 420
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@a@h@b_@i@n@t@e@r@c@o@n@n@e@c@t
vahb_lite_sdram
R6
R7
R8
!i10b 1
!s100 afo3CY_@W]=lY]l0^UccV0
IRBP1V4nV]TA:2eVm14^7P2
S1
R9
Z20 w1681023139
8../../../verilog/ahb_sdram/logic/ahb_lite_sdram.v
F../../../verilog/ahb_sdram/logic/ahb_lite_sdram.v
!i122 11
L0 6 304
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
vAHB_MASTER_PORT
R6
R7
R8
!i10b 1
!s100 6mS;d_e[9^X35odV@MIl@0
IPI3@Q>0<zQkSI580e794d0
S1
R9
R20
8../../../verilog/ahb_matrix/ahb_master_port.v
F../../../verilog/ahb_matrix/ahb_master_port.v
!i122 11
L0 16 179
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@a@h@b_@m@a@s@t@e@r_@p@o@r@t
vAHB_MATRIX
R6
R7
R8
!i10b 1
!s100 CMJnW33J9jM5eANA9ZezC2
I6>]]Rn^Z^:7]bYBRcLIVh2
S1
R9
R20
8../../../verilog/ahb_matrix/ahb_top.v
F../../../verilog/ahb_matrix/ahb_top.v
!i122 11
L0 16 249
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@a@h@b_@m@a@t@r@i@x
vAHB_SLAVE_PORT
R6
R7
R8
!i10b 1
!s100 VGhV_RB>Yi2EV<?SY`@dA3
IO`VQIA0T2Vk2_IZl:]@TO3
S1
R9
R20
8../../../verilog/ahb_matrix/ahb_slave_port.v
F../../../verilog/ahb_matrix/ahb_slave_port.v
!i122 11
L0 16 194
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@a@h@b_@s@l@a@v@e_@p@o@r@t
vBEFF
R7
!s110 1698027716
!i10b 1
!s100 ^FTR>knmH]=UYGcYff1VL0
I<H`n7gLiRRPmF:0gV_GhH1
S1
R9
w1696508577
Z21 8../../../verilog/cjtag/cjtag_2_jtag.v
Z22 F../../../verilog/cjtag/cjtag_2_jtag.v
!i122 7
L0 316 30
R13
OL;L;2021.2;73
r1
!s85 0
31
!s108 1698027715.000000
R16
R17
!i113 0
R18
R19
R5
n@b@e@f@f
vBUS_M_AHB
R6
R7
R8
!i10b 1
!s100 ?U@UaZ:O8@aFb`e1ed<L;0
ISF]fkmGnUY=YmVFWSHYPa1
S1
R9
w1698026543
8../../../verilog/mmRISC/bus_m_ahb.v
F../../../verilog/mmRISC/bus_m_ahb.v
!i122 11
L0 16 251
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@b@u@s_@m_@a@h@b
vCHECK_FTYPE
R6
R7
R8
!i10b 1
!s100 H9=GT4=olN760jjLEYF^`2
I;4QN5`S^ZFc3LMD]ZzVez1
S1
R9
Z23 w1722598824
Z24 8../../../verilog/cpu/cpu_fpu32.v
Z25 F../../../verilog/cpu/cpu_fpu32.v
!i122 11
L0 2413 44
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@h@e@c@k_@f@t@y@p@e
vCHIP_TOP
R6
R7
R8
!i10b 1
!s100 kgRzQ`UW?QR1:i0:Kn8zf0
ISVMWYYbL;^COLg=@F4a4R2
S1
R9
w1722091031
8../../../verilog/chip/chip_top.v
F../../../verilog/chip/chip_top.v
!i122 11
L0 206 1130
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@h@i@p_@t@o@p
vCHIP_TOP_WRAP
R6
R7
R8
!i10b 1
!s100 zMXn^P`VTKoEO13fL82zO3
I?aZITCCmKh20G6]j<7J>T0
S1
R9
w1722090986
8../../../verilog/chip/chip_top_wrap.v
F../../../verilog/chip/chip_top_wrap.v
!i122 11
L0 202 193
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@h@i@p_@t@o@p_@w@r@a@p
vCJTAG_2_JTAG
R6
R7
R8
!i10b 1
!s100 ]1M@jfo74d]`WMTY<l:PY2
I5b^1lLzfLb]zB:7BlURkP2
S1
R9
w1722091639
R21
R22
!i122 11
L0 89 277
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@j@t@a@g_2_@j@t@a@g
vCJTAG_ADAPTER
R6
R7
R8
!i10b 1
!s100 :UG`5e8Mn9QPT0DWN1h[H2
IELkGolI?zER?6JPmb33a;0
S1
R9
w1722091650
8../../../verilog/cjtag/cjtag_adapter.v
F../../../verilog/cjtag/cjtag_adapter.v
!i122 11
L0 19 32
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@j@t@a@g_@a@d@a@p@t@e@r
vCPU_CSR
R6
R7
R8
!i10b 1
!s100 ?@Gllc>gMaN_aB5XU=TI_2
I8nRdPKa?>1ddR6?Ubmz9]2
S1
R9
R10
8../../../verilog/cpu/cpu_csr.v
F../../../verilog/cpu/cpu_csr.v
!i122 11
L0 168 788
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@p@u_@c@s@r
vCPU_CSR_DBG
R6
R7
R8
!i10b 1
!s100 Q606Qc1TMGbzf^eIG=khz2
I:oBoR;hziLzN;IGaFb`DI0
S1
R9
w1722439107
8../../../verilog/cpu/cpu_csr_dbg.v
F../../../verilog/cpu/cpu_csr_dbg.v
!i122 11
L0 82 905
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@p@u_@c@s@r_@d@b@g
vCPU_CSR_INT
R6
R7
R8
!i10b 1
!s100 3INMJ_^f4=Pa@D_XkIKo@2
I6[Wl[iEDGajP<?]>T3IzK3
S1
R9
w1699861139
8../../../verilog/cpu/cpu_csr_int.v
F../../../verilog/cpu/cpu_csr_int.v
!i122 11
L0 50 557
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@p@u_@c@s@r_@i@n@t
vCPU_DATAPATH
R6
R7
R8
!i10b 1
!s100 mmMOm`z0c;dh>nec>R74:3
I^eC0flXAhWACfY?4aDc_20
S1
R9
w1694133864
8../../../verilog/cpu/cpu_datapath.v
F../../../verilog/cpu/cpu_datapath.v
!i122 11
L0 18 815
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@p@u_@d@a@t@a@p@a@t@h
vCPU_DEBUG
R6
R7
R8
!i10b 1
!s100 MBS6<K3kK:=>;Tz@P0]4`1
IgHOJTeZmJSzoV3K33zMIS1
S1
R9
w1722764793
8../../../verilog/cpu/cpu_debug.v
F../../../verilog/cpu/cpu_debug.v
!i122 11
L0 18 794
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@p@u_@d@e@b@u@g
vCPU_FETCH
R6
R7
R8
!i10b 1
!s100 4D6b:MgWBF;gfaMB>c^4z3
I@Xk7b0aWXZ>KG[[hH5Doh0
S1
R9
w1710726065
8../../../verilog/cpu/cpu_fetch.v
F../../../verilog/cpu/cpu_fetch.v
!i122 11
L0 128 582
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@p@u_@f@e@t@c@h
vCPU_FPU32
R6
R7
R8
!i10b 1
!s100 eiX^noHWKNF:FH7Y9@m@Q3
I@Jf5C7>W<`=oE`:Z4kSYo2
S1
R9
R23
R24
R25
!i122 11
L0 89 2319
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@p@u_@f@p@u32
vCPU_PIPELINE
R6
R7
R8
!i10b 1
!s100 SX[LNYoM71;T;CT_^YUac2
IE27^n4O@>]R4kH_RZ<8e20
S1
R9
w1722764362
8../../../verilog/cpu/cpu_pipeline.v
F../../../verilog/cpu/cpu_pipeline.v
!i122 11
L0 80 2583
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@p@u_@p@i@p@e@l@i@n@e
vCPU_TOP
R6
R7
R8
!i10b 1
!s100 KX][XJBSa=C<[gPBIk5n?2
IbFCShhdXf>H0KFohS9S1[0
S1
R9
w1722764543
8../../../verilog/cpu/cpu_top.v
F../../../verilog/cpu/cpu_top.v
!i122 11
L0 20 1010
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@p@u_@t@o@p
vCSR_MTIME
R6
R7
R8
!i10b 1
!s100 1[n`kQ]:>7ST?fX[KagQj2
IeOIQmdEghiBj:@L9i>mO32
S1
R9
R20
8../../../verilog/mmRISC/csr_mtime.v
F../../../verilog/mmRISC/csr_mtime.v
!i122 11
L0 59 307
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@c@s@r_@m@t@i@m@e
vDEBUG_CDC
R6
R7
R8
!i10b 1
!s100 KFRF:l`9?@mbj^GFMCY9a2
I1mg4HP:KbI_fz[TGL6knX0
S1
R9
R20
8../../../verilog/debug/debug_cdc.v
F../../../verilog/debug/debug_cdc.v
!i122 11
L0 14 111
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@d@e@b@u@g_@c@d@c
vDEBUG_DM
R6
R7
R8
!i10b 1
!s100 7AA`V];XSKW0FFF_3zzVJ0
I]0H=dlC6TzDgAM0ebFc^H2
S1
R9
w1694143364
8../../../verilog/debug/debug_dm.v
F../../../verilog/debug/debug_dm.v
!i122 11
L0 99 1403
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@d@e@b@u@g_@d@m
vDEBUG_DTM_JTAG
R6
R7
R8
!i10b 1
!s100 DV98;heJb0JXlGMjPTNEB2
I=F>3]LkfJ7B>RzNP_3NCR1
S1
R9
w1722082957
8../../../verilog/debug/debug_dtm_jtag.v
F../../../verilog/debug/debug_dtm_jtag.v
!i122 11
L0 33 504
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@d@e@b@u@g_@d@t@m_@j@t@a@g
vDEBUG_TOP
R6
R7
R8
!i10b 1
!s100 jGKBT6=E@T9L<UHER1De90
I;^ZHCec??`RNG]K0MI6BL3
S1
R9
w1686052427
8../../../verilog/debug/debug_top.v
F../../../verilog/debug/debug_top.v
!i122 11
L0 95 196
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@d@e@b@u@g_@t@o@p
vFADD_CORE
R6
R7
R8
!i10b 1
!s100 cV2gk4;]hHSbi=86;i53H2
I<9HZCffdG1hnm5em_g2Hf0
S1
R9
R23
R24
R25
!i122 11
L0 3741 172
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@a@d@d_@c@o@r@e
vFADD_SPECIAL_NUMBER
R6
R7
R8
!i10b 1
!s100 o7W8KI^VQGE8D<C9cb28f3
InEZP;oUX2A9h6SAgQdC]L0
S1
R9
R23
R24
R25
!i122 11
L0 2461 134
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@a@d@d_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vFCVT_F2I
R6
R7
R8
!i10b 1
!s100 Aihz<C=zM?a:Y6NAYJHPo0
I4lFX4CCHm;JQXBmn1Hl:V1
S1
R9
R23
R24
R25
!i122 11
L0 4080 190
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@c@v@t_@f2@i
vFCVT_I2F
R6
R7
R8
!i10b 1
!s100 L[_a326`_?zlA5ioIJfS=3
Ih:>g3[a06CQW@]ia63Pcz3
S1
R9
R23
R24
R25
!i122 11
L0 4297 97
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@c@v@t_@i2@f
vFDIV_SPECIAL_NUMBER
R6
R7
R8
!i10b 1
!s100 DLJO^bjIA<INUY345bohF2
IN1<WAeUH6cVhZ9oUS;AWD3
S1
R9
R23
R24
R25
!i122 11
L0 2804 142
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@d@i@v_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vfifo4
R6
R7
R8
!i10b 1
!s100 o<@ON_za9@T;azlHYGaMS0
ISHXYhHzCc5fH]TJ]@>gN^1
S1
R9
R20
8../../../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v
F../../../verilog/spi/simple_spi/trunk/rtl/verilog/fifo4.v
Z26 8../../../verilog/i2c/i2c/trunk/rtl/verilog/timescale.v
Z27 F../../../verilog/i2c/i2c/trunk/rtl/verilog/timescale.v
!i122 11
L0 59 73
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
vFIND_1ST_ONE_IN_FRAC27
R6
R7
R8
!i10b 1
!s100 SzodiFbXO76R7ZYRYWV4e1
IiO>hk09D__ODfaUFh;o3F0
S1
R9
R23
R24
R25
!i122 11
L0 3027 31
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@i@n@d_1@s@t_@o@n@e_@i@n_@f@r@a@c27
vFIND_1ST_ONE_IN_FRAC66
R6
R7
R8
!i10b 1
!s100 dQd@N8Z@12`?:GzXd;BnE1
I68JeB[fD4;;0DYCU@EMhZ2
S1
R9
R23
R24
R25
!i122 11
L0 3063 31
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@i@n@d_1@s@t_@o@n@e_@i@n_@f@r@a@c66
vFIND_1ST_ONE_IN_FRAC70
R6
R7
R8
!i10b 1
!s100 WTghnS0IeC;gdn89ffO9h2
IKS4on[Ll5Vj6e28OQT>>S3
S1
R9
R23
R24
R25
!i122 11
L0 3099 31
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@i@n@d_1@s@t_@o@n@e_@i@n_@f@r@a@c70
vFLOAT32_FROM_INNER79
R6
R7
R8
!i10b 1
!s100 =eN@YVNe>7cJgAMVnN=V51
I]9zIJ>4>B^MOkWFF?;I4]1
S1
R9
R23
R24
R25
!i122 11
L0 3452 282
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@l@o@a@t32_@f@r@o@m_@i@n@n@e@r79
vFMADD_SPECIAL_NUMBER
R6
R7
R8
!i10b 1
!s100 _V1z;?@XKl0c<YLd>XQG=3
I6o_W5dN4zD?Sl]@Z=F=5<0
S1
R9
R23
R24
R25
!i122 11
L0 2748 52
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@m@a@d@d_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vFMUL_CORE
R6
R7
R8
!i10b 1
!s100 7T]@8:O;=zQbSb`[Rm:eY0
I7>LBm490n5[KQE^1N@1T;0
S1
R9
R23
R24
R25
!i122 11
L0 3920 104
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@m@u@l_@c@o@r@e
vFMUL_SPECIAL_NUMBER
R6
R7
R8
!i10b 1
!s100 WjcB?iDO8TU1DJlHcC81i3
IoHS_LaleXGIVfOGB_TH;O2
S1
R9
R23
R24
R25
!i122 11
L0 2600 127
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@m@u@l_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vFRAC27_ROUND_FRAC66
R6
R7
R8
!i10b 1
!s100 @MzN_VJ3HlzoCmz520=8?3
I[1P0dPkM_GX3[=YFUBd:N0
S1
R9
R23
R24
R25
!i122 11
L0 3286 43
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@r@a@c27_@r@o@u@n@d_@f@r@a@c66
vFRAC70_ROUND_FRAC132
R6
R7
R8
!i10b 1
!s100 nI2:P@bfJDHCD8;@[R[n?2
I2JLl;hk2E=<M9nZHeC8><3
S1
R9
R23
R24
R25
!i122 11
L0 3335 43
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@r@a@c70_@r@o@u@n@d_@f@r@a@c132
vFSQRT_SPECIAL_NUMBER
R6
R7
R8
!i10b 1
!s100 ;=iK2hiWb3_bLXIROjeK@2
IER:Tk<6=i<cLfkB?9akQU3
S1
R9
R23
R24
R25
!i122 11
L0 2950 72
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@f@s@q@r@t_@s@p@e@c@i@a@l_@n@u@m@b@e@r
vI2C
R6
R7
R8
!i10b 1
!s100 :9RTf84<UMH^J6<]MZHGC1
I^TQkmOc_Rk=FB^YJ`C?[^1
S1
R9
R20
8../../../verilog/i2c/i2c.v
F../../../verilog/i2c/i2c.v
!i122 11
L0 55 104
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@i2@c
vi2c_master_bit_ctrl
R6
R7
R8
!i10b 1
!s100 5GT9@M<TH_CPLXlA14j]K0
IfQOoSX>9HH8JJJgzSeT:D1
S1
R9
R20
8../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
F../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
R26
R27
!i122 11
L0 143 434
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
vi2c_master_byte_ctrl
R6
R7
R8
!i10b 1
!s100 >3Gmf:d1R;6>mboZD>lih3
IX9DkzlkNkaU1h;2`;n?I00
S1
R9
R20
8../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v
F../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v
R26
R27
!i122 11
L0 75 270
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
vi2c_master_top
R6
R7
R8
!i10b 1
!s100 Bk;O0CR3I^gY8[SflQeUC2
IWHLXmd=]lTMg;[GShYlSk3
S1
R9
R20
8../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v
F../../../verilog/i2c/i2c/trunk/rtl/verilog/i2c_master_top.v
R26
R27
!i122 11
L0 78 223
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
vi2c_slave_model
R6
R7
R8
!i10b 1
!s100 3FDHj?>b1oGbT3j^^0Q@f1
IO0KT7N31hWSdPH?e9:oYa1
S1
R9
R20
8../../../verilog/i2c/i2c_slave_model.v
F../../../verilog/i2c/i2c_slave_model.v
R26
R27
!i122 11
L0 71 299
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
vINNER79_FROM_FLOAT32
R6
R7
R8
!i10b 1
!s100 6UYcQo2]=e:6JTQ9B^@190
I8fTJRIcfUE[XY9X;E=[:C1
S1
R9
R23
R24
R25
!i122 11
L0 3388 54
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@i@n@n@e@r79_@f@r@o@m_@f@l@o@a@t32
vINT_GEN
R6
R7
R8
!i10b 1
!s100 _=G`?1D:HZnz<;:>fDb0W2
ILcUb_9LCTjJEEb:g?RbEV2
S1
R9
R20
8../../../verilog/int_gen/int_gen.v
F../../../verilog/int_gen/int_gen.v
!i122 11
L0 32 113
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@i@n@t_@g@e@n
vmmRISC
R6
R7
R8
!i10b 1
!s100 0fDgQRjd^g4T?WF::Pe[B3
IJ]g;SUZ6HA?NaOO2X??E`3
S1
R9
w1688261347
8../../../verilog/mmRISC/mmRISC.v
F../../../verilog/mmRISC/mmRISC.v
!i122 11
L0 20 518
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
nmm@r@i@s@c
vPORT
R6
R7
R8
!i10b 1
!s100 :W[:Mc2MBSX;clDTX`gU[0
IMc_klnLoXQN8hfMEg]c8`1
S1
R9
R20
8../../../verilog/port/port.v
F../../../verilog/port/port.v
!i122 11
L0 35 150
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@p@o@r@t
vRAM
R6
R7
R8
!i10b 1
!s100 N?lN^@4gfC_h<V9dU3m8P0
IY<41bmb>_1Ic^97UlUWG61
S1
R9
R20
8../../../verilog/ram/ram.v
F../../../verilog/ram/ram.v
!i122 11
L0 16 261
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@r@a@m
vRAM128KB_DP
R6
R7
R8
!i10b 1
!s100 o=HcA`Djb2oE96B?k4SAg0
I:3naEAcXT7TVnK9HOz>le2
S1
R9
w1710405116
8../../../fpga/RAM128KB_DP.v
F../../../fpga/RAM128KB_DP.v
!i122 11
L0 40 104
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@r@a@m128@k@b_@d@p
vRAM_FPGA
R6
R7
R8
!i10b 1
!s100 9kV>K[[7GV2g;aE<EYAB`1
IH<<PT4OOMcQV2MUjA2?Wo2
S1
R9
R20
8../../../verilog/ram/ram_fpga.v
F../../../verilog/ram/ram_fpga.v
!i122 11
L0 16 227
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@r@a@m_@f@p@g@a
vROUND_JUDGMENT
R6
R7
R8
!i10b 1
!s100 cNCK4<ZZ7]fY`5Rh:<gnM3
I<_[Cz;YM?^Z0=dNP`D9dW0
S1
R9
R23
R24
R25
!i122 11
L0 3215 65
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@r@o@u@n@d_@j@u@d@g@m@e@n@t
vsasc_brg
R6
R7
R8
!i10b 1
!s100 W<0`ZTDQjKVmgJSdeP8;K0
IK3i`2`aN]10VJLLZVK7<22
S1
R9
R20
8../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v
F../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v
R26
R27
!i122 11
L0 84 72
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
vsasc_fifo4
R6
R7
R8
!i10b 1
!s100 S6fmYY2@bUN5V^VFZ:XGG2
IP>kN0]zD895_daaSg]CNe2
S1
R9
R20
8../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v
F../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v
R26
R27
!i122 11
L0 60 71
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
vsasc_top
R6
R7
R8
!i10b 1
!s100 gn1K2_L2TB:@An=S=BeAe1
Iolc;zXhLE^A`V`5TgMI7a3
S1
R9
R20
8../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v
F../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v
R26
R27
!i122 11
L0 73 232
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
vsdr
R6
R7
R8
!i10b 1
!s100 ?5TKMQHbRGJBc6o:1KaOo0
I5`a_S`Ji8kV76WmRHnXml2
S1
R9
R20
8../../../verilog/ahb_sdram/model/sdr.v
F../../../verilog/ahb_sdram/model/sdr.v
F../../../verilog/ahb_sdram/model/sdr_parameters.vh
!i122 11
L0 48 1230
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
vSHIFT_RIGHT_FRAC27
R6
R7
R8
!i10b 1
!s100 ?7B=YoACc=2adz[`<2l7S1
I_fR3I8<3LMbMU:L6FUQLX0
S1
R9
R23
R24
R25
!i122 11
L0 3135 22
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@s@h@i@f@t_@r@i@g@h@t_@f@r@a@c27
vSHIFT_RIGHT_FRAC66
R6
R7
R8
!i10b 1
!s100 llYbA3`g<cQe<8;;63hOH3
IV:WDjmHdko>Ai5307@JQz3
S1
R9
R23
R24
R25
!i122 11
L0 3162 22
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@s@h@i@f@t_@r@i@g@h@t_@f@r@a@c66
vSHIFT_RIGHT_FRAC70
R6
R7
R8
!i10b 1
!s100 C2gBiFlkcRdXhiNOiNajj0
IndSTLEhTgcAabDO5Q>`9W3
S1
R9
R23
R24
R25
!i122 11
L0 3189 22
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@s@h@i@f@t_@r@i@g@h@t_@f@r@a@c70
vsimple_spi_top
R6
R7
R8
!i10b 1
!s100 8j2ad;d44m5B=U1OBWj7n0
IHfFSfV6R;c]G3k@ne1SD82
S1
R9
R20
8../../../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v
F../../../verilog/spi/simple_spi/trunk/rtl/verilog/simple_spi_top.v
R26
R27
!i122 11
L0 73 252
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
vSPI
R6
R7
R8
!i10b 1
!s100 W;S>eGc_o76LW8T7f8T`J2
IATz@moHT`@LlmVD2P`d7^2
S1
R9
R20
8../../../verilog/spi/spi.v
F../../../verilog/spi/spi.v
!i122 11
L0 60 148
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@s@p@i
vtb_TOP
R6
R7
R8
!i10b 1
!s100 TbPfjCR<DbLe;nlW[FLlD2
IG_WX@KQG@3fMFJY>IFfMW2
S1
R9
w1723530492
8./tb_TOP.v
F./tb_TOP.v
!i122 11
L0 36 352
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
ntb_@t@o@p
vUART
R6
R7
R8
!i10b 1
!s100 ;DfS9VR=VC<lMC7bZbZ[l0
In]kR^GHOK6Cc_bFW=]c]L0
S1
R9
R20
8../../../verilog/uart/uart.v
F../../../verilog/uart/uart.v
!i122 11
L0 53 216
R13
R14
r1
!s85 0
31
R15
R16
R17
!i113 0
R18
R19
R5
n@u@a@r@t
