define_design_lib WORK -path ./WORK


#READ FILES
analyze -library WORK -format vhdl /home/isa19/Desktop/unfolding_pipe_4_FIR/src/fir_package_unfolging.vhd
analyze -library WORK -format vhdl /home/isa19/Desktop/unfolding_pipe_4_FIR/src/mpy.vhd
analyze -library WORK -format vhdl /home/isa19/Desktop/unfolding_pipe_4_FIR/src/reg.vhd
analyze -library WORK -format vhdl /home/isa19/Desktop/unfolding_pipe_4_FIR/src/sum.vhd
analyze -library WORK -format vhdl /home/isa19/Desktop/unfolding_pipe_4_FIR/src/MUX.vhd
analyze -library WORK -format vhdl /home/isa19/Desktop/unfolding_pipe_4_FIR/src/reg_1bit.vhd
analyze -library WORK -format vhdl /home/isa19/Desktop/unfolding_pipe_4_FIR/src/CU.vhd
analyze -library WORK -format vhdl /home/isa19/Desktop/unfolding_pipe_4_FIR/src/myfir.vhd 

set power_preserve_rtl_hier_names true

elaborate myfir -arch struct -lib WORK > ./elaborate.txt

uniquify
link


#ora Ã¨ impostata la 4CLK 183x4
create_clock -name MY_CLK -period 7.32 CLK
set_dont_touch_network MY_CLK
set_clock_uncertainty 0.07 [get_clocks MY_CLK]
set_input_delay 0.5 -max -clock MY_CLK [remove_from_collection [all_inputs] CLK]
set_output_delay 0.5 -max -clock MY_CLK [all_outputs]

set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A]
set_load $OLOAD [all_outputs]

compile

#REPORT
report_timing > ./time_report.txt
report_area > ./area_report.txt

#da fare solo nel caso 4xclk
ungroup -all -flatten
change_names -hierarchy -rules verilog
write_sdf ../netlist/myfir.sdf
write -f verilog -hierarchy -output ../netlist/myfir.v
write_sdc ../netlist/myfir.sdc
