* c:\users\senba\esim-workspace\74lvc1g98_test\74lvc1g98_test.cir

.include 74LVC1G98.sub
x1 net-_u4-pad4_ net-_u4-pad5_ net-_u4-pad6_ net-_u5-pad1_ 74LVC1G98
* u4  a b c net-_u4-pad4_ net-_u4-pad5_ net-_u4-pad6_ adc_bridge_3
* u5  net-_u5-pad1_ y dac_bridge_1
v1  a gnd pulse(5 0 0 0.001 0.001 1 2)
v2  b gnd pulse(5 0 0 0.001 0.001 2 4)
v3  c gnd pulse(5 0 0 0.001 0.001 4 8)
* u1  a plot_v1
* u2  b plot_v1
* u3  c plot_v1
* u6  y plot_v1
a1 [a b c ] [net-_u4-pad4_ net-_u4-pad5_ net-_u4-pad6_ ] u4
a2 [net-_u5-pad1_ ] [y ] u5
* Schematic Name:                             adc_bridge_3, NgSpice Name: adc_bridge
.model u4 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_1, NgSpice Name: dac_bridge
.model u5 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
.tran 0.001e-00 8e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
plot v(a) + 6v(b) + 12v(c) + 18v(y)
.endc
.end
