============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/TD/bin/run.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     sean
   Run Date =   Wed Nov  5 17:46:28 2025

   Run on =     LAPTOP-18IJM237
============================================================
RUN-1002 : start command "import_device ph1_180.db -package PH1A180SFG676 -speed 2"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  P7/L8/N8/R6/R7  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_180.db -package PH1A180SFG676 -speed 2" in  7.574847s wall, 5.843750s user + 0.265625s system = 6.109375s CPU (80.7%)

RUN-1004 : used memory is 1194 MB, reserved memory is 1195 MB, peak memory is 1194 MB
RUN-1002 : start command "open_project imx_isp.prj -noanalyze"
RUN-1002 : start command "import_db ../syn_1/imx_isp_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db ../syn_1/imx_isp_gate.db" in  2.491305s wall, 1.718750s user + 0.218750s system = 1.937500s CPU (77.8%)

RUN-1004 : used memory is 1620 MB, reserved memory is 1621 MB, peak memory is 1620 MB
RUN-1002 : start command "commit_param -step place"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :       Parameters      |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :         effort        |   medium   |      medium      |        
RUN-1001 :     hfn_opt_effort    |   medium   |      medium      |        
RUN-1001 :    logic_level_opt    |    off     |       off        |        
RUN-1001 :   macro_performance   |    auto    |       auto       |        
RUN-1001 :       max_fanout      |   999999   |      999999      |        
RUN-1001 :       opt_timing      |   medium   |      medium      |        
RUN-1001 :     post_place_opt    |    auto    |       auto       |        
RUN-1001 :      pr_strategy      |     1      |        1         |        
RUN-1001 :   preplace_floorplan  |    off     |       off        |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "insert_debugger ../../chip_debugger"
RUN-1002 : start command "config_chipwatcher "
RUN-1002 : start command "update_timing"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 2.0000 -phase 17 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 8.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -divide_by 2.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 5.5000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[1]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 27.5000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[2]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 2.7500 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[3]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -divide_by 1.0364 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[3]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
5.000000
7.272000
6.000000
5.000000
RUN-1003 : finish command "start_timer" in  20.956887s wall, 20.609375s user + 0.281250s system = 20.890625s CPU (99.7%)

RUN-1004 : used memory is 2618 MB, reserved memory is 2619 MB, peak memory is 2618 MB
TMR-2502 : Net delay update with mode: Synthesized
RUN-1003 : finish command "update_timing" in  24.147204s wall, 23.796875s user + 0.281250s system = 24.078125s CPU (99.7%)

RUN-1004 : used memory is 2619 MB, reserved memory is 2619 MB, peak memory is 2619 MB
KIT-1004 : Chipwatcher code = 1100000010011111
KIT-1004 : import watcher inst auto_created_cwc1 completed, there are 61 view node(s), 452 trigger net(s), 452 data net(s).
KIT-1004 : import watcher inst auto_created_cwc2 completed, there are 15 view node(s), 118 trigger net(s), 118 data net(s).
RUN-1003 : finish command "config_chipwatcher " in  24.203949s wall, 23.843750s user + 0.281250s system = 24.125000s CPU (99.7%)

RUN-1004 : used memory is 2619 MB, reserved memory is 2619 MB, peak memory is 2619 MB
RUN-1002 : start command "compile_watcher"
KIT-5626 WARNING: ChipWatcher fails to identify the launching clock for net uiFDMA_inst/axi_rready, maybe it is clock net, timing undriven or another unexpected scenario, please specify a trigger clock net manually.
KIT-1004 : Ooc flow for module top_debug_hub is running...
RUN-1002 : start command "import_db -mode ooc cw/debug_hub/top_debug_hub_ooc.db"
USR-1600 : Load OOC design OOC Model: top_debug_hub .
RUN-1001 : Import OOC design success TD_VERSION=6.2.168116 , DB_VERSION=46207
KIT-1004 : Ooc flow for module auto_created_cwc1 is running...
RUN-1002 : start command "import_db -mode ooc cw/auto_created_cwc1/auto_created_cwc1_ooc.db"
USR-1600 : Load OOC design OOC Model: auto_created_cwc1 .
RUN-1001 : Import OOC design success TD_VERSION=6.2.168116 , DB_VERSION=46207
KIT-1004 : Ooc flow for module auto_created_cwc2 is running...
RUN-1002 : start command "import_db -mode ooc cw/auto_created_cwc2/auto_created_cwc2_ooc.db"
USR-1600 : Load OOC design OOC Model: auto_created_cwc2 .
RUN-1001 : Import OOC design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "compile_watcher" in  89.429038s wall, 1.343750s user + 0.062500s system = 1.406250s CPU (1.6%)

RUN-1004 : used memory is 2620 MB, reserved memory is 2620 MB, peak memory is 2620 MB
RUN-1002 : start command "pack -eco"
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Stage 1 | Legalize Phy Inst
SYN-1011 : Flatten model system_top
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst" LOCATION="X113Y79Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst" LOCATION="X113Y40Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" LOCATION="X113Y40Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes" LOCATION="X113Y0Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" LOCATION="X97Y40Z0"
SYN-1001 : ADC: Instance "u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO" LOCATION="X5Y0Z0"
SYN-1001 : End Stage 1 | Legalize Phy Inst; Time: 0.404839s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.3%); Memory(MB): used = 2620, reserved = 2620, peak = 2620;

RUN-1003 : finish command "insert_debugger ../../chip_debugger" in  114.082594s wall, 25.625000s user + 0.343750s system = 25.968750s CPU (22.8%)

RUN-1004 : used memory is 2620 MB, reserved memory is 2620 MB, peak memory is 2620 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
PHY-3001 : Placer runs in 16 thread(s).
PHY-1001 : Stage 1 | Initialize Design
PHY-1001 : Stage 1.1 | Build Design
PHY-1001 : 19399 luts, 39926 seqs, 904 mslices, 4456 lslices, 87 pads(hr:6 hp:81), 124 brams, 74 dsps
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model system_top
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst" LOCATION="X113Y79Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst" LOCATION="X113Y40Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" LOCATION="X113Y40Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes" LOCATION="X113Y0Z0"
SYN-1001 : ADC: Instance "u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" LOCATION="X97Y40Z0"
SYN-1001 : ADC: Instance "u_mipi_dphy_rx_ph1a_mipiio_wrapper/u_ph1a_mipiio_wrapper/u_PH1_PHY_MIPIIO" LOCATION="X5Y0Z0"
PHY-1001 : Remove keep and sweep redundant instances ...
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][6]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][5]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][4]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][3]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][2]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][1]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][0]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][6]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][5]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][4]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 Similar messages will be suppressed.
PHY-1001 : 17241 luts, 36975 seqs, 896 mslices, 4439 lslices, 87 pads(hr:6 hp:81), 124 brams, 74 dsps
PHY-1001 : End Stage 1.1 | Build Design; Time: 1.357217s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (99.0%); Memory(MB): used = 2620, reserved = 2620, peak = 2620;

PHY-1001 : Stage 1.2 | Optimize Design
OPT-1001 : Stage 1.2.1 | Simplify Lut
OPT-1001 : End Stage 1.2.1 | Simplify Lut; Time: 0.146745s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (106.5%); Memory(MB): used = 2620, reserved = 2620, peak = 2620;

OPT-1001 : Stage 1.2.2 | Sweep
OPT-1001 : End Stage 1.2.2 | Sweep; Time: 0.061326s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.9%); Memory(MB): used = 2620, reserved = 2620, peak = 2620;

OPT-1001 : Stage 1.2.3 | Merge Lut
OPT-1001 : Start remap optimization ...
RUN-1001 :   Added 0 lut1 for undup drivers
OPT-1001 : skip lut merge since lut number 17218 is similar to or less than reg number 36975
OPT-1001 : End Stage 1.2.3 | Merge Lut; Time: 0.509994s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (98.0%); Memory(MB): used = 2620, reserved = 2620, peak = 2620;

OPT-1001 : Stage 1.2.4 | Synthesize High-fanout Net
OPT-1001 : Start high-fanout net optimization in pre-place flow with medium effort ...
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |         0          
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |      0      |         0          
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  0.001395s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 2620, reserved = 2620, peak = 2620.
OPT-1001 : End Stage 1.2.4 | Synthesize High-fanout Net; Time: 0.007138s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 2620, reserved = 2620, peak = 2620;

OPT-1001 : End physical optimization;  0.727546s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (98.8%)

PHY-1001 : End Stage 1.2 | Optimize Design; Time: 0.729235s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (98.6%); Memory(MB): used = 2620, reserved = 2620, peak = 2620;

PHY-1001 : Stage 1.3 | Initialize Clock
PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  16.473899s wall, 16.281250s user + 0.046875s system = 16.328125s CPU (99.1%)

RUN-1004 : used memory is 2947 MB, reserved memory is 2945 MB, peak memory is 2947 MB
PHY-5060 CRITICAL-WARNING: Clock net candidate S_hs_rx_clk_syn_5 has mixed fanouts of 19744 clock pins; 1 data/ctrl pins. Please check connection of the net in design.
PHY-5060 CRITICAL-WARNING: Clock net candidate u_imx_415_inst/uii2c_inst/scl_clk has mixed fanouts of 1 clock pins; 2 data/ctrl pins. Please check connection of the net in design.
PHY-1001 : Populate physical database on model system_top.
RUN-1001 : There are total 60060 instances
RUN-0007 : 17218 luts, 36975 seqs, 896 mslices, 4439 lslices, 87 pads(hr:6 hp:81), 124 brams, 74 dsps
RUN-1001 : There are total 83182 nets
RUN-1001 : 60785 nets have 2 pins
RUN-1001 : 17680 nets have [3 - 5] pins
RUN-1001 : 3475 nets have [6 - 10] pins
RUN-1001 : 735 nets have [11 - 20] pins
RUN-1001 : 433 nets have [21 - 99] pins
RUN-1001 : 74 nets have 100+ pins
PHY-1001 : Start to check user instance location assignments; please refer to ADC constraint.
PHY-1001 : End Stage 1.3 | Initialize Clock; Time: 21.507560s wall, 21.234375s user + 0.093750s system = 21.328125s CPU (99.2%); Memory(MB): used = 2947, reserved = 2945, peak = 2947;

PHY-1001 : End Stage 1 | Initialize Design; Time: 23.733227s wall, 23.406250s user + 0.125000s system = 23.531250s CPU (99.1%); Memory(MB): used = 2947, reserved = 2945, peak = 2947;

PHY-1001 : Stage 2 | Global Placement
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : -------------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : -------------------------------------
RUN-1001 :   No   |  No   |  No   |    16467    
RUN-1001 :   No   |  No   |  Yes  |    5673     
RUN-1001 :   No   |  Yes  |  No   |     222     
RUN-1001 :   Yes  |  No   |  No   |    1633     
RUN-1001 :   Yes  |  No   |  Yes  |    12683    
RUN-1001 :   Yes  |  Yes  |  No   |    1273     
RUN-1001 : -------------------------------------
RUN-1001 : Control Group Statistic
RUN-1001 : -----------------------------
RUN-1001 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-1001 : -----------------------------
RUN-1001 :    10   |  200  |     44     
RUN-1001 : -----------------------------
RUN-0007 : Control Set = 251
PHY-1001 : Stage 2.1 | Place Fixed Instances
PHY-1001 : Processing 8 clock pins of DDR instance u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x113y40z0.
PHY-1001 :   Placement of ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3; location = x113y59z1.
PHY-1001 :   Placement of ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2; location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x113y0z0.
PHY-1001 :   Placement of ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5; location = x113y19z1.
PHY-1001 :   Placement of ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4; location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 : DDR MLCLK topology u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0.
PHY-1001 :   Driver: PH1_PHY_PLL u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1], user location :X113Y79Z0.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0, sectorID = 1.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0, sectorID = 0.
PHY-1001 : Placement of MLCLK instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0; location = x113y59z0,  sectorID = 1.
PHY-1001 : DDR MLCLK topology u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1.
PHY-1001 :   Driver: PH1_PHY_PLL u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2], user location :X113Y79Z0.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1, sectorID = 1.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1, sectorID = 0.
PHY-1001 : Placement of MLCLK instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1; location = x113y59z1,  sectorID = 1.
PHY-5016 WARNING: PLL clkc is driving an IO without location.
PHY-5016 WARNING: PLL clkc is driving an IO without location.
PHY-5016 WARNING: PLL clkc is not driving a clock-capable IO.
PHY-1001 : Internal bound Intnl_53_40_61_40 is being created by clock u_ddr_phy/dfi_clk through SCLK.
PHY-1001 : End Stage 2.1 | Place Fixed Instances; Time: 0.245157s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.0%); Memory(MB): used = 2948, reserved = 2945, peak = 2948;

PHY-1001 : Stage 2.2 | Pre-Place DRC Check
PHY-1001 : Stage 2.2.1 | Bound Check
PHY-1001 : Check Pass.
PHY-1001 : End Stage 2.2.1 | Bound Check; Time: 0.019389s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.6%); Memory(MB): used = 2948, reserved = 2945, peak = 2948;

PHY-1001 : Stage 2.2.2 | Force Route Constraint Check
PHY-1001 : Check Pass.
PHY-1001 : End Stage 2.2.2 | Force Route Constraint Check; Time: 0.014044s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.3%); Memory(MB): used = 2948, reserved = 2945, peak = 2948;

PHY-1001 : End Stage 2.2 | Pre-Place DRC Check; Time: 0.033931s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.1%); Memory(MB): used = 2948, reserved = 2945, peak = 2948;

PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : -------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                                     Clock GCLK                                      |  Location   
RUN-1001 : -------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |                            S_hs_rx_clk_created_gclkinst                             |  x51y99z3   
RUN-1001 :     2    |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk                |  x51y99z1   
RUN-1001 :     3    |                              cwc_jtck_created_gclkinst                              |  x51y99z20  
RUN-1001 :     4    |                                    u_pll/bufg_c0                                    |  x51y99z16  
RUN-1001 :     5    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst  |  x51y99z2   
RUN-1001 :     6    |                                    u_pll/bufg_c3                                    |  x51y99z17  
RUN-1001 :     7    |                                    u_pll/bufg_c1                                    |  x51y99z18  
RUN-1001 :     8    |                 u_imx_415_inst/uii2c_inst/scl_clk_created_gclkinst                  |  x51y99z4   
RUN-1001 :     9    |            u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst             |  x51y99z19  
RUN-1001 :    10    |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback            |  x51y99z0   
RUN-1001 : -------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                        Leading Net                        |  CLK/DATA/IO/PLL Sink(s)  |                       Following Net                       |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |                        S_hs_rx_clk                        |          1/0/0/0          |                     S_hs_rx_clk_syn_5                     |        19744/0/1/0        
RUN-1001 :     2    |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |          2/0/0/0          |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |        8187/0/0/0         
RUN-1001 :     3    |                         cwc_jtck                          |          1/0/0/0          |                      cwc_jtck_syn_1                       |        5712/0/0/0         
RUN-1001 :     4    |                      u_pll/clk0_buf                       |          1/0/0/0          |                   u_hdmi_tx/I_pixel_clk                   |        1028/0/0/0         
RUN-1001 :     5    | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system...  |          1/0/0/0          | u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system...  |        1028/0/0/0         
RUN-1001 :     6    |                      u_pll/clk3_buf                       |          1/0/0/0          |                      u_ae_set/I_clk                       |         159/0/0/0         
RUN-1001 :     7    |                      u_pll/clk1_buf                       |          1/0/0/0          | u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_seri...  |         54/0/0/0          
RUN-1001 :     8    |             u_imx_415_inst/uii2c_inst/scl_clk             |          1/2/0/0          |          u_imx_415_inst/uii2c_inst/scl_clk_syn_9          |         24/0/0/0          
RUN-1001 :     9    |        u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk        |          1/0/0/0          |     u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1     |         12/0/0/0          
RUN-1001 :    10    | u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_...  |          1/0/0/0          |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |          2/0/0/0          
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Stage 2.3 | Global Placement Step 1
PHY-3001 : Target density is 60%
PHY-1001 : Stage 2.3.1 | Update Timing
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  17.004971s wall, 16.828125s user + 0.093750s system = 16.921875s CPU (99.5%)

RUN-1004 : used memory is 3115 MB, reserved memory is 3112 MB, peak memory is 3115 MB
PHY-1001 : SWNS: -7762, STNS: -432638, FEP: 405
PHY-1001 : End Stage 2.3.1 | Update Timing; Time: 21.807535s wall, 21.562500s user + 0.093750s system = 21.656250s CPU (99.3%); Memory(MB): used = 3115, reserved = 3112, peak = 3115;

PHY-0007 : Cell area utilization is 20%
RUN-1001 : Huge Net Statistic
RUN-1001 : -------------------------------------------------------------------------------------------------------
RUN-1001 :   Fanout  |  Slack  |                                       Net                                        
RUN-1001 : -------------------------------------------------------------------------------------------------------
RUN-1001 :    5716   |   Inf   |                          debug_hub_top/U_0_register/rst                          
RUN-1001 :    4931   |   Inf   |                            u_isp_top/u_gamma/I_rst_n                             
RUN-1001 :    3178   |  4322   |                                 cwc_slave_0_rst                                  
RUN-1001 :    2005   |   875   |                  u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst                   
RUN-1001 :    1760   |   Inf   |  u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_ctl_rst_n[1]  
RUN-1001 :    1579   |   Inf   |                    debug_hub_top/U_0_register/ctrl_shift_b_n                     
RUN-1001 :    1574   |  3606   |             debug_hub_top/U_0_handshake_sync_ctrl/req_sync_pos_bclk              
RUN-1001 :    1573   |   Inf   |                      debug_hub_top/U_0_register/ip_ctrl_b_n                      
RUN-1001 :    1573   |   Inf   |               debug_hub_top/U_0_handshake_sync_ctrl/req_pulse_aclk               
RUN-1001 :    1573   |  4395   |                       debug_hub_top/slave_0_ctrl_sync_vld                        
RUN-1001 : -------------------------------------------------------------------------------------------------------
PHY-3001 : Clustering ...
PHY-3001 : End clustering;  0.340462s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (160.6%)

PHY-3001 : Target density is 60%
PHY-1001 : Stage 2.3.2 | GP Iteration
PHY-1001 : End Stage 2.3.2 | GP Iteration; Time: 4.316848s wall, 27.156250s user + 2.062500s system = 29.218750s CPU (676.9%); Memory(MB): used = 3115, reserved = 3112, peak = 3115;

PHY-3001 : Target density is 60%
PHY-1001 : Stage 2.3.3 | GP Iteration
PHY-1001 : End Stage 2.3.3 | GP Iteration; Time: 3.659394s wall, 25.031250s user + 0.968750s system = 26.000000s CPU (710.5%); Memory(MB): used = 3115, reserved = 3112, peak = 3115;

PHY-3001 : Multithread accelerating rate: 6.63
TMR-2502 : Net delay update with mode: Placed
PHY-3001 : No need to merge 9x9 Dsps.
PHY-1001 : Populate physical database on model system_top.
PHY-1001 : End Stage 2.3 | Global Placement Step 1; Time: 36.057368s wall, 80.234375s user + 3.234375s system = 83.468750s CPU (231.5%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-1001 : Stage 2.4 | RAM/DSP Legalization and Detailed Placement
PHY-1001 : Stage 2.4.1 | Legalization
PHY-3001 : Before Legalized: Len = 4.66344e+06
PHY-3001 : After Legalized: Len = 4.79678e+06, Over = 298.094
PHY-1001 : End Stage 2.4.1 | Legalization; Time: 5.281153s wall, 5.203125s user + 0.031250s system = 5.234375s CPU (99.1%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-1001 : Stage 2.4.2 | Detailed Placement
PHY-1001 : Stage 2.4.2.1 | Simulated Annealing Based DP
PHY-0007 : Initial: WL Cost = 445597, TD Cost = 2.06678e+06, SWNS = -2431, STNS = -105691, Nums per T = 1900, Range Limit = 5x5
PHY-0007 : Finally: WL Cost = 439633, TD Cost = 2.0586e+06, WL Ratio = 0.986615, TD Ratio = 0.996045, SWNS = -2431, STNS = -105691
RUN-1001 : Print Detailed placement's Summary information
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :             |  Total  |  Accept  |  Reject by overFlow  |  Reject by worseCost  |  Failed by noTarget  |  Failed by gridCheck  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   RAM/DSPs  |  13300  |   361    |          0           |         12929         |          10          |           0           
RUN-1001 :    Macros   |  4619   |   114    |          0           |         4495          |          10          |           0           
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : End Stage 2.4.2.1 | Simulated Annealing Based DP; Time: 7.989776s wall, 10.437500s user + 0.031250s system = 10.468750s CPU (131.0%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-3001 : End Detailed Place; 
PHY-1001 : End Stage 2.4.2 | Detailed Placement; Time: 8.454334s wall, 10.906250s user + 0.031250s system = 10.937500s CPU (129.4%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-1001 : End Stage 2.4 | RAM/DSP Legalization and Detailed Placement; Time: 13.737540s wall, 16.109375s user + 0.062500s system = 16.171875s CPU (117.7%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-1001 : Stage 2.5 | Global Placement Step 2
PHY-3001 : Target density is 60%
PHY-1001 : Stage 2.5.1 | Update Timing
PHY-1001 : SWNS: -2431, STNS: -105691, FEP: 96
PHY-1001 : End Stage 2.5.1 | Update Timing; Time: 0.379163s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (103.0%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-1001 : Stage 2.5.2 | Refresh Congestion
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25012.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4.96502e+06, over cnt = 5281(1%), over = 37586, worst = 194
PHY-1001 : End global iterations;  1.716570s wall, 5.796875s user + 0.015625s system = 5.812500s CPU (338.6%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 231.71(S 117.70, N 113.48, E 124.42, W 183.19, I 266.95, O 380.95)
PHY-1001 : top5  = 116.61(S 53.39, N 52.94, E 74.21, W 71.52, I 100.21, O 151.51)
PHY-1001 : top10 = 83.10(S 33.82, N 34.04, E 53.07, W 44.29, I 54.87, O 84.08)
PHY-1001 : top15 = 65.75(S 24.43, N 24.61, E 40.75, W 31.75, I 37.22, O 56.80)
PHY-1001 : End Stage 2.5.2 | Refresh Congestion; Time: 4.658584s wall, 8.921875s user + 0.015625s system = 8.937500s CPU (191.9%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-1001 : Stage 2.5.3 | GP Iteration
PHY-1001 : End Stage 2.5.3 | GP Iteration; Time: 8.534155s wall, 64.671875s user + 0.578125s system = 65.250000s CPU (764.6%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-3001 : Multithread accelerating rate: 7.61
PHY-1001 : End Stage 2.5 | Global Placement Step 2; Time: 18.882707s wall, 79.656250s user + 0.593750s system = 80.250000s CPU (425.0%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-1001 : Stage 2.6 | RAM/DSP Detailed Placement
PHY-1001 : Stage 2.6.1 | Detailed Placement
PHY-1001 : Stage 2.6.1.1 | Simulated Annealing Based DP
PHY-0007 : Initial: WL Cost = 411218, TD Cost = 1.8372e+06, SWNS = -2529, STNS = -52956, Nums per T = 1900, Range Limit = 5x5
PHY-0007 : Finally: WL Cost = 410911, TD Cost = 1.8367e+06, WL Ratio = 0.999253, TD Ratio = 0.99973, SWNS = -2529, STNS = -52956
RUN-1001 : Print Detailed placement's Summary information
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :             |  Total  |  Accept  |  Reject by overFlow  |  Reject by worseCost  |  Failed by noTarget  |  Failed by gridCheck  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   RAM/DSPs  |  7600   |    40    |          0           |         7557          |          3           |           0           
RUN-1001 :    Macros   |  2609   |    15    |          0           |         2591          |          3           |           0           
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : End Stage 2.6.1.1 | Simulated Annealing Based DP; Time: 5.404225s wall, 6.046875s user + 0.015625s system = 6.062500s CPU (112.2%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-3001 : End Detailed Place; 
PHY-1001 : End Stage 2.6.1 | Detailed Placement; Time: 5.879490s wall, 6.515625s user + 0.015625s system = 6.531250s CPU (111.1%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-1001 : Stage 2.6.2 | Spreading
OPT-1001 : Total overflow 1303.12 peak overflow 14.28
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter 1, total overflow: 0
PHY-3001 : tot_capacity: 96, usage_cnt: 30, movable_cnt: 83
PHY-3001 : End spreading;  0.342572s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (364.9%)

PHY-1001 : End Stage 2.6.2 | Spreading; Time: 0.342769s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (364.7%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-1001 : End Stage 2.6 | RAM/DSP Detailed Placement; Time: 6.742604s wall, 8.281250s user + 0.015625s system = 8.296875s CPU (123.1%); Memory(MB): used = 3116, reserved = 3112, peak = 3116;

PHY-1001 : Stage 2.7 | Optimize Design
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 1303.12 peak overflow 14.28
OPT-1001 : Stage 2.7.1 | Synthesize High-fanout Net
OPT-1001 : Start high-fanout net optimization in pre-pack flow with medium effort ...
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  4.343596s wall, 4.312500s user + 0.000000s system = 4.312500s CPU (99.3%)

OPT-1001 : Start: SWNS -2529 STNS -52956 NUM_FEPS 77
OPT-1001 : Total overflow 1303.12 peak overflow 14.28
PHY-1001 : Populate physical database on model system_top.
OPT-1001 : 57 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model system_top.
PHY-1001 : Processing 8 clock pins of DDR instance u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x113y40z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x113y0z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-3001 : Target density is 60%
PHY-3001 : Target density is 60%
PHY-1001 : Stage 2.7.1.1 | Update Timing
PHY-1001 : SWNS: -2529, STNS: -52956, FEP: 77
PHY-1001 : End Stage 2.7.1.1 | Update Timing; Time: 0.450376s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (97.1%); Memory(MB): used = 3117, reserved = 3112, peak = 3117;

PHY-1001 : Stage 2.7.1.2 | Refresh Congestion
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 448/49298.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4.71058e+06, over cnt = 6881(1%), over = 34978, worst = 71
PHY-1001 : End global iterations;  5.385816s wall, 16.000000s user + 0.203125s system = 16.203125s CPU (300.8%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 153.88(S 89.39, N 98.79, E 109.95, W 122.65, I 125.73, O 146.52)
PHY-1001 : top5  = 97.93(S 49.33, N 56.20, E 71.32, W 68.27, I 62.43, O 81.50)
PHY-1001 : top10 = 77.65(S 34.70, N 40.29, E 55.25, W 47.71, I 42.34, O 59.05)
PHY-1001 : top15 = 65.81(S 27.03, N 31.74, E 45.44, W 36.64, I 32.30, O 47.09)
PHY-1001 : End Stage 2.7.1.2 | Refresh Congestion; Time: 6.410757s wall, 17.203125s user + 0.234375s system = 17.437500s CPU (272.0%); Memory(MB): used = 3117, reserved = 3112, peak = 3117;

PHY-1001 : Stage 2.7.1.3 | GP Iteration
PHY-1001 : End Stage 2.7.1.3 | GP Iteration; Time: 6.013547s wall, 46.609375s user + 0.359375s system = 46.968750s CPU (781.0%); Memory(MB): used = 3117, reserved = 3112, peak = 3117;

PHY-3001 : Multithread accelerating rate: 7.70
OPT-1001 : Total overflow 1302.81 peak overflow 12.88
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter 1, total overflow: 0
PHY-3001 : tot_capacity: 96, usage_cnt: 30, movable_cnt: 84
PHY-3001 : End spreading;  0.395489s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (367.4%)

PHY-3001 : Final: Len = 4.21799e+06, Over = 383.844
PHY-3001 : End incremental placement;  14.292989s wall, 66.843750s user + 0.609375s system = 67.453125s CPU (471.9%)

OPT-1001 : Total overflow 1302.81 peak overflow 12.88
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :         REG        |     39      |        208         
RUN-1001 :        LUT6        |      6      |         31         
RUN-1001 :        LUT5        |      1      |         2          
RUN-1001 :        LUT4        |      1      |         4          
RUN-1001 :        LUT3        |      1      |         7          
RUN-1001 :        LUT2        |      9      |         31         
RUN-1001 :        TOTAL       |     57      |        283         
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  22.718707s wall, 77.015625s user + 0.625000s system = 77.640625s CPU (341.7%)

OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  5.327411s wall, 5.250000s user + 0.031250s system = 5.281250s CPU (99.1%)

OPT-1001 : Current memory(MB): used = 3117, reserved = 3112, peak = 3117.
OPT-1001 : End Stage 2.7.1 | Synthesize High-fanout Net; Time: 28.515977s wall, 82.734375s user + 0.656250s system = 83.390625s CPU (292.4%); Memory(MB): used = 3117, reserved = 3112, peak = 3117;

OPT-1001 : Stage 2.7.2 | Global Optimization
OPT-1001 : Start global optimization ...
OPT-0007 : Start: SWNS -2315 STNS -49860 NUM_FEPS 69
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 23477/49325.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4.79925e+06, over cnt = 6614(1%), over = 23138, worst = 52
PHY-1002 : len = 5.09549e+06, over cnt = 5299(1%), over = 13771, worst = 41
PHY-1002 : len = 5.29966e+06, over cnt = 2780(0%), over = 7137, worst = 33
PHY-1002 : len = 5.46397e+06, over cnt = 706(0%), over = 1506, worst = 17
PHY-1002 : len = 5.48469e+06, over cnt = 246(0%), over = 329, worst = 12
PHY-1001 : End global iterations;  9.146622s wall, 17.390625s user + 0.109375s system = 17.500000s CPU (191.3%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 83.86(S 66.40, N 64.20, E 78.54, W 76.21, I 126.22, O 146.04)
PHY-1001 : top5  = 66.82(S 47.19, N 47.30, E 58.71, W 53.03, I 62.93, O 82.23)
PHY-1001 : top10 = 57.62(S 36.83, N 38.21, E 48.09, W 41.42, I 42.70, O 59.60)
PHY-1001 : top15 = 51.23(S 30.61, N 32.32, E 41.17, W 34.51, I 32.50, O 47.41)
OPT-1001 : End congestion update;  10.581554s wall, 18.828125s user + 0.109375s system = 18.937500s CPU (179.0%)

OPT-0007 : Iter 1: improved SWNS -2280 STNS -45675 NUM_FEPS 22 with 185 cells processed and 12091 slack improved
OPT-0007 : Iter 2: improved SWNS -2175 STNS -43431 NUM_FEPS 22 with 99 cells processed and 4007 slack improved
OPT-0007 : Iter 3: improved SWNS -2175 STNS -43431 NUM_FEPS 22 with 43 cells processed and 2159 slack improved
OPT-0007 : Iter 4: improved SWNS -2175 STNS -43431 NUM_FEPS 22 with 9 cells processed and 424 slack improved
OPT-1001 : Overall commit ratio 0.36
OPT-1001 : End global optimization;  11.064887s wall, 19.328125s user + 0.109375s system = 19.437500s CPU (175.7%)

OPT-1001 : Current memory(MB): used = 3117, reserved = 3112, peak = 3117.
OPT-1001 : End Stage 2.7.2 | Global Optimization; Time: 14.743039s wall, 22.953125s user + 0.109375s system = 23.062500s CPU (156.4%); Memory(MB): used = 3117, reserved = 3112, peak = 3117;

OPT-0007 : End flow prepack: SWNS -2175 STNS -43431 NUM_FEPS 22
OPT-1001 : End physical optimization;  43.486821s wall, 107.078125s user + 0.765625s system = 107.843750s CPU (248.0%)

PHY-1001 : End Stage 2.7 | Optimize Design; Time: 43.496479s wall, 107.093750s user + 0.765625s system = 107.859375s CPU (248.0%); Memory(MB): used = 3117, reserved = 3112, peak = 3117;

PHY-1001 : Stage 2.8 | Pack and Legalization
PHY-1001 : Stage 2.8.1 | Direct Legalization
PHY-3001 : Start Direct Legalization ...
PHY-3001 : Get top1 grid util = 0.630634, top1_avg = 0.630634.
PHY-1001 : Populate physical database on model system_top.
PHY-3001 : Target density is 60%
PHY-3001 : Before Legalization for Slice Macros, Len = 4.23744e+06.
RUN-1001 : Legalization top10 inst displacement:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |  Bounded  |  Height  |         Location         |  Disp. (slots)  |  Disp. (grids)  |                                       Name                                       
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     N     |    6     |  x22y99z6 to x18y100z0   |       34        |        5        |             face_recognition_inst/image_skin_select_inst/lt58_syn_54             
RUN-1001 :     2    |     N     |    6     |   x22y99z6 to x25y98z4   |       34        |        4        |             face_recognition_inst/image_skin_select_inst/lt79_syn_54             
RUN-1001 :     3    |     N     |    6     |   x22y99z6 to x26y99z4   |       34        |        4        |             face_recognition_inst/image_skin_select_inst/lt55_syn_54             
RUN-1001 :     4    |     N     |    6     |  x22y99z7 to x20y102z0   |       33        |        5        |             face_recognition_inst/image_skin_select_inst/lt51_syn_54             
RUN-1001 :     5    |     N     |    6     |  x22y100z1 to x19y101z0  |       31        |        4        |             face_recognition_inst/image_skin_select_inst/lt44_syn_54             
RUN-1001 :     6    |     N     |    6     |  x22y100z1 to x24y102z0  |       31        |        4        |             face_recognition_inst/image_skin_select_inst/lt37_syn_54             
RUN-1001 :     7    |     N     |    8     |  x106y22z6 to x108y21z0  |       30        |        3        |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ramCtrl/ramread0_syn_845  
RUN-1001 :     8    |     N     |    8     |  x106y22z6 to x104y21z0  |       30        |        3        |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ramCtrl/ramread0_syn_685  
RUN-1001 :     9    |     N     |    6     |   x22y99z4 to x20y98z0   |       28        |        3        |             face_recognition_inst/image_skin_select_inst/lt63_syn_54             
RUN-1001 :    10    |     N     |    6     |  x22y100z1 to x25y100z4  |       27        |        3        |             face_recognition_inst/image_skin_select_inst/lt41_syn_54             
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : After Legalization for Slice Macros, Len = 4.32166e+06.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 44231/49276.
RUN-1002 : start command "update_timing -mode MANHATTAN"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 2.0000 -phase 17 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 8.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -divide_by 2.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 5.5000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[1]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 27.5000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[2]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 2.7500 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[3]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -divide_by 1.0364 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[3]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
5.000000
7.272000
6.000000
5.000000
RUN-1003 : finish command "start_timer" in  25.932602s wall, 25.687500s user + 0.062500s system = 25.750000s CPU (99.3%)

RUN-1004 : used memory is 3559 MB, reserved memory is 3561 MB, peak memory is 3559 MB
RUN-1003 : finish command "update_timing -mode MANHATTAN" in  31.378179s wall, 31.109375s user + 0.062500s system = 31.171875s CPU (99.3%)

RUN-1004 : used memory is 3559 MB, reserved memory is 3561 MB, peak memory is 3559 MB
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5.51854e+06, over cnt = 1561(0%), over = 3193, worst = 12
PHY-1002 : len = 5.55174e+06, over cnt = 1176(0%), over = 1840, worst = 12
PHY-1002 : len = 5.58274e+06, over cnt = 572(0%), over = 802, worst = 6
PHY-1002 : len = 5.60208e+06, over cnt = 336(0%), over = 444, worst = 6
PHY-1002 : len = 5.60936e+06, over cnt = 182(0%), over = 237, worst = 6
PHY-1001 : End global iterations;  2.799995s wall, 4.500000s user + 0.015625s system = 4.515625s CPU (161.3%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 83.27(S 66.25, N 63.03, E 78.83, W 76.05, I 115.68, O 141.90)
PHY-1001 : top5  = 66.94(S 47.66, N 46.92, E 58.81, W 53.71, I 61.92, O 82.14)
PHY-1001 : top10 = 57.80(S 37.32, N 38.09, E 48.57, W 42.33, I 42.15, O 59.59)
PHY-1001 : top15 = 51.58(S 31.04, N 32.35, E 41.69, W 35.41, I 32.24, O 47.45)
PHY-3001 : Total Iter 198, legal = 53681 / 53717 (99.93%), avg_move = 31.36, max_move = 317.
PHY-3001 : Post-LG, Legalize 36 illegal instances, avg_move = 208.39, max_move = 302.
PHY-1001 : Populate physical database on model system_top.
PHY-3001 : End Direct Legalization;  118.876990s wall, 788.828125s user + 3.390625s system = 792.218750s CPU (666.4%)

RUN-1001 : Summary of LUT-FF Pairs
RUN-1001 : -----------------------------------------------------------------
RUN-1001 :   Num of Fanout Seqs  |   1x    |  2x   |  3~5  |  6~10  |  >10  
RUN-1001 : -----------------------------------------------------------------
RUN-1001 :         Total         |  11115  |  175  |  161  |   5    |  29   
RUN-1001 :          Grid         |  11094  |  175  |  148  |   5    |  29   
RUN-1001 :          Bank         |  10916  |  175  |  141  |   5    |  29   
RUN-1001 :         Paired        |  10896  |  175  |  141  |   5    |  29   
RUN-1001 : -----------------------------------------------------------------
RUN-1001 : Summary of LUT Pairs
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------
RUN-1001 :            |           |           |           |           |           |  O5 + O6  |  Only O5  |  Only O6  |  Total  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------
RUN-1001 :   5 Share  |  4 Share  |  3 Share  |  2 Share  |  1 Share  |  0 Share  |           |           |           |         
RUN-1001 :     128    |    606    |    348    |   1010    |   2698    |   4356    |   9146    |   4367    |   3417    |  16930  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------
PHY-1001 : End Stage 2.8.1 | Direct Legalization; Time: 119.050937s wall, 789.000000s user + 3.390625s system = 792.390625s CPU (665.6%); Memory(MB): used = 3559, reserved = 3560, peak = 3560;

PHY-3001 : Target density is 60%
PHY-3001 : After Direct Legalization, Len = 4.87691e+06.
PHY-1001 : End Stage 2.8 | Pack and Legalization; Time: 119.656095s wall, 789.593750s user + 3.390625s system = 792.984375s CPU (662.7%); Memory(MB): used = 3559, reserved = 3560, peak = 3560;

RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  21.726087s wall, 21.562500s user + 0.062500s system = 21.625000s CPU (99.5%)

RUN-1004 : used memory is 3691 MB, reserved memory is 3692 MB, peak memory is 3691 MB
PHY-1001 : End Stage 2 | Global Placement; Time: 266.389753s wall, 1108.562500s user + 8.156250s system = 1116.718750s CPU (419.2%); Memory(MB): used = 3691, reserved = 3692, peak = 3691;

PHY-1001 : Stage 3 | Detailed Placement
PHY-1001 : Stage 3.1 | SLICE Detailed Placement
PHY-1001 : Stage 3.1.1 | Spreading
PHY-3001 : Design contains 289 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter 1, total overflow: 0
PHY-3001 : tot_capacity: 84, usage_cnt: 29, movable_cnt: 69
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 57 x 10 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 0, max displace: 0.
PHY-3001 : End spreading;  1.041190s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (99.0%)

PHY-1001 : End Stage 3.1.1 | Spreading; Time: 1.041412s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (99.0%); Memory(MB): used = 3691, reserved = 3692, peak = 3691;

PHY-1001 : Stage 3.1.2 | Simulated Annealing Based DP
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4145/38078.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5.40499e+06, over cnt = 3412(0%), over = 6655, worst = 9
PHY-1002 : len = 5.49274e+06, over cnt = 2230(0%), over = 3543, worst = 9
PHY-1002 : len = 5.54798e+06, over cnt = 776(0%), over = 1163, worst = 9
PHY-1002 : len = 5.5812e+06, over cnt = 273(0%), over = 404, worst = 9
PHY-1002 : len = 5.58608e+06, over cnt = 122(0%), over = 159, worst = 4
PHY-1001 : End global iterations;  11.577837s wall, 14.296875s user + 0.062500s system = 14.359375s CPU (124.0%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 77.55(S 56.55, N 52.64, E 73.23, W 68.39, I 58.78, O 66.28)
PHY-1001 : top5  = 59.46(S 41.98, N 39.53, E 51.75, W 47.40, I 40.67, O 52.38)
PHY-1001 : top10 = 50.96(S 33.05, N 32.12, E 42.22, W 37.12, I 31.37, O 44.28)
PHY-1001 : top15 = 45.41(S 27.47, N 27.29, E 36.36, W 31.00, I 25.86, O 38.40)
PHY-0007 : Initial: WL Cost = 417389, TD Cost = 2.34016e+06, SWNS = -2907, STNS = -63827, Nums per T = 238330, Range Limit = 5x5
PHY-0007 : Finally: WL Cost = 385705, TD Cost = 1.25668e+06, WL Ratio = 0.924089, TD Ratio = 0.537007, SWNS = -2444, STNS = -45887
RUN-1001 : Print Detailed placement's Summary information
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :           |   Total   |  Accept  |  Reject by overFlow  |  Reject by worseCost  |  Failed by noTarget  |  Failed by gridCheck  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Slices  |  2383300  |  44480   |        12022         |        2259432        |         1079         |         66287         
RUN-1001 :   Macros  |   40465   |   363    |         214          |         39350         |         404          |          134          
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : End Stage 3.1.2 | Simulated Annealing Based DP; Time: 78.594506s wall, 82.750000s user + 0.296875s system = 83.046875s CPU (105.7%); Memory(MB): used = 3691, reserved = 3692, peak = 3691;

PHY-3001 : End Detailed Place; 
PHY-3001 : Final: Len = 4.45361e+06, Over = 0
PHY-1001 : End Stage 3.1 | SLICE Detailed Placement; Time: 80.788327s wall, 85.140625s user + 0.312500s system = 85.453125s CPU (105.8%); Memory(MB): used = 3691, reserved = 3692, peak = 3691;

PHY-3001 : End Detailed Place; 
PHY-1001 : Stage 3.2 | Optimize Design
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Stage 3.2.1 | Physical Optimization
OPT-1001 : Start high-fanout net optimization in optimize equivalent flow with medium effort ...
OPT-1001 : Clean unloaded insts before merging registers
PHY-1001 : Populate physical database on model system_top.
PHY-1001 : Populate physical database on model system_top.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End optimize duplicated nets. Total 101 instances are merged and 1771 sinks are reconnected,  5.866503s wall, 6.156250s user + 0.015625s system = 6.171875s CPU (105.2%)

OPT-1001 : End high-fanout net optimization;  5.871004s wall, 6.156250s user + 0.015625s system = 6.171875s CPU (105.1%)

OPT-1001 : Update timing in Manhattan mode
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  19.097800s wall, 18.859375s user + 0.062500s system = 18.921875s CPU (99.1%)

RUN-1004 : used memory is 3812 MB, reserved memory is 3812 MB, peak memory is 3812 MB
OPT-1001 : End timing update;  24.792001s wall, 24.515625s user + 0.093750s system = 24.609375s CPU (99.3%)

OPT-1001 : Current memory(MB): used = 3812, reserved = 3812, peak = 3812.
OPT-1001 : End Stage 3.2.1 | Physical Optimization; Time: 31.173577s wall, 31.171875s user + 0.109375s system = 31.281250s CPU (100.3%); Memory(MB): used = 3812, reserved = 3812, peak = 3812;

OPT-1001 : Stage 3.2.2 | Synthesize High-fanout Net
OPT-1001 : Start high-fanout net optimization in post-pack flow with medium effort ...
OPT-1001 : Start: SWNS -2444 STNS -45887 NUM_FEPS 25
OPT-1001 : Total overflow 0.00 peak overflow 0.00
PHY-1001 : Populate physical database on model system_top.
OPT-1001 : 21 high-fanout net processed.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |     21      |         72         
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |     21      |         72         
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  6.890804s wall, 7.515625s user + 0.000000s system = 7.515625s CPU (109.1%)

OPT-1001 : Current memory(MB): used = 3812, reserved = 3812, peak = 3812.
OPT-1001 : End Stage 3.2.2 | Synthesize High-fanout Net; Time: 7.489207s wall, 8.125000s user + 0.000000s system = 8.125000s CPU (108.5%); Memory(MB): used = 3812, reserved = 3812, peak = 3812;

OPT-1001 : Stage 3.2.3 | Optimize Path
OPT-1001 : Start unpack path based optimization ...
OPT-0007 : Start: SWNS -2444 STNS -46074 NUM_FEPS 26 with mode 2
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13183/40417.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5.07736e+06, over cnt = 3669(0%), over = 6976, worst = 9
PHY-1002 : len = 5.16653e+06, over cnt = 2476(0%), over = 4038, worst = 9
PHY-1002 : len = 5.21307e+06, over cnt = 1037(0%), over = 1607, worst = 8
PHY-1002 : len = 5.24763e+06, over cnt = 354(0%), over = 567, worst = 7
PHY-1002 : len = 5.25654e+06, over cnt = 37(0%), over = 55, worst = 4
PHY-1001 : End global iterations;  7.303880s wall, 11.906250s user + 0.046875s system = 11.953125s CPU (163.7%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 73.30(S 57.88, N 51.73, E 69.55, W 64.49, I 58.07, O 63.43)
PHY-1001 : top5  = 57.79(S 43.35, N 39.27, E 50.04, W 45.32, I 40.14, O 49.63)
PHY-1001 : top10 = 49.97(S 33.76, N 32.31, E 41.07, W 35.78, I 31.20, O 42.49)
PHY-1001 : top15 = 44.74(S 27.97, N 27.57, E 35.47, W 29.98, I 25.76, O 37.31)
OPT-1001 : End congestion update;  8.982428s wall, 13.703125s user + 0.046875s system = 13.750000s CPU (153.1%)

OPT-0007 : Iter 1: improved SWNS -2205 STNS -43847 NUM_FEPS 26 with 23(4819) cells and 2019(2800) paths processed with 3393 slack improved, crit_thod: 407 ratio: 0.94(32/34) rt: 1.9s
OPT-0007 : Iter 2: improved SWNS -2183 STNS -43589 NUM_FEPS 26 with 8(5546) cells and 2773(2773) paths processed with 512 slack improved, crit_thod: 407 ratio: 0.92(12/13) rt: 1.8s
OPT-0007 : Iter 3: improved SWNS -2183 STNS -43589 NUM_FEPS 26 with 4(5546) cells and 2773(2773) paths processed with 197 slack improved, crit_thod: 407 ratio: 0.71(5/7) rt: 1.6s
OPT-1001 : End path based optimization;  14.442923s wall, 19.125000s user + 0.046875s system = 19.171875s CPU (132.7%)

OPT-1001 : Current memory(MB): used = 3813, reserved = 3812, peak = 3813.
OPT-1001 : End Stage 3.2.3 | Optimize Path; Time: 15.001437s wall, 19.687500s user + 0.046875s system = 19.734375s CPU (131.5%); Memory(MB): used = 3813, reserved = 3812, peak = 3813;

OPT-1001 : Stage 3.2.4 | Optimize Duplicated Nets
OPT-1001 : Start: WNS -2183 TNS -43589 NUM_FEPS 26
OPT-1001 : Clean unloaded insts before merging registers
PHY-1001 : Populate physical database on model system_top.
PHY-1001 : Populate physical database on model system_top.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End optimize duplicated nets. Total 6 instances are merged and 5394 sinks are reconnected,  5.645139s wall, 5.843750s user + 0.031250s system = 5.875000s CPU (104.1%)

OPT-1001 : Update timing in Manhattan mode
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  19.214250s wall, 19.046875s user + 0.015625s system = 19.062500s CPU (99.2%)

RUN-1004 : used memory is 3831 MB, reserved memory is 3830 MB, peak memory is 3832 MB
OPT-1001 : End timing update;  24.800950s wall, 24.609375s user + 0.031250s system = 24.640625s CPU (99.4%)

OPT-1001 : Current memory(MB): used = 3831, reserved = 3830, peak = 3832.
OPT-1001 : End Stage 3.2.4 | Optimize Duplicated Nets; Time: 31.006063s wall, 31.015625s user + 0.062500s system = 31.078125s CPU (100.2%); Memory(MB): used = 3831, reserved = 3830, peak = 3832;

OPT-1001 : Stage 3.2.5 | Swap Pins
OPT-1001 : Start pin optimization...
OPT-1001 : Start: SWNS -2183 STNS -42878 NUM_FEPS 23
OPT-1001 : Successfully optimized 5658 instances
OPT-1001 : Successfully optimized 2411 instances
OPT-1001 : End pin optimization;  9.989001s wall, 9.968750s user + 0.000000s system = 9.968750s CPU (99.8%)

OPT-1001 : Current memory(MB): used = 3831, reserved = 3830, peak = 3832.
OPT-1001 : End Stage 3.2.5 | Swap Pins; Time: 10.496456s wall, 10.484375s user + 0.000000s system = 10.484375s CPU (99.9%); Memory(MB): used = 3831, reserved = 3830, peak = 3832;

OPT-1001 : Stage 3.2.6 | Optimize Beeline
OPT-1001 : Start beeline optimization...
OPT-1001 : Start: SWNS -2183 STNS -42878 NUM_FEPS 23
PHY-1001 : Beeline DP, 2080 out of 9778 (21.27)%; hop = 2824.
PHY-1001 : Beeline DP, 748 out of 8015 (9.33)%; hop = 1058.
PHY-1001 : Beeline DP, 412 out of 7691 (5.36)%; hop = 593.
PHY-1001 : Beeline DP, 338 out of 7608 (4.44)%; hop = 482.
PHY-1001 : Beeline DP, 288 out of 7551 (3.81)%; hop = 412.
PHY-1001 : Beeline optimization intraPLB, 6448 1-hop(39.43%), 6308 2-hop(38.57%), 982 3-hop( 6.01%), 2615 others (15.99%)
PHY-1001 :  50.923684s wall, 50.484375s user + 0.078125s system = 50.562500s CPU (99.3%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 3506, 2-hop 6898, 3-hop 4153, 4-hop 1358, other 3542 
OPT-1001 : End beeline optimization;  53.217774s wall, 52.734375s user + 0.109375s system = 52.843750s CPU (99.3%)

OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  5.966043s wall, 5.953125s user + 0.000000s system = 5.953125s CPU (99.8%)

OPT-1001 : End Stage 3.2.6 | Optimize Beeline; Time: 60.188713s wall, 60.125000s user + 0.140625s system = 60.265625s CPU (100.1%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

OPT-0007 : End flow postpack: SWNS -2145 STNS -41891 NUM_FEPS 25
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 33813/38756.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5.26274e+06, over cnt = 977(0%), over = 1472, worst = 8
PHY-1002 : len = 5.27808e+06, over cnt = 596(0%), over = 780, worst = 5
PHY-1002 : len = 5.29022e+06, over cnt = 274(0%), over = 342, worst = 4
PHY-1002 : len = 5.29435e+06, over cnt = 81(0%), over = 100, worst = 4
PHY-1002 : len = 5.30198e+06, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End global iterations;  2.878542s wall, 3.875000s user + 0.000000s system = 3.875000s CPU (134.6%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 72.74(S 57.74, N 51.23, E 69.31, W 63.72, I 57.89, O 63.17)
PHY-1001 : top5  = 57.47(S 43.18, N 39.21, E 49.96, W 45.07, I 40.00, O 49.64)
PHY-1001 : top10 = 49.75(S 33.78, N 32.33, E 40.98, W 35.77, I 31.13, O 42.50)
PHY-1001 : top15 = 44.57(S 28.07, N 27.69, E 35.40, W 30.08, I 25.74, O 37.25)
RUN-1001 : QoR Analysis:
OPT-0007 :   SWNS -2145 STNS -41891 NUM_FEPS 25
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 72.219298
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2145ps with too many logic level 16 
RUN-1001 :       #2 path slack -2131ps with too many logic level 16 
RUN-1001 :       #3 path slack -2079ps with too many logic level 16 
RUN-1001 :       #4 path slack -2065ps with too many logic level 16 
RUN-1001 :       #5 path slack -2065ps with too many logic level 16 
RUN-1001 :       #6 path slack -2065ps with too many logic level 16 
RUN-1001 :       #7 path slack -2051ps with too many logic level 16 
RUN-1001 :       #8 path slack -2051ps with too many logic level 16 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 79622 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 79622 nets
OPT-1001 : End physical optimization;  160.758963s wall, 167.468750s user + 0.359375s system = 167.828125s CPU (104.4%)

PHY-1001 : End Stage 3.2 | Optimize Design; Time: 160.759597s wall, 167.468750s user + 0.359375s system = 167.828125s CPU (104.4%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : -------------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : -------------------------------------
RUN-1001 :   No   |  No   |  No   |     976     
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    17160    
RUN-1001 :   Yes  |  No   |  Yes  |    18473    
RUN-1001 :   Yes  |  Yes  |  No   |    1516     
RUN-1001 : -------------------------------------
RUN-1001 : Control Group Statistic
RUN-1001 : -----------------------------
RUN-1001 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-1001 : -----------------------------
RUN-1001 :    12   |  919  |     92     
RUN-1001 : -----------------------------
RUN-0007 : Control Set = 1198
PHY-1001 : End Stage 3 | Detailed Placement; Time: 242.143311s wall, 253.187500s user + 0.671875s system = 253.859375s CPU (104.8%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

PHY-1001 : Populate physical database on model system_top.
PHY-1001 : Stage 4 | Optimize Design
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model system_top.
PHY-1001 : Processing 8 clock pins of DDR instance u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x113y40z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x113y59z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x113y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x113y0z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x113y19z1.
PHY-1001 :   Placed ioclk instance u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x113y19z0.
PHY-3001 : Target density is 60%
PHY-3001 : Target density is 60%
PHY-3001 : Initial: Len = 5.04686e+06, Over = 0
PHY-1001 : Stage 4.1 | Spreading
PHY-3001 : Design contains 281 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter 1, total overflow: 0
PHY-3001 : tot_capacity: 84, usage_cnt: 29, movable_cnt: 70
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 57 x 10 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 0, max displace: 0.
PHY-3001 : End spreading;  1.038438s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (99.3%)

PHY-1001 : End Stage 4.1 | Spreading; Time: 1.038619s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (99.3%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

PHY-3001 : Final: Len = 5.04686e+06, Over = 0
PHY-3001 : End incremental legalization;  2.021225s wall, 2.000000s user + 0.015625s system = 2.015625s CPU (99.7%)

RUN-1002 : start command "report_qor -step place -file place.qor"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  18.101531s wall, 17.968750s user + 0.046875s system = 18.015625s CPU (99.5%)

RUN-1004 : used memory is 3831 MB, reserved memory is 3830 MB, peak memory is 3832 MB
RUN-1001 : Generating global routing grids ...
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        -2145                |
|     Setup TNS             |       -41891                |
|     Num of violated S-EP  |           25                |
|     FMAX                  |   122.775MHz                |
|     SWNS path clock period |       6000ps                |
|     Hold WNS              |         -259                |
|     Hold TNS              |       -17159                |
|     Num of violated H-EP  |          237                |
-----------------------------------------------------------
| Routing Resource          |                             |
|     Wire length           |      5036241                |
|     Route Net Num         |        53113                |
|     DontRoute Net Num     |        19680                |
|     RouteSinks Num        |       154894                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |        28807                |
|     slices percentage     |       24.66%                |
|     #RAMs                 |          124                |
|     #DSPs                 |           74                |
|     #DRAMHARDCON          |           51                |
-----------------------------------------------------------
| Congestion                |                             |
|     Top 1% tile util      |           64                |
|     Top 1% tile avg util  |       72.22%                |
|     Over 100% util #tile  |            0                |
|     Max level             |            2                |
|     Window                |  [ 94  40] - [ 96  47]      |
-----------------------------------------------------------
Report place stage QoR done.

RUN-0008 : Do timing check and 1 issue(s) found.
RUN-0008 : Do critical path check and 0 issue(s) found.
RUN-0008 : Do routing resoruce check and 0 issue(s) found.
RUN-0008 : Do clock related check and 1 issue(s) found.
QoR Evaluation
---------------------------------------------------------------------------------------------------------------------------------------------------------------
  ID        |  Priority  |  Description                                                     |  Suggestion
---------------------------------------------------------------------------------------------------------------------------------------------------------------
  QOR-1201  |  HIGH      |  - Place SWNS -2145ps do not have enough margin, smaller than t  |  - Please adjust placement strategy to improve timing.
            |            |    hreshold 2250ps.                                              |      set_param place effort high
            |            |                                                                  |      set_param place opt_timing high
            |            |                                                                  |      set_param place timing_driven_mode on
            |            |                                                                  |      set_param place aggressive_opt 5
            |            |                                                                  |  
  QOR-5001  |  HIGH      |  - Clock net drive both clock and data pins, which may introduc  |  - Please check design to confirm the clock net:
            |            |    e large data path delay or large clock skew, then cause bad   |    S_hs_rx_clk_syn_5
            |            |    timing.                                                       |    u_imx_415_inst/uii2c_inst/scl_clk
            |            |                                                                  |    To separate clock and data sinks, please try following setti
            |            |                                                                  |    ng:
            |            |                                                                  |      set_param place split_data_from_clock on
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Note* (*) means this parameter has been set already.
      (+) means this parameter has been set, suggest to upgrade higher effort level.
Note** plesae resolve priority MUST FIX and HIGH issues firstly
       because these have highly possible to block the timing convergence even stop the flow.
Note*** some suggested settings are not suitable to use together
        take care of using them separately if suggestion mentioned.
RUN-1003 : finish command "report_qor -step place -file place.qor" in  28.199798s wall, 29.703125s user + 0.078125s system = 29.781250s CPU (105.6%)

RUN-1004 : used memory is 3832 MB, reserved memory is 3831 MB, peak memory is 3832 MB
PHY-1001 : End Stage 4 | Optimize Design; Time: 30.285123s wall, 31.765625s user + 0.093750s system = 31.859375s CPU (105.2%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

PHY-1001 : Stage 5 | DRC Check
PHY-1001 : Stage 5.1 | Slice Attributes Check
PHY-1035 : Redundant attributes/nets in slice detected. You can use tcl "check_slice_attr -verbose" to get full message.
PHY-1039 : Found 488 mslices getting no used reg attributes, eg: u_ddr_phy/u_axi_bridge/mc_rd_data[0]_syn_589.
PHY-1039 : Found 488 mslices getting no used ce attributes, eg: u_ddr_phy/u_axi_bridge/mc_rd_data[0]_syn_589.
PHY-1001 : End Stage 5.1 | Slice Attributes Check; Time: 0.151901s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.9%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

PHY-1001 : Stage 5.2 | Clock Bound Check
PHY-1001 : Check pass.
PHY-1001 : End Stage 5.2 | Clock Bound Check; Time: 0.007505s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

PHY-1001 : Stage 5.3 | Force Route Constraint Check
PHY-1001 : Check Pass.
PHY-1001 : End Stage 5.3 | Force Route Constraint Check; Time: 0.007455s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (209.6%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

PHY-1001 : Stage 5.4 | Bound Check
PHY-1001 : Check Pass.
PHY-1001 : End Stage 5.4 | Bound Check; Time: 0.010070s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.2%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

PHY-1001 : Stage 5.5 | Sigmap Check
PHY-1001 : Check pass.
PHY-1001 : End Stage 5.5 | Sigmap Check; Time: 0.304395s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (92.4%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

PHY-1001 : Stage 5.6 | Duplicated SelfDriven Check
PHY-1001 : Check pass.
PHY-1001 : End Stage 5.6 | Duplicated SelfDriven Check; Time: 1.237189s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.8%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

PHY-1001 : Stage 5.7 | Clock Rule Check
PHY-5093 CRITICAL-WARNING: The bufg "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk" cascading phenomenon occurred in "../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11260)". It may cause clock skew or waste clock resources. Please check whether the design is reasonable.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkin net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkout net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: Detected 2 buffer(s) clkin net because they drive other clock sinks without clock buffers. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: 1 clock-net(s) because they drive other clock net, may cause clock skew. Run "analyze_clock -detail" for more infomation.
PHY-1001 : End Stage 5.7 | Clock Rule Check; Time: 0.266877s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.5%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

PHY-1001 : End Stage 5 | DRC Check; Time: 2.446791s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (99.6%); Memory(MB): used = 3832, reserved = 3831, peak = 3832;

OPT-1001 : QoR tracer report on placement steps:
    SWNS [   incr ]     STNS [    incr ]    FEPS [   incr ]    CRIT [   incr ]      CELL [     incr ]        WL [     incr ]    CONG [   incr ]    PDES [   incr ]   RT(s) [   incr ]   MEM(mb) [     incr ]
       0 [      0 ]        0 [       0 ]       0 [      0 ]       0 [      0 ]     60055 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       1 [      0 ]      2620 [        0 ] : preplace:simplify_lut
       0 [      0 ]        0 [       0 ]       0 [      0 ]       0 [      0 ]     60055 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       1 [      0 ]      2620 [        0 ] : preplace:sweep
       0 [      0 ]        0 [       0 ]       0 [      0 ]       0 [      0 ]     60055 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       2 [      1 ]      2620 [        0 ] : preplace:lut_merge
       0 [      0 ]        0 [       0 ]       0 [      0 ]       0 [      0 ]     60055 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       2 [      0 ]      2620 [        0 ] : preplace:hfn_opt
   -2431 [  -2431 ]  -105691 [ -105691 ]      96 [     96 ]    2463 [   2463 ]     66889 [     6834 ]   4651830 [  4651830 ]    0.00 [   0.00 ]       0 [      0 ]      60 [     58 ]      3116 [      496 ] : step1_gp
   -2431 [      0 ]  -105691 [       0 ]      96 [      0 ]    2483 [     20 ]     66889 [        0 ]   4785185 [   133355 ]    0.00 [   0.00 ]       0 [      0 ]      65 [      5 ]      3116 [        0 ] : step1_legal
   -2431 [      0 ]  -105691 [       0 ]      96 [      0 ]    2485 [      2 ]     66889 [        0 ]   4696191 [   -88994 ]    0.00 [   0.00 ]       0 [      0 ]      74 [      9 ]      3116 [        0 ] : step1_dp
   -2529 [    -98 ]   -52956 [   52735 ]      77 [    -19 ]    2366 [   -119 ]     66889 [        0 ]   4221345 [  -474846 ]  231.27 [ 231.27 ]       0 [      0 ]      93 [     19 ]      3116 [        0 ] : step2_gp
   -2529 [      0 ]   -52956 [       0 ]      77 [      0 ]    2365 [     -1 ]     66889 [        0 ]   4217067 [    -4278 ]  231.27 [   0.00 ]       0 [      0 ]      99 [      6 ]      3116 [        0 ] : step2_dp
   -2529 [      0 ]   -52956 [       0 ]      77 [      0 ]    2365 [      0 ]     66889 [        0 ]   4217067 [        0 ]  231.27 [   0.00 ]       0 [      0 ]     100 [      1 ]      3116 [        0 ] : prepack_spreading
   -2315 [    214 ]   -49860 [    3096 ]      69 [     -8 ]    2398 [     33 ]     67174 [      285 ]   4206806 [   -10261 ]  153.44 [ -77.82 ]       0 [      0 ]     128 [     28 ]      3117 [        1 ] : prepack:hfn_opt
   -2175 [    140 ]   -43431 [    6429 ]      22 [    -47 ]    2400 [      2 ]     67174 [        0 ]   4224917 [    18111 ]   83.52 [ -69.92 ]       0 [      0 ]     143 [     15 ]      3117 [        0 ] : prepack:global_opt
   -2907 [   -732 ]   -63827 [  -20396 ]      52 [     30 ]    1756 [   -644 ]     36128 [   -31046 ]   4866281 [   641364 ]   82.96 [  -0.56 ]       0 [      0 ]     290 [    147 ]      3691 [      574 ] : direct_legalization
   -2907 [      0 ]   -63827 [       0 ]      52 [      0 ]    1756 [      0 ]     36128 [        0 ]   4866281 [        0 ]   82.96 [   0.00 ]       0 [      0 ]     292 [      2 ]      3691 [        0 ] : post_pack_spreading
   -2444 [    463 ]   -45887 [   17940 ]      25 [    -27 ]    1841 [     85 ]     36128 [        0 ]   4442983 [  -423298 ]   77.07 [  -5.90 ]       0 [      0 ]     371 [     79 ]      3691 [        0 ] : post_pack_dp
   -2444 [      0 ]   -45887 [       0 ]      25 [      0 ]    1838 [     -3 ]     36098 [      -30 ]   4431517 [   -11466 ]   77.07 [   0.00 ]       0 [      0 ]     402 [     31 ]      3812 [      121 ] : postpack:optimize_equivalent_quick
   -2444 [      0 ]   -46074 [    -187 ]      26 [      1 ]    1840 [      2 ]     36170 [       72 ]   4469409 [    37892 ]   77.07 [   0.00 ]       0 [      0 ]     410 [      8 ]      3812 [        0 ] : postpack:hfn_opt
   -2183 [    261 ]   -43589 [    2485 ]      26 [      0 ]    1841 [      1 ]     36181 [       11 ]   4470627 [     1218 ]   72.77 [  -4.29 ]       0 [      0 ]     425 [     15 ]      3813 [        1 ] : postpack:path_opt
   -2183 [      0 ]   -42878 [     711 ]      23 [     -3 ]    1840 [     -1 ]     36168 [      -13 ]   4463557 [    -7070 ]   72.77 [   0.00 ]       0 [      0 ]     456 [     31 ]      3832 [       19 ] : postpack:optimize_equivalent
   -2183 [      0 ]   -42878 [       0 ]      23 [      0 ]    1975 [    135 ]     36168 [        0 ]   4463557 [        0 ]   72.77 [   0.00 ]       0 [      0 ]     466 [     10 ]      3832 [        0 ] : postpack:pin_opt
   -2145 [     38 ]   -41891 [     987 ]      25 [      2 ]    1935 [    -40 ]     36168 [        0 ]   4568974 [   105417 ]   72.77 [   0.00 ]       0 [      0 ]     526 [     60 ]      3832 [        0 ] : postpack:beeline_opt

RUN-1003 : finish command "place" in  565.791457s wall, 1420.156250s user + 9.046875s system = 1429.203125s CPU (252.6%)

RUN-1004 : used memory is 3832 MB, reserved memory is 3831 MB, peak memory is 3832 MB
RUN-1002 : start command "update_timing -mode manhattan"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  17.917258s wall, 17.734375s user + 0.046875s system = 17.781250s CPU (99.2%)

RUN-1004 : used memory is 3832 MB, reserved memory is 3831 MB, peak memory is 3832 MB
RUN-1003 : finish command "update_timing -mode manhattan" in  23.301884s wall, 23.046875s user + 0.046875s system = 23.093750s CPU (99.1%)

RUN-1004 : used memory is 3832 MB, reserved memory is 3831 MB, peak memory is 3832 MB
RUN-1002 : start command "report_timing_summary -file imx_isp_place.timing"
RUN-1002 : start command "report_area -io_info -file imx_isp_phy.area"
SYN-4034 : The count of slices with lut is 13187.
SYN-4035 : The count of slices with lut+ripple is 3786.
RUN-1001 : standard
***Report Model: system_top Device: PH1A180SFG676***

Design Statistics
#IO                        82   out of    376   21.81%
  #input                    4
  #output                  33
  #inout                   45
#lut6                   17869   out of 116800   15.30%
#reg                    37150
  #slice reg            37149   out of 233600   15.90%
  #pad reg                  1

Utilization Statistics
#slice                  28807   out of 116800   24.66%
  #used ram               896
    #dram lut             408
    #shifter lut          488
  #used logic           27911
    #with luts          13187
    #with adder          3786
    #reg only           10938
#f7mux                     48   out of  58400    0.08%
#f8mux                     24   out of  29200    0.08%
#eram                     124   out of    646   19.20%
  #eram20k                124
  #fifo20k                  0
#dsp                       74   out of    600   12.33%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      4    0.00%
#ddr_cal                    1   out of      1  100.00%
#ddr_bank                   2   out of      3   66.67%
#pad                       87   out of    376   23.14%
#pll                        3   out of     16   18.75%
#gclk                      10   out of     32   31.25%
#lclk                       0   out of     40    0.00%
#sclk                       2   out of    120    1.67%
#mlclk                      2   out of     22    9.09%
#ioclk                      4   out of     22   18.18%

RUN-1003 : finish command "report_area -io_info -file imx_isp_phy.area" in  1.139882s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (100.1%)

RUN-1004 : used memory is 3833 MB, reserved memory is 3831 MB, peak memory is 3833 MB
RUN-1002 : start command "flow_status -file place_flow.status"
Location         : D:\TD\prj\imx_face\imx_isp_Runs\phy_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : system_top
Device           : PH1A180SFG676
Speed            : 2

Timing Mode      : manhattan
Setup            : WNS -2145ps  TNS   -41891ps  NUM_FEPS    25
Hold             : WNS  -259ps  TNS   -17159ps  NUM_FEPS   237

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time   |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :       place      |    1     |  9m25s(98%)  |   1429(99%)   |       3832        |       3832        
RUN-1001 :   import_device  |    1     |    7s(1%)    |     5(0%)     |       1194        |       1194        
RUN-1001 :     import_db    |    4     |    2s(0%)    |     1(0%)     |       2620        |       2620        
RUN-1001 :       pack       |    1     |    0s(0%)    |     0(0%)     |       2620        |       2620        
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    7     |    9m34s     |     1435      |       3832        |       3832        
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1002 : start command "report_clock_utilization -file place_clock_utilization.txt"
RUN-1002 : start command "export_db imx_isp_place.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported phy database
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db imx_isp_place.db" in  2.809169s wall, 4.250000s user + 0.015625s system = 4.265625s CPU (151.8%)

RUN-1004 : used memory is 3845 MB, reserved memory is 3911 MB, peak memory is 3845 MB
RUN-1002 : start command "commit_param -step route"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :       Parameters      |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :         effort        |   normal   |      normal      |        
RUN-1001 :        fix_hold       |     on     |        on        |        
RUN-1001 :   hold_fix_iteration  |     5      |        5         |        
RUN-1001 :     post_route_opt    |    auto    |       auto       |        
RUN-1001 :         timing        |     on     |        on        |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
PHY-1001 : Reconnected 25 VDD pins with routing demanding
PHY-1001 : Populate physical database on model system_top.
RUN-1001 : Dedicate pll clock connection statistics:
RUN-1001 : Clock Region s_1_r [52,40][113,79]; Utilization: 1 out of 12
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                      Leading Clock                       |                           Special Sink                           
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int  |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.fbclk  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Working orders of clock nets being processed in bank assignment:
PHY-1001 : u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int;
PHY-1001 : S_hs_rx_clk_syn_5;
PHY-1001 : u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg;
PHY-1001 : cwc_jtck_syn_1;
PHY-1001 : u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1;
PHY-1001 : u_hdmi_tx/I_pixel_clk;
PHY-1001 : u_ae_set/I_clk;
PHY-1001 : u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk;
PHY-1001 : u_imx_415_inst/uii2c_inst/scl_clk_syn_9;
PHY-1001 : u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1;
PHY-1001 : Internal bound Intnl_0_0_53_40 is being created by clock S_hs_rx_clk through SCLK.
PHY-1001 : Internal bound Intnl_53_0_61_40 is being created by clock u_ddr_phy/mcu_clk through SCLK.
PHY-1001 : Internal bound Intnl_0_40_53_40 is being created by clock S_hs_rx_clk through SCLK.
PHY-1001 : Internal bound Intnl_0_80_53_40 is being created by clock S_hs_rx_clk through SCLK.
PHY-1001 : Internal bound Intnl_53_80_61_40 is being created by clock S_hs_rx_clk through SCLK.
PHY-1001 : Internal bound Intnl_0_120_53_40 is being created by clock S_hs_rx_clk through SCLK.
PHY-1001 : Internal bound Intnl_53_120_51_40 is being created by clock S_hs_rx_clk through SCLK.
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][51,39]; Utilization: 5 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                    Leading Clock                    |       Type        |                                           Buffer                                           |  Regional Clock Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                  S_hs_rx_clk_syn_5                  |  (infered sclk)   |                  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1                  |           165            
RUN-1001 :    2    |                   cwc_jtck_syn_1                    |  (infered sclk)   |                   cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk2                    |           143            
RUN-1001 :    3    |                   u_ae_set/I_clk                    |  (infered sclk)   |                         u_pll/bufg_c3_auto_created_sclk_s_0_l_bk3                          |            90            
RUN-1001 :    4    |       u_imx_415_inst/uii2c_inst/scl_clk_syn_9       |  (infered sclk)   |       u_imx_415_inst/uii2c_inst/scl_clk_created_gclkinst_auto_created_sclk_s_0_l_bk4       |            18            
RUN-1001 :    5    |  u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1  |  (infered sclk)   |  u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst_auto_created_sclk_s_0_l_bk5  |            7             
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [52,0][113,39]; Utilization: 5 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                              Leading Clock                               |       Type        |                                                     Buffer                                                      |  Regional Clock Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |  (infered sclk)   |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_0_r_bk1  |           694            
RUN-1001 :    2    |                              cwc_jtck_syn_1                              |  (infered sclk)   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk2                              |            36            
RUN-1001 :    3    |                            S_hs_rx_clk_syn_5                             |  (infered sclk)   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_r_bk3                             |            18            
RUN-1001 :    4    |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |  (infered sclk)   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk4                |            10            
RUN-1001 :    12   |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |   (user sclk)     |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk                 |            10            
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][51,79]; Utilization: 4 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                       Leading Clock                       |       Type        |                                        Buffer                                        |  Regional Clock Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                     S_hs_rx_clk_syn_5                     |  (infered sclk)   |               S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1               |           3493           
RUN-1001 :    2    |                      cwc_jtck_syn_1                       |  (infered sclk)   |                cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2                 |           1259           
RUN-1001 :    3    |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3  |           640            
RUN-1001 :    4    |                      u_ae_set/I_clk                       |  (infered sclk)   |                      u_pll/bufg_c3_auto_created_sclk_s_1_l_bk4                       |            17            
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [52,40][113,79]; Utilization: 7 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                              Leading Clock                               |       Type        |                                                     Buffer                                                      |  Regional Clock Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |          u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int          |  (infered sclk)   |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_1_r_bk1            |            1             
RUN-1001 :    2    |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |  (infered sclk)   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk2                |           3825           
RUN-1001 :    3    |                            S_hs_rx_clk_syn_5                             |  (infered sclk)   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk3                             |           1085           
RUN-1001 :    4    |                              cwc_jtck_syn_1                              |  (infered sclk)   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4                              |           431            
RUN-1001 :    5    |                          u_hdmi_tx/I_pixel_clk                           |  (infered sclk)   |                                    u_pll/bufg_c0_auto_created_sclk_s_1_r_bk5                                    |            97            
RUN-1001 :    6    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |  (infered sclk)   |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_1_r_bk6  |            29            
RUN-1001 :    12   |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |   (user sclk)     |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk                 |           3825           
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][51,119]; Utilization: 3 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                       Leading Clock                       |       Type        |                                        Buffer                                        |  Regional Clock Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                     S_hs_rx_clk_syn_5                     |  (infered sclk)   |               S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1               |           3340           
RUN-1001 :    2    |                      cwc_jtck_syn_1                       |  (infered sclk)   |                cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2                 |           864            
RUN-1001 :    3    |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_l_bk3  |            27            
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [52,80][113,119]; Utilization: 5 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                         Leading Clock                         |       Type        |                                        Buffer                                        |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                       S_hs_rx_clk_syn_5                       |  (infered sclk)   |               S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1               |           1675           
RUN-1001 :    2    |    u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg    |  (infered sclk)   |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk2  |           1501           
RUN-1001 :    3    |                     u_hdmi_tx/I_pixel_clk                     |  (infered sclk)   |                      u_pll/bufg_c0_auto_created_sclk_s_2_r_bk3                       |           583            
RUN-1001 :    4    |                        cwc_jtck_syn_1                         |  (infered sclk)   |                cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk4                 |           170            
RUN-1001 :    5    |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk  |  (infered sclk)   |                      u_pll/bufg_c1_auto_created_sclk_s_2_r_bk5                       |            34            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_l [0,120][51,159]; Utilization: 2 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |    Leading Clock    |       Type        |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  (infered sclk)   |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_3_l_bk1  |           857            
RUN-1001 :    2    |   cwc_jtck_syn_1    |  (infered sclk)   |   cwc_jtck_created_gclkinst_auto_created_sclk_s_3_l_bk2    |           290            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_r [52,120][103,159]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |    Leading Clock    |       Type        |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  (infered sclk)   |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_3_r_bk1  |           672            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model system_top.
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 30307 instances
RUN-1001 : 896 mslices, 27911 lslices, 87 pads(hr:6 hp:81), 124 brams, 74 dsps
RUN-1001 : There are total 73772 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 51643 nets have 2 pins
RUN-1001 : 17189 nets have [3 - 5] pins
RUN-1001 : 3407 nets have [6 - 10] pins
RUN-1001 : 966 nets have [11 - 20] pins
RUN-1001 : 509 nets have [21 - 99] pins
RUN-1001 : 57 nets have 100+ pins
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  23.448595s wall, 22.968750s user + 0.031250s system = 23.000000s CPU (98.1%)

RUN-1004 : used memory is 3868 MB, reserved memory is 3911 MB, peak memory is 3869 MB
PHY-1001 : 896 mslices, 27911 lslices, 87 pads(hr:6 hp:81), 124 brams, 74 dsps

PHY-1001 : Stage 1 | Global Routing
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
RUN-1001 : Generate nets statistics:
RUN-1001 : ----------------------------
RUN-1001 :        Type       |  Nets   
RUN-1001 : ----------------------------
RUN-1001 :   TotalRouteNets  |  53144  
RUN-1001 :   DontRouteNets   |  14388  
RUN-1001 :     RouteNets     |  38756  
RUN-1001 :     RouteSinks    |  71244  
RUN-1001 : ----------------------------
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5.02822e+06, over cnt = 4058(0%), over = 8338, worst = 9
PHY-1002 : len = 5.12429e+06, over cnt = 2834(0%), over = 4982, worst = 9
PHY-1002 : len = 5.18454e+06, over cnt = 1030(0%), over = 1722, worst = 9
PHY-1002 : len = 5.21595e+06, over cnt = 272(0%), over = 476, worst = 8
PHY-1002 : len = 5.22266e+06, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 5.22286e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 5.22286e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  9.321518s wall, 14.125000s user + 0.046875s system = 14.171875s CPU (152.0%)

PHY-1001 : Congestion index:
PHY-1001 : top1  = 72.71(S 57.31, N 50.77, E 69.18, W 63.06, I 59.49, O 78.08)
PHY-1001 : top5  = 57.37(S 42.48, N 38.61, E 50.10, W 44.39, I 40.56, O 52.81)
PHY-1001 : top10 = 49.64(S 33.11, N 31.82, E 40.91, W 35.10, I 31.48, O 43.96)
PHY-1001 : top15 = 44.39(S 27.47, N 27.24, E 35.27, W 29.50, I 25.96, O 38.08)
PHY-1001 : End global routing;  10.918647s wall, 15.718750s user + 0.046875s system = 15.765625s CPU (144.4%)

PHY-1001 : End Stage 1 | Global Routing; Time: 10.918799s wall, 15.718750s user + 0.046875s system = 15.765625s CPU (144.4%); Memory(MB): used = 3860, reserved = 3911, peak = 3869;

PHY-1001 : Stage 2 | Detail Routing
PHY-1001 : Stage 2.1 | Build Routing Design
PHY-1001 : Routing in high effort: false
PHY-1001 : Routing Mode: normal
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 18.141496s wall, 148.750000s user + 0.796875s system = 149.546875s CPU (824.3%)

PHY-1001 : Generate nets ...
PHY-1032 : Net face_recognition_inst/image_skin_select_inst/is_valid_aspect_ratio with 1 non-virtual pins; routing is skipped.
RUN-1001 : Generate nets statistics:
RUN-1001 : -------------------------------
RUN-1001 :         Type        |   Nets   
RUN-1001 : -------------------------------
RUN-1001 :        Route        |  54096   
RUN-1001 :      DontRoute      |  19676   
RUN-1001 :      RouteSinks     |  160180  
RUN-1001 :   RouteEntitySinks  |    0     
RUN-1001 :       Lut2Dff       |    0     
RUN-1001 :       Ram2Dff       |    0     
RUN-1001 :      Carry2Dff      |    0     
RUN-1001 : -------------------------------
RUN-1001 : DR clock net summary:
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :   Net Idx  |                                   Net Name                                   |  Clock Type  
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :      1     |                               I_ddr_clk_dup_1                                |    Normal    
RUN-1001 :      2     |                             I_sys_clk_25m_dup_1                              |    Normal    
RUN-1001 :      3     |                                 S_hs_rx_clk                                  |    Normal    
RUN-1001 :      4     |                              S_hs_rx_clk_syn_5                               |    Normal    
RUN-1001 :      5     |                                   cwc_jtck                                   |    Normal    
RUN-1001 :      6     |                                cwc_jtck_syn_1                                |    Normal    
RUN-1001 :      7     |                                u_ae_set/I_clk                                |    Normal    
RUN-1001 :      8     |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1                |    Normal    
RUN-1001 :      9     |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2                |    Normal    
RUN-1001 :     10     |           u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg            |    Normal    
RUN-1001 :     11     |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int            |    Normal    
RUN-1001 :     12     |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk             |    Normal    
RUN-1001 :     13     |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk             |    Normal    
RUN-1001 :     14     |           u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf           |    Normal    
RUN-1001 :     15     |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk            |    Normal    
RUN-1001 :     16     |  u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0]  |    Normal    
RUN-1001 :     17     |  u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1]  |    Normal    
RUN-1001 :     18     |  u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0]  |    Normal    
RUN-1001 :     19     |  u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1]  |    Normal    
RUN-1001 :     20     |       u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk       |    Normal    
RUN-1001 :     21     |    u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1    |    Normal    
RUN-1001 :     22     |                            u_hdmi_tx/I_pixel_clk                             |    Normal    
RUN-1001 :     23     |         u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk          |    Normal    
RUN-1001 :     24     |                      u_imx_415_inst/uii2c_inst/scl_clk                       |    Normal    
RUN-1001 :     25     |                   u_imx_415_inst/uii2c_inst/scl_clk_syn_9                    |    Normal    
RUN-1001 :     26     |                 u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk                  |    Normal    
RUN-1001 :     27     |              u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1               |    Normal    
RUN-1001 :     28     |                                u_pll/clk0_buf                                |    Normal    
RUN-1001 :     29     |                                u_pll/clk1_buf                                |    Normal    
RUN-1001 :     30     |                                u_pll/clk3_buf                                |    Normal    
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 : DR clock buffer summary:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Idx  |                                                      Name                                                       
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1   |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk                 
RUN-1001 :    2   |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk                 
RUN-1001 :    3   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1                             
RUN-1001 :    4   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk2                              
RUN-1001 :    5   |                                    u_pll/bufg_c3_auto_created_sclk_s_0_l_bk3                                    
RUN-1001 :    6   |                 u_imx_415_inst/uii2c_inst/scl_clk_created_gclkinst_auto_created_sclk_s_0_l_bk4                  
RUN-1001 :    7   |            u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst_auto_created_sclk_s_0_l_bk5             
RUN-1001 :    8   |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_0_r_bk1  
RUN-1001 :    9   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk2                              
RUN-1001 :   10   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_r_bk3                             
RUN-1001 :   11   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk4                
RUN-1001 :   12   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1                             
RUN-1001 :   13   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2                              
RUN-1001 :   14   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3                
RUN-1001 :   15   |                                    u_pll/bufg_c3_auto_created_sclk_s_1_l_bk4                                    
RUN-1001 :   16   |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_1_r_bk1            
RUN-1001 :   17   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk2                
RUN-1001 :   18   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk3                             
RUN-1001 :   19   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4                              
RUN-1001 :   20   |                                    u_pll/bufg_c0_auto_created_sclk_s_1_r_bk5                                    
RUN-1001 :   21   |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_1_r_bk6  
RUN-1001 :   22   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1                             
RUN-1001 :   23   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2                              
RUN-1001 :   24   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_l_bk3                
RUN-1001 :   25   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1                             
RUN-1001 :   26   |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk2                
RUN-1001 :   27   |                                    u_pll/bufg_c0_auto_created_sclk_s_2_r_bk3                                    
RUN-1001 :   28   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk4                              
RUN-1001 :   29   |                                    u_pll/bufg_c1_auto_created_sclk_s_2_r_bk5                                    
RUN-1001 :   30   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_3_l_bk1                             
RUN-1001 :   31   |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_3_l_bk2                              
RUN-1001 :   32   |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_3_r_bk1                             
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------
PHY-1001 : End Stage 2.1 | Build Routing Design; Time: 19.862915s wall, 150.375000s user + 0.906250s system = 151.281250s CPU (761.6%); Memory(MB): used = 4562, reserved = 4674, peak = 4657;

RUN-1001 : Top Percentage Crit. Net Stat.
RUN-1001 : -------------------------------------------------------
RUN-1001 :   Top %  |  Net Count  |  Avg. Fanout  |  Avg. Slack   
RUN-1001 : -------------------------------------------------------
RUN-1001 :     1    |     737     |   4.105834    |  -426.687924  
RUN-1001 :     2    |    1475     |   2.564746    |   -4.677288   
RUN-1001 :     3    |    2213     |   2.079982    |  163.767284   
RUN-1001 :     4    |    2950     |   2.690169    |  405.206780   
RUN-1001 :     5    |    3688     |   2.553145    |  681.865781   
RUN-1001 :     6    |    4426     |   2.506552    |  895.156801   
RUN-1001 :     7    |    5164     |   2.730054    |  1099.476762  
RUN-1001 :     8    |    5901     |   2.824437    |  1288.748348  
RUN-1001 :     9    |    6639     |   2.858111    |  1455.485163  
RUN-1001 :    10    |    7377     |   2.897655    |  1601.354345  
RUN-1001 : -------------------------------------------------------
PHY-1001 : Stage 2.2 | Tile Base Routing
PHY-1001 : 394 nets need to preroute.
PHY-1001 : len = 0, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End Stage 2.2 | Tile Base Routing; Time: 1.678156s wall, 21.343750s user + 0.109375s system = 21.453125s CPU (1278.4%); Memory(MB): used = 4581, reserved = 4693, peak = 4657;

PHY-1001 : Stage 2.3 | Clock Nets Routing
PHY-1001 : Routed 0% nets.
PHY-1001 : len = 1.22102e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End Stage 2.3 | Clock Nets Routing; Time: 20.673242s wall, 20.859375s user + 0.109375s system = 20.968750s CPU (101.4%); Memory(MB): used = 4819, reserved = 4938, peak = 4819;

PHY-1001 : Stage 2.4 | Routing Initialization
PHY-1001 : Mark 1% net(place mode slack < 399ps) as critical nets.
PHY-1001 : Stage 2.4.1 | Normal Nets Routing
PHY-1001 : Routed 73% nets.
PHY-1001 : len = 7.82618e+06, over cnt = 22249(0%), over = 23487, worst = 4, crit = 0
PHY-1001 : End Stage 2.4.1 | Normal Nets Routing; Time: 63.500731s wall, 117.359375s user + 0.906250s system = 118.265625s CPU (186.2%); Memory(MB): used = 4881, reserved = 5001, peak = 4881;

PHY-1001 : Stage 2.4.2 | Update Timing
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 2.0000 -phase 17 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -multiply_by 8.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_ddr_clk}] -master_clock {ddr_clk} -divide_by 2.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 5.5000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[1]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 27.5000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[2]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -multiply_by 2.7500 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_pll/pll_inst.clkc[3]} -source [get_ports {I_sys_clk_25m}] -master_clock {clk_25m} -divide_by 1.0364 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[3]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
5.000000
7.272000
6.000000
5.000000
RUN-1003 : finish command "start_timer" in  26.886626s wall, 26.500000s user + 0.234375s system = 26.734375s CPU (99.4%)

RUN-1004 : used memory is 5474 MB, reserved memory is 5724 MB, peak memory is 5474 MB
TMR-2502 : Net delay update with mode: Routed
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/_zz_53__reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/_zz_53__reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/_zz_53__reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/_zz_53__reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/_zz_53__reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/_zz_53__reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 Similar messages will be suppressed.
PHY-1001 : 729/53143(1%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -3.827, TNS(ns) = -206.891, FEP = 301 | Hold: WNS(ns) = -0.242, TNS(ns) = -39.836, FEP = 589.
PHY-1001 : End Stage 2.4.2 | Update Timing; Time: 38.344718s wall, 37.875000s user + 0.281250s system = 38.156250s CPU (99.5%); Memory(MB): used = 5474, reserved = 5724, peak = 5474;

PHY-1001 : Stage 2.4.3 | Deskew Clock Tree
RUN-1001 : Deskew Summary
RUN-1001 : ----------------------------------------------------
RUN-1001 :           Clock          |  Pre-Skew  |  Post-Skew  
RUN-1001 : ----------------------------------------------------
RUN-1001 :     u_ddr_phy/usr_clk    |    825     |     364     
RUN-1001 :     u_ddr_phy/fbk_clk    |    825     |     364     
RUN-1001 :     u_ddr_phy/dfi_clk    |    602     |     364     
RUN-1001 :        S_hs_rx_clk       |    364     |     126     
RUN-1001 :          pclkx1          |    100     |     100     
RUN-1001 :     u_ddr_phy/mcu_clk    |    264     |     26      
RUN-1001 :        cam_clk_24m       |    264     |     26      
RUN-1001 :   config_inst.cwc_tck_o  |    364     |     126     
RUN-1001 : ----------------------------------------------------
PHY-1001 : 729/53143(1%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -3.839, TNS(ns) = -209.391, FEP = 306 | Hold: WNS(ns) = -0.368, TNS(ns) = -25.666, FEP = 495.
PHY-1001 : End Stage 2.4.3 | Deskew Clock Tree; Time: 12.793829s wall, 12.734375s user + 0.031250s system = 12.765625s CPU (99.8%); Memory(MB): used = 5459, reserved = 5724, peak = 5475;

PHY-1001 : End Stage 2.4 | Routing Initialization; Time: 115.099486s wall, 168.406250s user + 1.218750s system = 169.625000s CPU (147.4%); Memory(MB): used = 5459, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5 | Routing Optimization
PHY-1001 : Build lut bridge;  1.457033s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (99.7%)

PHY-1001 : Stage 2.5.1 | Phase 1
PHY-1001 : Stage 2.5.1.1 | Hold TimeOptimization
PHY-1001 : Iter 0; Processed 1043 pins with HWNS -0.368ns HTNS -7.119ns FEP 122 took 9.51506 seconds.
PHY-1001 : Iter 1; Processed 1216 pins with HWNS -0.368ns HTNS -0.536ns FEP 6 took 3.18596 seconds.
PHY-1001 : len = 7.89989e+06, over cnt = 21996(0%), over = 23232, worst = 4, crit = 0
PHY-1001 : End Stage 2.5.1.1 | Hold TimeOptimization; Time: 13.138237s wall, 13.625000s user + 0.078125s system = 13.703125s CPU (104.3%); Memory(MB): used = 5459, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.1.2 | High Fanout Nets Optimization
PHY-1001 : High fanout net optimize summary:
PHY-1001 : Process 15 nets and 23 pins with SWNS -4.646ns STNS -211.154ns FEP 219.
PHY-1001 : len = 7.90586e+06, over cnt = 22003(0%), over = 23239, worst = 4, crit = 0
PHY-1001 : End Stage 2.5.1.2 | High Fanout Nets Optimization; Time: 2.495411s wall, 3.031250s user + 0.000000s system = 3.031250s CPU (121.5%); Memory(MB): used = 5459, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.1.3 | Setup TimeOptimization
PHY-1001 : Start to optimize setup violation with net base ...
PHY-1001 : Iter 1; Process 345 nets with SWNS -4.015ns STNS -166.035ns FEP 177 took 1.60053 seconds
PHY-1001 : Iter 2; Processed 55 pins with SWNS -3.977ns STNS -160.653ns FEP 141 took 3.95693 seconds.
PHY-1001 : len = 7.92488e+06, over cnt = 21990(0%), over = 23190, worst = 4, crit = 0
PHY-1001 : End Stage 2.5.1.3 | Setup TimeOptimization; Time: 6.439583s wall, 7.703125s user + 0.015625s system = 7.718750s CPU (119.9%); Memory(MB): used = 5459, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.1.4 | Rip-up And ReRoute
PHY-0007 : Congestion: {75.15, 62.58, 55.72, 51.06}; Timing: {-3.977ns, -160.653ns, 141}
PHY-1001 : Iter 1: len = 8.01742e+06, over cnt = 10875(0%), over = 11225, worst = 3, crit = 0, time(s) = 10.92
PHY-1001 : Iter 2: len = 8.05022e+06, over cnt = 6712(0%), over = 6867, worst = 3, crit = 0, time(s) = 7.22
PHY-1001 : Iter 3: len = 8.06189e+06, over cnt = 5130(0%), over = 5238, worst = 3, crit = 0, time(s) = 9.00
PHY-1001 : Iter 4: len = 8.12422e+06, over cnt = 2746(0%), over = 2813, worst = 2, crit = 0, time(s) = 8.03
PHY-1001 : Iter 5: len = 8.14077e+06, over cnt = 1938(0%), over = 1989, worst = 2, crit = 0, time(s) = 4.97
PHY-1001 : Iter 6: len = 8.14578e+06, over cnt = 1702(0%), over = 1752, worst = 2, crit = 0, time(s) = 3.12
PHY-1001 : Iter 7: len = 8.14635e+06, over cnt = 1669(0%), over = 1714, worst = 2, crit = 0, time(s) = 2.89
PHY-1001 : Marking 54 (0.24%) hot zones with cutoff utilization 81.08.
PHY-1001 : Iter 8: len = 8.20384e+06, over cnt = 435(0%), over = 436, worst = 2, crit = 0, time(s) = 9.56
PHY-1001 : Iter 9: len = 8.20915e+06, over cnt = 300(0%), over = 301, worst = 2, crit = 0, time(s) = 3.81
PHY-1001 : Iter 10: len = 8.21563e+06, over cnt = 198(0%), over = 199, worst = 2, crit = 0, time(s) = 3.30
PHY-1001 : Iter 11: len = 8.21974e+06, over cnt = 134(0%), over = 134, worst = 1, crit = 0, time(s) = 5.03
PHY-1001 : Iter 12: len = 8.22362e+06, over cnt = 39(0%), over = 39, worst = 1, crit = 0, time(s) = 3.90
PHY-1001 : Marking 54 (0.24%) hot zones with cutoff utilization 81.08.
PHY-1001 : Iter 13: len = 8.22461e+06, over cnt = 28(0%), over = 28, worst = 1, crit = 0, time(s) = 2.48
PHY-1001 : Iter 14: len = 8.2248e+06, over cnt = 19(0%), over = 19, worst = 1, crit = 0, time(s) = 1.60
PHY-1001 : Iter 15: len = 8.22517e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0, time(s) = 0.70
PHY-1001 : Iter 16: len = 8.22554e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0, time(s) = 0.56
PHY-1001 : Iter 17: len = 8.22558e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0, time(s) = 0.39
PHY-1001 : Iter 18: len = 8.22565e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0, time(s) = 0.56
PHY-1001 : Marking 54 (0.24%) hot zones with cutoff utilization 81.08.
PHY-1001 : Update congestion ...
PHY-1001 : Marking 54 (0.24%) hot zones with cutoff utilization 81.08.
PHY-1001 : Congestion index:
PHY-1001 : top1  = 78.83(S 63.31, N 58.84, E 74.53, W 71.96, I 59.49, O 78.08)
PHY-1001 : top5  = 65.85(S 49.39, N 48.14, E 59.83, W 56.84, I 40.56, O 52.81)
PHY-1001 : top10 = 59.02(S 42.13, N 41.82, E 51.24, W 47.83, I 31.48, O 43.96)
PHY-1001 : top15 = 54.27(S 37.16, N 37.33, E 45.37, W 41.45, I 25.96, O 38.08)
PHY-1001 : End update congestion; 0.169151s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (203.2%)

PHY-1001 : End Stage 2.5.1.4 | Rip-up And ReRoute; Time: 79.386382s wall, 187.046875s user + 0.906250s system = 187.953125s CPU (236.8%); Memory(MB): used = 5459, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.1.5 | Update Timing
PHY-1001 : 789/53143(1%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -5.449, TNS(ns) = -335.898, FEP = 364 | Hold: WNS(ns) = -0.189, TNS(ns) = -2.894, FEP = 68.
PHY-1001 : End Stage 2.5.1.5 | Update Timing; Time: 6.461724s wall, 6.375000s user + 0.000000s system = 6.375000s CPU (98.7%); Memory(MB): used = 5459, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.1.6 | Commit Data
PHY-1001 : Commit better result to database ...
PHY-1001 : End Stage 2.5.1.6 | Commit Data; Time: 0.406430s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (103.8%); Memory(MB): used = 5459, reserved = 5724, peak = 5475;

PHY-1001 : End Stage 2.5.1 | Phase 1; Time: 111.128782s wall, 221.468750s user + 1.015625s system = 222.484375s CPU (200.2%); Memory(MB): used = 5459, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.2 | Phase 2
PHY-1001 : Stage 2.5.2.1 | Hold TimeOptimization
PHY-1001 : Iter 0; Processed 144 pins with HWNS -0.182ns HTNS -0.442ns FEP 9 took 0.731831 seconds.
PHY-1001 : Iter 1; Processed 161 pins with HWNS -0.182ns HTNS -0.224ns FEP 3 took 0.57129 seconds.
PHY-1001 : len = 8.23726e+06, over cnt = 44(0%), over = 54, worst = 3, crit = 0
PHY-1001 : End Stage 2.5.2.1 | Hold TimeOptimization; Time: 1.712948s wall, 2.312500s user + 0.015625s system = 2.328125s CPU (135.9%); Memory(MB): used = 5459, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.2.2 | High Fanout Nets Optimization
PHY-1001 : High fanout net optimize summary:
PHY-1001 : Process 44 nets and 108 pins with SWNS -5.573ns STNS -302.286ns FEP 295.
PHY-1001 : len = 8.2503e+06, over cnt = 75(0%), over = 85, worst = 3, crit = 0
PHY-1001 : End Stage 2.5.2.2 | High Fanout Nets Optimization; Time: 4.153784s wall, 4.609375s user + 0.000000s system = 4.609375s CPU (111.0%); Memory(MB): used = 5459, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.2.3 | Setup TimeOptimization
PHY-1001 : Start to optimize setup violation with net base ...
PHY-1001 : Iter 1; Process 421 nets with SWNS -4.805ns STNS -249.595ns FEP 263 took 1.48274 seconds
PHY-1001 : Iter 2; Process 437 nets with SWNS -4.723ns STNS -178.629ns FEP 180 took 2.68435 seconds
PHY-1001 : Iter 3; Processed 44 pins with SWNS -4.012ns STNS -161.791ns FEP 154 took 3.75035 seconds.
PHY-1001 : len = 8.29083e+06, over cnt = 787(0%), over = 797, worst = 3, crit = 2
PHY-1001 : End Stage 2.5.2.3 | Setup TimeOptimization; Time: 9.006317s wall, 11.046875s user + 0.031250s system = 11.078125s CPU (123.0%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.2.4 | Rip-up And ReRoute
PHY-1001 : Iter 1: len = 8.29994e+06, over cnt = 68(0%), over = 69, worst = 2, crit = 0, time(s) = 3.17
PHY-1001 : Iter 2: len = 8.29976e+06, over cnt = 34(0%), over = 35, worst = 2, crit = 0, time(s) = 0.72
PHY-1001 : Iter 3: len = 8.29976e+06, over cnt = 26(0%), over = 27, worst = 2, crit = 0, time(s) = 0.58
PHY-1001 : Iter 4: len = 8.29974e+06, over cnt = 22(0%), over = 23, worst = 2, crit = 0, time(s) = 0.39
PHY-1001 : Iter 5: len = 8.29965e+06, over cnt = 20(0%), over = 21, worst = 2, crit = 0, time(s) = 0.34
PHY-1001 : Iter 6: len = 8.29965e+06, over cnt = 20(0%), over = 21, worst = 2, crit = 0, time(s) = 0.38
PHY-1001 : Iter 7: len = 8.29995e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0, time(s) = 0.31
PHY-1001 : Marking 97 (0.43%) hot zones with cutoff utilization 81.08.
PHY-1001 : Iter 8: len = 8.30074e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0, time(s) = 0.51
PHY-1001 : Iter 9: len = 8.30074e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0, time(s) = 0.21
PHY-1001 : Iter 10: len = 8.30061e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0, time(s) = 0.28
PHY-1001 : Marking 97 (0.43%) hot zones with cutoff utilization 81.08.
PHY-1001 : Update congestion ...
PHY-1001 : Marking 97 (0.43%) hot zones with cutoff utilization 81.08.
PHY-1001 : Congestion index:
PHY-1001 : top1  = 79.49(S 63.94, N 59.31, E 74.81, W 72.73, I 59.49, O 78.08)
PHY-1001 : top5  = 66.26(S 49.66, N 48.46, E 60.14, W 57.25, I 40.56, O 52.81)
PHY-1001 : top10 = 59.32(S 42.38, N 42.06, E 51.48, W 48.15, I 31.48, O 43.96)
PHY-1001 : top15 = 54.52(S 37.37, N 37.52, E 45.58, W 41.76, I 25.96, O 38.08)
PHY-1001 : End update congestion; 0.201122s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (202.0%)

PHY-1001 : End Stage 2.5.2.4 | Rip-up And ReRoute; Time: 7.875474s wall, 16.656250s user + 0.140625s system = 16.796875s CPU (213.3%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.2.5 | Update Timing
PHY-1001 : 568/53143(1%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -4.269, TNS(ns) = -168.629, FEP = 167 | Hold: WNS(ns) = -0.182, TNS(ns) = -1.042, FEP = 26.
PHY-1001 : End Stage 2.5.2.5 | Update Timing; Time: 2.093921s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (99.2%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.2.6 | Commit Data
PHY-1001 : Commit better result to database ...
PHY-1001 : End Stage 2.5.2.6 | Commit Data; Time: 0.200875s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (93.3%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : End Stage 2.5.2 | Phase 2; Time: 26.596045s wall, 38.906250s user + 0.187500s system = 39.093750s CPU (147.0%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.3 | Phase 3
PHY-1001 : Stage 2.5.3.1 | Hold TimeOptimization
PHY-1001 : Iter 0; Processed 50 pins with HWNS -0.182ns HTNS -0.224ns FEP 3 took 0.821843 seconds.
PHY-1001 : Iter 1; Processed 53 pins with HWNS -0.182ns HTNS -0.182ns FEP 1 took 0.326356 seconds.
PHY-1001 : len = 8.30411e+06, over cnt = 30(0%), over = 36, worst = 3, crit = 0
PHY-1001 : End Stage 2.5.3.1 | Hold TimeOptimization; Time: 1.531433s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (143.9%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.3.2 | High Fanout Nets Optimization
PHY-1001 : High fanout net optimize summary:
PHY-1001 : Process 52 nets and 124 pins with SWNS -5.238ns STNS -222.458ns FEP 175.
PHY-1001 : len = 8.29706e+06, over cnt = 31(0%), over = 37, worst = 3, crit = 0
PHY-1001 : End Stage 2.5.3.2 | High Fanout Nets Optimization; Time: 3.582099s wall, 3.921875s user + 0.015625s system = 3.937500s CPU (109.9%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.3.3 | Setup TimeOptimization
PHY-1001 : Start to optimize setup violation with net base ...
PHY-1001 : Iter 1; Processed 37 pins with SWNS -4.012ns STNS -176.332ns FEP 160 took 1.68536 seconds.
PHY-1001 : len = 8.29734e+06, over cnt = 36(0%), over = 42, worst = 3, crit = 0
PHY-1001 : End Stage 2.5.3.3 | Setup TimeOptimization; Time: 2.551064s wall, 3.125000s user + 0.000000s system = 3.125000s CPU (122.5%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.3.4 | Rip-up And ReRoute
PHY-1001 : Iter 1: len = 8.29573e+06, over cnt = 9(0%), over = 10, worst = 2, crit = 0, time(s) = 0.25
PHY-1001 : Iter 2: len = 8.29534e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0, time(s) = 0.26
PHY-1001 : Iter 3: len = 8.29534e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0, time(s) = 0.18
PHY-1001 : Iter 4: len = 8.29534e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0, time(s) = 0.20
PHY-1001 : Marking 103 (0.45%) hot zones with cutoff utilization 81.08.
PHY-1001 : Iter 5: len = 8.29547e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0, time(s) = 0.27
PHY-1001 : Iter 6: len = 8.29547e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0, time(s) = 0.21
PHY-1001 : Iter 7: len = 8.29547e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0, time(s) = 0.21
PHY-1001 : Iter 8: len = 8.29547e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0, time(s) = 0.20
PHY-1001 : Iter 9: len = 8.29547e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0, time(s) = 0.21
PHY-1001 : Marking 103 (0.45%) hot zones with cutoff utilization 81.08.
PHY-1001 : Iter 10: len = 8.29541e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0, time(s) = 0.22
PHY-1001 : Marking 103 (0.45%) hot zones with cutoff utilization 81.08.
PHY-1001 : Update congestion ...
PHY-1001 : Marking 103 (0.45%) hot zones with cutoff utilization 81.08.
PHY-1001 : Congestion index:
PHY-1001 : top1  = 79.51(S 63.96, N 59.19, E 74.78, W 72.73, I 59.49, O 78.08)
PHY-1001 : top5  = 66.28(S 49.64, N 48.41, E 60.12, W 57.27, I 40.56, O 52.81)
PHY-1001 : top10 = 59.34(S 42.38, N 42.03, E 51.46, W 48.17, I 31.48, O 43.96)
PHY-1001 : top15 = 54.53(S 37.37, N 37.51, E 45.56, W 41.77, I 25.96, O 38.08)
PHY-1001 : End update congestion; 0.198608s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (133.7%)

PHY-1001 : End Stage 2.5.3.4 | Rip-up And ReRoute; Time: 3.369216s wall, 12.250000s user + 0.109375s system = 12.359375s CPU (366.8%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.3.5 | Update Timing
PHY-1001 : 557/53143(1%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -4.036, TNS(ns) = -176.860, FEP = 160 | Hold: WNS(ns) = -0.182, TNS(ns) = -0.967, FEP = 19.
PHY-1001 : End Stage 2.5.3.5 | Update Timing; Time: 1.064662s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (99.8%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.3.6 | Commit Data
PHY-1001 : Don't need to commit to database ...
PHY-1001 : End Stage 2.5.3.6 | Commit Data; Time: 0.139646s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.7%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : End Stage 2.5.3 | Phase 3; Time: 13.647999s wall, 24.593750s user + 0.140625s system = 24.734375s CPU (181.2%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.4 | Phase 4
PHY-1001 : Stage 2.5.4.1 | Hold TimeOptimization
PHY-1001 : Iter 0; Processed 37 pins with HWNS -0.182ns HTNS -0.182ns FEP 1 took 0.432075 seconds.
PHY-1001 : Iter 1; Processed 39 pins with HWNS -0.182ns HTNS -0.182ns FEP 1 took 0.330598 seconds.
PHY-1001 : len = 8.29762e+06, over cnt = 25(0%), over = 30, worst = 3, crit = 0
PHY-1001 : End Stage 2.5.4.1 | Hold TimeOptimization; Time: 1.139830s wall, 1.937500s user + 0.031250s system = 1.968750s CPU (172.7%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.4.2 | High Fanout Nets Optimization
PHY-1001 : High fanout net optimize summary:
PHY-1001 : Process 17 nets and 33 pins with SWNS -5.005ns STNS -216.705ns FEP 174.
PHY-1001 : len = 8.29738e+06, over cnt = 25(0%), over = 30, worst = 3, crit = 0
PHY-1001 : End Stage 2.5.4.2 | High Fanout Nets Optimization; Time: 2.506181s wall, 2.718750s user + 0.000000s system = 2.718750s CPU (108.5%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.4.3 | Setup TimeOptimization
PHY-1001 : Start to optimize setup violation with net base ...
PHY-1001 : Iter 1; Processed 23 pins with SWNS -4.018ns STNS -176.689ns FEP 160 took 1.41546 seconds.
PHY-1001 : len = 8.29733e+06, over cnt = 25(0%), over = 30, worst = 3, crit = 0
PHY-1001 : End Stage 2.5.4.3 | Setup TimeOptimization; Time: 2.201271s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (120.0%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.4.4 | Rip-up And ReRoute
PHY-1001 : Iter 1: len = 8.29547e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0, time(s) = 0.24
PHY-1001 : Iter 2: len = 8.29547e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0, time(s) = 0.18
PHY-1001 : Update congestion ...
PHY-1001 : Marking 102 (0.45%) hot zones with cutoff utilization 81.08.
PHY-1001 : Congestion index:
PHY-1001 : top1  = 79.50(S 63.90, N 59.21, E 74.78, W 72.68, I 59.49, O 78.08)
PHY-1001 : top5  = 66.25(S 49.63, N 48.40, E 60.11, W 57.24, I 40.56, O 52.81)
PHY-1001 : top10 = 59.32(S 42.38, N 42.03, E 51.46, W 48.15, I 31.48, O 43.96)
PHY-1001 : top15 = 54.52(S 37.37, N 37.51, E 45.55, W 41.77, I 25.96, O 38.08)
PHY-1001 : End update congestion; 0.203697s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (207.1%)

PHY-1001 : End Stage 2.5.4.4 | Rip-up And ReRoute; Time: 0.924532s wall, 3.234375s user + 0.031250s system = 3.265625s CPU (353.2%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.4.5 | Update Timing
PHY-1001 : 557/53143(1%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -4.018, TNS(ns) = -176.689, FEP = 160 | Hold: WNS(ns) = -0.182, TNS(ns) = -0.891, FEP = 19.
PHY-1001 : End Stage 2.5.4.5 | Update Timing; Time: 0.847011s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (99.6%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.4.6 | Commit Data
PHY-1001 : Don't need to commit to database ...
PHY-1001 : End Stage 2.5.4.6 | Commit Data; Time: 0.135791s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.6%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : End Stage 2.5.4 | Phase 4; Time: 9.155757s wall, 13.484375s user + 0.078125s system = 13.562500s CPU (148.1%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.5 | Phase 5
PHY-1001 : Stage 2.5.5.1 | Hold TimeOptimization
PHY-1001 : Iter 0; Processed 34 pins with HWNS -0.182ns HTNS -0.182ns FEP 1 took 0.742745 seconds.
PHY-1001 : Iter 1; Processed 36 pins with HWNS -0.182ns HTNS -0.182ns FEP 1 took 0.348726 seconds.
PHY-1001 : len = 8.2977e+06, over cnt = 22(0%), over = 27, worst = 3, crit = 0
PHY-1001 : End Stage 2.5.5.1 | Hold TimeOptimization; Time: 1.491569s wall, 2.296875s user + 0.046875s system = 2.343750s CPU (157.1%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.5.2 | High Fanout Nets Optimization
PHY-1001 : High fanout net optimize summary:
PHY-1001 : Process 14 nets and 29 pins with SWNS -5.005ns STNS -216.705ns FEP 174.
PHY-1001 : len = 8.2977e+06, over cnt = 22(0%), over = 27, worst = 3, crit = 0
PHY-1001 : End Stage 2.5.5.2 | High Fanout Nets Optimization; Time: 2.328024s wall, 2.828125s user + 0.015625s system = 2.843750s CPU (122.2%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.5.3 | Setup TimeOptimization
PHY-1001 : Start to optimize setup violation with net base ...
PHY-1001 : Iter 1; Processed 23 pins with SWNS -4.018ns STNS -176.689ns FEP 160 took 1.35647 seconds.
PHY-1001 : len = 8.29758e+06, over cnt = 22(0%), over = 27, worst = 3, crit = 0
PHY-1001 : End Stage 2.5.5.3 | Setup TimeOptimization; Time: 2.127059s wall, 2.578125s user + 0.000000s system = 2.578125s CPU (121.2%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.5.4 | Rip-up And ReRoute
PHY-0007 : Congestion: {83.68, 72.41, 66.25, 62.35}; Timing: {-4.018ns, -176.689ns, 160}
PHY-1001 : Iter 1: len = 8.29616e+06, over cnt = 1(0%), over = 2, worst = 2, crit = 0, time(s) = 0.20
PHY-1001 : Iter 2: len = 8.29594e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0, time(s) = 0.20
PHY-1001 : Update congestion ...
PHY-1001 : Marking 202 (0.89%) hot zones with cutoff utilization 81.08.
PHY-1001 : Congestion index:
PHY-1001 : top1  = 79.57(S 63.92, N 59.15, E 74.86, W 72.68, I 59.49, O 78.08)
PHY-1001 : top5  = 66.27(S 49.63, N 48.40, E 60.14, W 57.26, I 40.56, O 52.81)
PHY-1001 : top10 = 59.34(S 42.38, N 42.03, E 51.47, W 48.16, I 31.48, O 43.96)
PHY-1001 : top15 = 54.53(S 37.37, N 37.51, E 45.56, W 41.77, I 25.96, O 38.08)
PHY-1001 : End update congestion; 0.188698s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (223.6%)

PHY-1001 : End Stage 2.5.5.4 | Rip-up And ReRoute; Time: 1.028103s wall, 3.046875s user + 0.015625s system = 3.062500s CPU (297.9%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.5.5 | Update Timing
PHY-1001 : 557/53143(1%) critical/total net(s).
PHY-1001 : Setup: WNS(ns) = -4.018, TNS(ns) = -176.689, FEP = 160 | Hold: WNS(ns) = -0.182, TNS(ns) = -0.831, FEP = 14.
PHY-1001 : End Stage 2.5.5.5 | Update Timing; Time: 0.889830s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (100.1%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.5.5.6 | Commit Data
PHY-1001 : Don't need to commit to database ...
PHY-1001 : End Stage 2.5.5.6 | Commit Data; Time: 0.138726s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.4%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : End Stage 2.5.5 | Phase 5; Time: 9.378426s wall, 13.687500s user + 0.093750s system = 13.781250s CPU (146.9%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : End Stage 2.5 | Routing Optimization; Time: 184.077616s wall, 326.656250s user + 1.546875s system = 328.203125s CPU (178.3%); Memory(MB): used = 4846, reserved = 5724, peak = 5475;

PHY-1001 : Stage 2.6 | Multi-try route Optimization
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  18.325108s wall, 18.015625s user + 0.093750s system = 18.109375s CPU (98.8%)

RUN-1004 : used memory is 5206 MB, reserved memory is 6083 MB, peak memory is 5475 MB
PHY-1001 : Stop running multi-try route opt due to bad SWNS -4269ps or STNS -168629ps. Use parameter "set_param route multi_try_route_bad_qor_check off" to skip the check
PHY-1001 : End Stage 2.6 | Multi-try route Optimization; Time: 30.317341s wall, 29.906250s user + 0.140625s system = 30.046875s CPU (99.1%); Memory(MB): used = 5207, reserved = 6084, peak = 5475;

PHY-1003 : Routed, final wirelength = 8.30061e+06
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][51,39]; Utilization: 5 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                   Assigned Clock                    |                     Route Clock                     |  Marking  |                                           Buffer                                           |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                  S_hs_rx_clk_syn_5                  |                  S_hs_rx_clk_syn_5                  |           |                  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_l_bk1                  |           165            
RUN-1001 :    2    |                   cwc_jtck_syn_1                    |                   cwc_jtck_syn_1                    |           |                   cwc_jtck_created_gclkinst_auto_created_sclk_s_0_l_bk2                    |           143            
RUN-1001 :    3    |                   u_ae_set/I_clk                    |                   u_ae_set/I_clk                    |           |                         u_pll/bufg_c3_auto_created_sclk_s_0_l_bk3                          |            90            
RUN-1001 :    4    |       u_imx_415_inst/uii2c_inst/scl_clk_syn_9       |       u_imx_415_inst/uii2c_inst/scl_clk_syn_9       |           |       u_imx_415_inst/uii2c_inst/scl_clk_created_gclkinst_auto_created_sclk_s_0_l_bk4       |            18            
RUN-1001 :    5    |  u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1  |  u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_syn_1  |           |  u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk_created_gclkinst_auto_created_sclk_s_0_l_bk5  |            7             
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [52,0][113,39]; Utilization: 5 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                              Assigned Clock                              |                               Route Clock                                |  Marking  |                                                     Buffer                                                      |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |           |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_0_r_bk1  |           694            
RUN-1001 :    2    |                              cwc_jtck_syn_1                              |                              cwc_jtck_syn_1                              |           |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_0_r_bk2                              |            36            
RUN-1001 :    3    |                            S_hs_rx_clk_syn_5                             |                            S_hs_rx_clk_syn_5                             |           |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_0_r_bk3                             |            18            
RUN-1001 :    4    |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |           |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk4                |            10            
RUN-1001 :    12   |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |           |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk                 |            10            
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][51,79]; Utilization: 4 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                      Assigned Clock                       |                        Route Clock                        |  Marking  |                                        Buffer                                        |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                     S_hs_rx_clk_syn_5                     |                     S_hs_rx_clk_syn_5                     |           |               S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_l_bk1               |           3493           
RUN-1001 :    2    |                      cwc_jtck_syn_1                       |                      cwc_jtck_syn_1                       |           |                cwc_jtck_created_gclkinst_auto_created_sclk_s_1_l_bk2                 |           1259           
RUN-1001 :    3    |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk3  |           640            
RUN-1001 :    4    |                      u_ae_set/I_clk                       |                      u_ae_set/I_clk                       |           |                      u_pll/bufg_c3_auto_created_sclk_s_1_l_bk4                       |            17            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Sector 3, clock routing of x113y59_clk_auto_gnd.fbclk[113,79] is not in assigned region.
RUN-1001 : Clock Region s_1_r [52,40][113,79]; Utilization: 8 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                              Assigned Clock                              |                               Route Clock                                |  Marking  |                                                     Buffer                                                      |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |          u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int          |          u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int          |           |            u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_1_r_bk1            |            1             
RUN-1001 :    2    |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |           |               u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk2                |           3825           
RUN-1001 :    3    |                            S_hs_rx_clk_syn_5                             |                            S_hs_rx_clk_syn_5                             |           |                            S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_1_r_bk3                             |           1085           
RUN-1001 :    4    |                              cwc_jtck_syn_1                              |                              cwc_jtck_syn_1                              |           |                              cwc_jtck_created_gclkinst_auto_created_sclk_s_1_r_bk4                              |           431            
RUN-1001 :    5    |                          u_hdmi_tx/I_pixel_clk                           |                          u_hdmi_tx/I_pixel_clk                           |           |                                    u_pll/bufg_c0_auto_created_sclk_s_1_r_bk5                                    |            97            
RUN-1001 :    6    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_syn_1  |           |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk_created_gclkinst_auto_created_sclk_s_1_r_bk6  |            29            
RUN-1001 :    11   |                                    -                                     |                           x113y59_clk_auto_gnd                           |     +     |                                                        -                                                        |            0             
RUN-1001 :    12   |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |         u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg          |           |                u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk                 |           3825           
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][51,119]; Utilization: 3 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                      Assigned Clock                       |                        Route Clock                        |  Marking  |                                        Buffer                                        |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                     S_hs_rx_clk_syn_5                     |                     S_hs_rx_clk_syn_5                     |           |               S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_l_bk1               |           3340           
RUN-1001 :    2    |                      cwc_jtck_syn_1                       |                      cwc_jtck_syn_1                       |           |                cwc_jtck_created_gclkinst_auto_created_sclk_s_2_l_bk2                 |           864            
RUN-1001 :    3    |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_l_bk3  |            27            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Sector 5, clock routing of x113y99_clk_auto_gnd.fbclk[113,119] is not in assigned region.
RUN-1001 : Clock Region s_2_r [52,80][113,119]; Utilization: 6 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                        Assigned Clock                         |                          Route Clock                          |  Marking  |                                        Buffer                                        |  Regional Clock Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |                       S_hs_rx_clk_syn_5                       |                       S_hs_rx_clk_syn_5                       |           |               S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_2_r_bk1               |           1675           
RUN-1001 :    2    |    u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg    |    u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg    |           |  u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk2  |           1501           
RUN-1001 :    3    |                     u_hdmi_tx/I_pixel_clk                     |                     u_hdmi_tx/I_pixel_clk                     |           |                      u_pll/bufg_c0_auto_created_sclk_s_2_r_bk3                       |           583            
RUN-1001 :    4    |                        cwc_jtck_syn_1                         |                        cwc_jtck_syn_1                         |           |                cwc_jtck_created_gclkinst_auto_created_sclk_s_2_r_bk4                 |           170            
RUN-1001 :    5    |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk  |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk  |           |                      u_pll/bufg_c1_auto_created_sclk_s_2_r_bk5                       |            34            
RUN-1001 :    11   |                               -                               |                     x113y99_clk_auto_gnd                      |     +     |                                          -                                           |            0             
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_l [0,120][51,159]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |   Assigned Clock    |     Route Clock     |  Marking  |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  S_hs_rx_clk_syn_5  |           |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_3_l_bk1  |           857            
RUN-1001 :    2    |   cwc_jtck_syn_1    |   cwc_jtck_syn_1    |           |   cwc_jtck_created_gclkinst_auto_created_sclk_s_3_l_bk2    |           290            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_3_r [52,120][103,159]; Utilization: 1 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |   Assigned Clock    |     Route Clock     |  Marking  |                           Buffer                           |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  S_hs_rx_clk_syn_5  |  S_hs_rx_clk_syn_5  |           |  S_hs_rx_clk_created_gclkinst_auto_created_sclk_s_3_r_bk1  |           672            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1002 : start command "export_db imx_isp_pr.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported phy database
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db imx_isp_pr.db" in  3.805743s wall, 5.687500s user + 0.015625s system = 5.703125s CPU (149.9%)

RUN-1004 : used memory is 5207 MB, reserved memory is 6084 MB, peak memory is 5475 MB
PHY-1001 : Current memory(MB): used = 5207, reserved = 6084, peak = 5475.
PHY-1001 : End export database. 4.064534s wall, 5.953125s user + 0.015625s system = 5.968750s CPU (146.8%)

PHY-1001 : End detail routing;  383.333718s wall, 730.937500s user + 4.093750s system = 735.031250s CPU (191.7%)

PHY-1001 : End Stage 2 | Detail Routing; Time: 383.334872s wall, 730.937500s user + 4.093750s system = 735.031250s CPU (191.7%); Memory(MB): used = 5207, reserved = 6084, peak = 5475;

RUN-1002 : start command "phys_opt -post_route -effort low"
RUN-1002 : start command "start_timer -keep_rs"
RUN-1003 : finish command "start_timer -keep_rs" in  18.204515s wall, 18.015625s user + 0.031250s system = 18.046875s CPU (99.1%)

RUN-1004 : used memory is 5206 MB, reserved memory is 6083 MB, peak memory is 5475 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Stage 3 | Optimize Path After Routing
PHY-1034 : Refresh detailed routing grids ...
PHY-1001 : Loading existing routes ...
PHY-1032 : Net face_recognition_inst/image_skin_select_inst/is_valid_aspect_ratio with 1 non-virtual pins; routing is skipped.
RUN-1001 : Clock Statistics :
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                             Clock Net                              |         Type          
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |       u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int       |       User GCLK       
RUN-1001 :     2    |      u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf      |       User GCLK       
RUN-1001 :     3    |                           u_pll/clk0_buf                           |       User GCLK       
RUN-1001 :     4    |                           u_pll/clk1_buf                           |       User GCLK       
RUN-1001 :     5    |                           u_pll/clk3_buf                           |       User GCLK       
RUN-1001 :     6    |                            S_hs_rx_clk                             |     Inferred GCLK     
RUN-1001 :     7    |                              cwc_jtck                              |     Inferred GCLK     
RUN-1001 :     8    |  u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/io_clk  |     Inferred GCLK     
RUN-1001 :     9    |                 u_imx_415_inst/uii2c_inst/scl_clk                  |     Inferred GCLK     
RUN-1001 :    10    |            u_mipi_dphy_rx_ph1a_mipiio_wrapper/I_lp_clk             |     Inferred GCLK     
RUN-1001 :    11    |      u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg       |      User Sector      
RUN-1001 :    12    |      u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg       |      User Sector      
RUN-1001 :    13    |           u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1           |  User Multi-Regional  
RUN-1001 :    14    |           u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2           |  User Multi-Regional  
RUN-1001 :    15    |       u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk        |     User Regional     
RUN-1001 :    16    |       u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk        |     User Regional     
RUN-1001 :    17    |       u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk        |     User Regional     
RUN-1001 :    18    |       u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk        |     User Regional     
RUN-1001 : ------------------------------------------------------------------------------------------------------
PHY-1001 : eco open net = 0
OPT-1001 : Start post-route optimization ...
OPT-1001 : WNS -4269 TNS -168629 NUM_FEPS 167
OPT-1001 : Bail out post-route opt flow because bad initial timing.
OPT-1001 : End Stage 3 | Optimize Path After Routing; Time: 12.914720s wall, 13.593750s user + 0.015625s system = 13.609375s CPU (105.4%); Memory(MB): used = 5207, reserved = 6084, peak = 5475;

OPT-1001 : End physical optimization;  31.705932s wall, 32.593750s user + 0.062500s system = 32.656250s CPU (103.0%)

RUN-1001 : Post-route optimization summary
RUN-1001 : --------------------------------------------
RUN-1001 :   Metrics  |  Before   |   After   |  impr  
RUN-1001 : --------------------------------------------
RUN-1001 :    SWNS    |   -4269   |   -4269   |   0    
RUN-1001 :    STNS    |  -168629  |  -168629  |   0    
RUN-1001 :    FEPS    |    167    |    167    |   0    
RUN-1001 : --------------------------------------------
RUN-1001 : Attempt Statistics
RUN-1001 : -----------------------------------------------------
RUN-1001 :          Item         |  Total  |  Succ  |  Percent  
RUN-1001 : -----------------------------------------------------
RUN-1001 :   Attempt relocation  |    0    |   0    |    NA     
RUN-1001 :    Attempt reroute    |    0    |   0    |    NA     
RUN-1001 :       Attempt DR      |    0    |   0    |    NA     
RUN-1001 : -----------------------------------------------------
OPT-1001 : Total DR runtime: 0.000000
OPT-1001 : Total UT runtime: 0.108414
PHY-1001 : Stage 4 | Check And Add Lut-bridge
PHY-1001 : End Stage 4 | Check And Add Lut-bridge; Time: 0.320405s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (97.5%); Memory(MB): used = 5206, reserved = 6083, peak = 5475;

PHY-1001 : Stage 5 | Lut Bridge Check
PHY-1001 : End Stage 5 | Lut Bridge Check; Time: 0.757020s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (101.1%); Memory(MB): used = 5206, reserved = 6083, peak = 5475;

PHY-1001 : Stage 6 | Physical Net Status Check
PHY-1001 : End Stage 6 | Physical Net Status Check; Time: 0.278987s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.8%); Memory(MB): used = 5206, reserved = 6083, peak = 5475;

PHY-1001 : Start multi-drive drc check......
PHY-1001 : No multi-drive.
PHY-1001 : Stage 7 | Clock Net Status Check
PHY-1001 : 3 clock net(s) utilize local routing resource.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :         ClockName         |   DriverType    |  Clock/Fanout  |  LocalWireNum  |               NetName               |  Marked  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :          clk_25m          |   AL_PHY_PAD    |      1/1       |       19       |         I_sys_clk_25m_dup_1         |    -     
RUN-1001 :             -             |  AL_PHY_LSLICE  |      1/3       |       19       |  u_imx_415_inst/uii2c_inst/scl_clk  |    -     
RUN-1001 :   config_inst.cwc_tck_o   |  AL_PHY_CONFIG  |      1/1       |       12       |              cwc_jtck               |    -     
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkin net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkout net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: 1 clock-net(s) because they drive other clock net, may cause clock skew. Run "analyze_clock -detail" for more infomation.
PHY-1001 : End Stage 7 | Clock Net Status Check; Time: 0.233082s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.6%); Memory(MB): used = 5206, reserved = 6083, peak = 5475;

PHY-1001 : Stage 8 | Abnormal Timing Path check
PHY-5089 WARNING: Skip 1 abnormal timing path for routing due to clock skew is greater than 1000ps or hold slack is less than -1000ps, use load pr.db and report_abnormal_timing_target -file to get detail message. If need to fix these hold violation, place turn on hold fix high.
PHY-1001 : End Stage 8 | Abnormal Timing Path check; Time: 0.988550s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (99.6%); Memory(MB): used = 5206, reserved = 6083, peak = 5475;

RUN-1003 : finish command "phys_opt -post_route -effort low" in  34.669950s wall, 35.562500s user + 0.062500s system = 35.625000s CPU (102.8%)

RUN-1004 : used memory is 5206 MB, reserved memory is 6083 MB, peak memory is 5475 MB
RUN-1002 : start command "export_db imx_isp_pr.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported phy database
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db imx_isp_pr.db" in  3.932574s wall, 5.671875s user + 0.031250s system = 5.703125s CPU (145.0%)

RUN-1004 : used memory is 5206 MB, reserved memory is 6083 MB, peak memory is 5475 MB
RUN-1002 : start command "fix_hold"

PHY-1001 : Stage 9 | Hold Fix
PHY-1001 : Stage 9.1 | Load Design Data
PHY-1034 : Refresh detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1032 : Net face_recognition_inst/image_skin_select_inst/is_valid_aspect_ratio with 1 non-virtual pins; routing is skipped.
PHY-1001 : eco open net = 0
PHY-1001 : End Stage 9.1 | Load Design Data; Time: 1.587414s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (109.3%); Memory(MB): used = 5206, reserved = 6083, peak = 5475;

PHY-1001 : Stage 9.2 | Hold Fix Optimization
RUN-1002 : start command "start_timer"
5.000000
7.272000
6.000000
5.000000
RUN-1003 : finish command "start_timer" in  27.240839s wall, 27.062500s user + 0.093750s system = 27.156250s CPU (99.7%)

RUN-1004 : used memory is 5206 MB, reserved memory is 6083 MB, peak memory is 5475 MB
PHY-1001 : Timing info: SWNS -4.269ns | STNS -168.629ns | HWNS -0.182ns | HTNS -1.042ns.
PHY-1001 : Processing hold violation on 52 end-point, worst slack = -74ps, best slack = 60ps.
PHY-1001 : End timing refresh.  39.022959s wall, 38.718750s user + 0.109375s system = 38.828125s CPU (99.5%)

PHY-1001 : Stage 9.2.1 | Phase 1
PHY-1001 : Stage 9.2.1.1 | Hold Fix By LutBridge
PHY-1030 : Failed to fix hold at end-point O_hdmi_clk_p_syn_2.doq[0] on net u_hdmi_tx/u_hdmi2phy_wrapper/u3_lane_lvds_10_1/S_idata[0], recover it due to setup timing constraint.
PHY-1030 : Failed to fix hold at end-point auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[358]_syn_2.imf on net face_recognition_inst/image_skin_select_inst/i_r[0][7], recover it due to setup timing constraint.
PHY-1030 : Failed to fix hold at end-point debug_hub_top/U_0_register/ctrl_shift_reg[528]_syn_2.asr on net debug_hub_top/U_0_register/rst, recover it due to setup timing constraint.
PHY-1030 : Failed to fix hold at end-point debug_hub_top/U_0_register/ctrl_shift_reg[530]_syn_2.asr on net debug_hub_top/U_0_register/rst, recover it due to setup timing constraint.
PHY-1001 : len = 8.30234e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 22; unresolved count = 0.
PHY-1001 : 1 out of 52 ((1.92)%) EP fixed by LB.
PHY-1001 : End Stage 9.2.1.1 | Hold Fix By LutBridge; Time: 4.785315s wall, 5.046875s user + 0.031250s system = 5.078125s CPU (106.1%); Memory(MB): used = 5206, reserved = 6083, peak = 5475;

PHY-1001 : Timing info: SWNS -4.269ns | STNS -168.629ns | HWNS -0.182ns | HTNS -0.588ns.
PHY-1001 : Processing hold violation on 29 end-point, worst slack = -74ps, best slack = 50ps.
PHY-1001 : End timing refresh.  0.442704s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (102.4%)

PHY-1001 : Stage 9.2.1.2 | Hold Fix By Pin
PHY-1030 : Failed to fix hold at end-point auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[358]_syn_2.imf on net face_recognition_inst/image_skin_select_inst/i_r[0][7], recover it due to setup timing constraint.
PHY-1030 : Failed to fix hold at end-point auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[358]_syn_2.imf on net face_recognition_inst/image_skin_select_inst/i_r[0][7], recover it due to setup timing constraint.
PHY-1030 : Failed to fix hold at end-point auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[358]_syn_2.imf on net face_recognition_inst/image_skin_select_inst/i_r[0][7], recover it due to setup timing constraint.
PHY-1030 : Failed to fix hold at end-point auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[358]_syn_2.imf on net face_recognition_inst/image_skin_select_inst/i_r[0][7], recover it due to setup timing constraint.
PHY-1030 : Failed to fix hold at end-point auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[358]_syn_2.imf on net face_recognition_inst/image_skin_select_inst/i_r[0][7], recover it due to setup timing constraint.
PHY-1030 : Failed to fix hold at end-point auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[358]_syn_2.imf on net face_recognition_inst/image_skin_select_inst/i_r[0][7], recover it due to setup timing constraint.
PHY-1030 Similar messages will be suppressed.
PHY-1001 : len = 8.30506e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 26 out of 29 ((89.66)%) EP fixed by pin delay.
PHY-1001 : End Stage 9.2.1.2 | Hold Fix By Pin; Time: 32.380393s wall, 32.671875s user + 0.093750s system = 32.765625s CPU (101.2%); Memory(MB): used = 5206, reserved = 6083, peak = 5475;

PHY-1001 : Timing info: SWNS -4.269ns | STNS -168.629ns | HWNS -0.182ns | HTNS -0.182ns.
PHY-1001 : Processing hold violation on 5 end-point, worst slack = 3ps, best slack = 50ps.
PHY-1001 : End timing refresh.  0.482566s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.4%)

PHY-1001 : Stage 9.2.1.3 | Hold Fix By Net
PHY-1001 : len = 8.30541e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 4 out of 5 ((80.00)%) EP fixed by net delay.
PHY-1001 : End Stage 9.2.1.3 | Hold Fix By Net; Time: 0.984179s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (122.2%); Memory(MB): used = 5206, reserved = 6083, peak = 5475;

PHY-1001 : Timing info: SWNS -4.269ns | STNS -168.629ns | HWNS -0.182ns | HTNS -0.182ns.
PHY-1001 : Processing hold violation on 3 end-point, worst slack = 11ps, best slack = 50ps.
PHY-1001 : End timing refresh.  0.443350s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (98.7%)

PHY-1001 : End Stage 9.2.1 | Phase 1; Time: 39.834026s wall, 40.609375s user + 0.125000s system = 40.734375s CPU (102.3%); Memory(MB): used = 5206, reserved = 6083, peak = 5475;

PHY-1001 : Stage 9.2.2 | Phase 2
PHY-1001 : Stage 9.2.2.1 | Hold Fix By LutBridge
PHY-1001 : len = 8.30544e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : Bridge count = 0; unresolved count = 0.
PHY-1001 : 1 out of 3 ((33.33)%) EP fixed by LB.
PHY-1001 : End Stage 9.2.2.1 | Hold Fix By LutBridge; Time: 0.643271s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (153.0%); Memory(MB): used = 5206, reserved = 6083, peak = 5475;

PHY-1001 : Timing info: SWNS -4.269ns | STNS -168.629ns | HWNS -0.182ns | HTNS -0.182ns.
PHY-1001 : Processing hold violation on 3 end-point, worst slack = 16ps, best slack = 94ps.
PHY-1001 : End timing refresh.  0.459426s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (102.0%)

PHY-1001 : Stage 9.2.2.2 | Hold Fix By Pin
PHY-1001 : len = 8.30547e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 2 out of 3 ((66.67)%) EP fixed by pin delay.
PHY-1001 : End Stage 9.2.2.2 | Hold Fix By Pin; Time: 25.317421s wall, 25.531250s user + 0.046875s system = 25.578125s CPU (101.0%); Memory(MB): used = 5148, reserved = 6083, peak = 5475;

PHY-1001 : Timing info: SWNS -4.269ns | STNS -168.629ns | HWNS -0.182ns | HTNS -0.182ns.
PHY-1001 : Processing hold violation on 1 end-point, worst slack = 16ps, best slack = 16ps.
PHY-1001 : End timing refresh.  0.503257s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.4%)

PHY-1001 : Stage 9.2.2.3 | Hold Fix By Net
PHY-1001 : len = 8.30547e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : 0 out of 1 ((0.00)%) EP fixed by net delay.
PHY-1001 : End Stage 9.2.2.3 | Hold Fix By Net; Time: 0.547617s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (145.5%); Memory(MB): used = 5148, reserved = 6083, peak = 5475;

PHY-1001 : Timing info: SWNS -4.269ns | STNS -168.629ns | HWNS -0.182ns | HTNS -0.182ns.
PHY-1001 : Processing hold violation on 1 end-point, worst slack = 16ps, best slack = 16ps.
PHY-1001 : End timing refresh.  0.416244s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (101.4%)

PHY-1001 : End Stage 9.2.2 | Phase 2; Time: 28.170376s wall, 28.984375s user + 0.046875s system = 29.031250s CPU (103.1%); Memory(MB): used = 5148, reserved = 6083, peak = 5475;

PHY-1001 : End Stage 9.2 | Hold Fix Optimization; Time: 107.032763s wall, 108.312500s user + 0.281250s system = 108.593750s CPU (101.5%); Memory(MB): used = 5148, reserved = 6083, peak = 5475;

PHY-1001 : End Stage 9 | Hold Fix; Time: 109.314226s wall, 110.718750s user + 0.296875s system = 111.015625s CPU (101.6%); Memory(MB): used = 5148, reserved = 6083, peak = 5475;

RUN-1003 : finish command "fix_hold" in  109.505186s wall, 110.906250s user + 0.296875s system = 111.203125s CPU (101.6%)

RUN-1004 : used memory is 5148 MB, reserved memory is 6083 MB, peak memory is 5475 MB
PHY-1001 : Stage 10 | Report Route Qor
RUN-1002 : start command "report_qor -step route -file route.qor"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  18.504803s wall, 18.265625s user + 0.046875s system = 18.312500s CPU (99.0%)

RUN-1004 : used memory is 5149 MB, reserved memory is 6083 MB, peak memory is 5475 MB
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        -4269                |
|     Setup TNS             |      -168629                |
|     Num of violated S-EP  |          167                |
|     Hold WNS              |         -182                |
|     Hold TNS              |         -182                |
|     Num of violated H-EP  |            1                |
-----------------------------------------------------------
| Routing Resource          |                             |
|     Wire length           |      8305472                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |        28807                |
|     slices percentage     |       24.66%                |
|     #RAMs                 |          124                |
|     #DSPs                 |           74                |
|     #DRAMHARDCON          |           51                |
-----------------------------------------------------------
Report route stage QoR done.

PHY-1034 : Refresh detailed routing grids ...
PHY-1032 : Net face_recognition_inst/image_skin_select_inst/is_valid_aspect_ratio with 1 non-virtual pins; routing is skipped.
RUN-0008 : Do timing check and 1 issue(s) found.
RUN-0008 : Do critical path check and 2 issue(s) found.
RUN-0008 : Do routing resoruce check and 0 issue(s) found.
QoR Evaluation
-------------------------------------------------------------------------------------------------------------------------------------------------------------
  ID        |  Priority  |  Description                                                   |  Suggestion
-------------------------------------------------------------------------------------------------------------------------------------------------------------
  QOR-1301  |  HIGH      |  - Route SWNS -4269ps smaller than 0, do not meet timing.      |  - Try following method to drive timing meet:
            |            |                                                                |      set_param route post_route_opt medium
            |            |                                                                |      set_param route postrt_opt_extra_round 4
            |            |                                                                |  
  QOR-2502  |  MEDIUM    |  - Large cell delay percentage 41% on critical path            |  - Routing delay is smaller enough, check following items:
            |            |                                                                |    Check design and try to reduce number of macro cell on criti
            |            |                                                                |    cal path.
            |            |                                                                |    Check design and try to reduce logic level on this clock gro
            |            |                                                                |    up.
            |            |                                                                |  
  QOR-2604  |  LOW       |  - There are total 1 large delay nets have much number fanout  |  - Try following method to improve fanout net timing:
            |            |                                                                |      set_param place opt_timing high
            |            |                                                                |      set_param place hfn_opt_effort high
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Note* (*) means this parameter has been set already.
      (+) means this parameter has been set, suggest to upgrade higher effort level.
Note** plesae resolve priority MUST FIX and HIGH issues firstly
       because these have highly possible to block the timing convergence even stop the flow.
Note*** some suggested settings are not suitable to use together
        take care of using them separately if suggestion mentioned.
RUN-1003 : finish command "report_qor -step route -file route.qor" in  32.055119s wall, 32.375000s user + 0.093750s system = 32.468750s CPU (101.3%)

RUN-1004 : used memory is 5149 MB, reserved memory is 6083 MB, peak memory is 5475 MB
RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  11.572748s wall, 11.453125s user + 0.031250s system = 11.484375s CPU (99.2%)

RUN-1004 : used memory is 5149 MB, reserved memory is 6083 MB, peak memory is 5475 MB
RUN-1003 : finish command "update_timing -mode final" in  19.880232s wall, 19.734375s user + 0.031250s system = 19.765625s CPU (99.4%)

RUN-1004 : used memory is 5149 MB, reserved memory is 6083 MB, peak memory is 5475 MB
RUN-1002 : start command "report_timing_summary -file final_timing.rpt"
OPT-1001 : QoR tracer report on route step:
    SWNS [   incr ]     STNS [    incr ]  S-FEPS [   incr ]    HWNS [   incr ]      HTNS [     incr ]    H-FEPS [     incr ]    CELL [   incr ]       WL [    incr ]   RT(s) [   incr ]   MEM(mb) [     incr ]
   -3839 [      0 ]  -209391 [       0 ]     306 [      0 ]    -368 [      0 ]    -25666 [        0 ]       495 [        0 ]   30307 [      0 ]  7826176 [       0 ]     204 [      0 ]      5475 [        0 ] : dr_initialization
   -3977 [   -138 ]  -160653 [   48738 ]     141 [   -165 ]    -368 [      0 ]      -667 [    24999 ]        10 [     -485 ]   30307 [      0 ]  7924880 [   98704 ]     242 [     38 ]      5475 [        0 ] : dr_timing_opt_phase1
   -5449 [  -1472 ]  -335898 [ -175245 ]     364 [    223 ]    -189 [    179 ]     -2894 [    -2227 ]        68 [       58 ]   30307 [      0 ]  8225648 [  300768 ]     329 [     87 ]      5475 [        0 ] : dr_opt_phase1
   -4012 [   1437 ]  -161791 [  174107 ]     154 [   -210 ]    -182 [      7 ]      -299 [     2595 ]         5 [      -63 ]   30307 [      0 ]  8290832 [   65184 ]     345 [     16 ]      5475 [        0 ] : dr_timing_opt_phase2
   -4269 [   -257 ]  -168629 [   -6838 ]     167 [     13 ]    -182 [      0 ]     -1042 [     -743 ]        26 [       21 ]   30307 [      0 ]  8300608 [    9776 ]     355 [     10 ]      5475 [        0 ] : dr_opt_phase2
   -4012 [    257 ]  -176332 [   -7703 ]     160 [     -7 ]    -182 [      0 ]      -257 [      785 ]         3 [      -23 ]   30307 [      0 ]  8297344 [   -3264 ]     364 [      9 ]      5475 [        0 ] : dr_timing_opt_phase3
   -4036 [    -24 ]  -176860 [    -528 ]     160 [      0 ]    -182 [      0 ]      -967 [     -710 ]        19 [       16 ]   30307 [      0 ]  8295408 [   -1936 ]     369 [      5 ]      5475 [        0 ] : dr_opt_phase3
   -4018 [     18 ]  -176689 [     171 ]     160 [      0 ]    -182 [      0 ]      -257 [      710 ]         3 [      -16 ]   30307 [      0 ]  8297328 [    1920 ]     376 [      7 ]      5475 [        0 ] : dr_timing_opt_phase4
   -4018 [      0 ]  -176689 [       0 ]     160 [      0 ]    -182 [      0 ]      -891 [     -634 ]        19 [       16 ]   30307 [      0 ]  8295472 [   -1856 ]     378 [      2 ]      5475 [        0 ] : dr_opt_phase4
   -4018 [      0 ]  -176689 [       0 ]     160 [      0 ]    -182 [      0 ]      -257 [      634 ]         3 [      -16 ]   30307 [      0 ]  8297584 [    2112 ]     385 [      7 ]      5475 [        0 ] : dr_timing_opt_phase5
   -4018 [      0 ]  -176689 [       0 ]     160 [      0 ]    -182 [      0 ]      -831 [     -574 ]        14 [       11 ]   30307 [      0 ]  8295936 [   -1648 ]     388 [      3 ]      5475 [        0 ] : dr_opt_phase5
   -4269 [   -251 ]  -168629 [    8060 ]     167 [      7 ]    -182 [      0 ]     -1042 [     -211 ]        26 [       12 ]   30307 [      0 ]  8300608 [    4672 ]     418 [     30 ]      5475 [        0 ] : multi_try_opt
   -4269 [      0 ]  -168629 [       0 ]     167 [      0 ]    -182 [      0 ]     -1042 [        0 ]        26 [        0 ]   30307 [      0 ]  8300608 [       0 ]     459 [     41 ]      5475 [        0 ] : post_route_opt
   -4269 [      0 ]  -168629 [       0 ]     167 [      0 ]    -182 [      0 ]      -182 [      860 ]         1 [      -25 ]   30307 [      0 ]  8305472 [    4864 ]     572 [    113 ]      5475 [        0 ] : fix_hold_opt

PHY-1001 : End Stage 10 | Report Route Qor; Time: 52.195020s wall, 52.359375s user + 0.140625s system = 52.500000s CPU (100.6%); Memory(MB): used = 5149, reserved = 6083, peak = 5475;

PHY-1001 : Stage 11 | Routing DRC
PHY-1001 : Stage 11.1 | Check And Add Lut-bridge
PHY-1001 : End Stage 11.1 | Check And Add Lut-bridge; Time: 0.214300s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (94.8%); Memory(MB): used = 5149, reserved = 6083, peak = 5475;

PHY-1001 : Stage 11.2 | Lut Bridge Check
PHY-1001 : End Stage 11.2 | Lut Bridge Check; Time: 0.430569s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (101.6%); Memory(MB): used = 5149, reserved = 6083, peak = 5475;

PHY-1001 : Stage 11.3 | Physical Net Status Check
PHY-1001 : End Stage 11.3 | Physical Net Status Check; Time: 0.219500s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.7%); Memory(MB): used = 5149, reserved = 6083, peak = 5475;

PHY-1001 : Start multi-drive drc check......
PHY-1001 : No multi-drive.
PHY-1001 : Stage 11.4 | Clock Net Status Check
PHY-1001 : 3 clock net(s) utilize local routing resource.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :         ClockName         |   DriverType    |  Clock/Fanout  |  LocalWireNum  |               NetName               |  Marked  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :          clk_25m          |   AL_PHY_PAD    |      1/1       |       19       |         I_sys_clk_25m_dup_1         |    -     
RUN-1001 :             -             |  AL_PHY_LSLICE  |      1/3       |       19       |  u_imx_415_inst/uii2c_inst/scl_clk  |    -     
RUN-1001 :   config_inst.cwc_tck_o   |  AL_PHY_CONFIG  |      1/1       |       12       |              cwc_jtck               |    -     
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkin net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkout net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: 1 clock-net(s) because they drive other clock net, may cause clock skew. Run "analyze_clock -detail" for more infomation.
PHY-1001 : End Stage 11.4 | Clock Net Status Check; Time: 0.165185s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.6%); Memory(MB): used = 5149, reserved = 6083, peak = 5475;

PHY-1001 : Stage 11.5 | Abnormal Timing Path check
PHY-5089 WARNING: Skip 1 abnormal timing path for routing due to clock skew is greater than 1000ps or hold slack is less than -1000ps, use load pr.db and report_abnormal_timing_target -file to get detail message. If need to fix these hold violation, place turn on hold fix high.
PHY-1001 : End Stage 11.5 | Abnormal Timing Path check; Time: 0.626059s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (102.3%); Memory(MB): used = 5149, reserved = 6083, peak = 5475;

PHY-1001 : Stage 11.6 | Bound Check
PHY-1001 : Check Pass.
PHY-1001 : End Stage 11.6 | Bound Check; Time: 0.018023s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.7%); Memory(MB): used = 5149, reserved = 6083, peak = 5475;

PHY-1001 : End Stage 11 | Routing DRC; Time: 1.828081s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (100.0%); Memory(MB): used = 5149, reserved = 6083, peak = 5475;

RUN-1003 : finish command "route" in  626.996873s wall, 982.984375s user + 4.750000s system = 987.734375s CPU (157.5%)

RUN-1004 : used memory is 5149 MB, reserved memory is 6083 MB, peak memory is 5475 MB
RUN-1002 : start command "report_area -io_info -file imx_isp_phy.area"
SYN-4034 : The count of slices with lut is 13187.
SYN-4035 : The count of slices with lut+ripple is 3786.
RUN-1001 : standard
***Report Model: system_top Device: PH1A180SFG676***

Design Statistics
#IO                        82   out of    376   21.81%
  #input                    4
  #output                  33
  #inout                   45
#lut6                   17869   out of 116800   15.30%
#reg                    37150
  #slice reg            37149   out of 233600   15.90%
  #pad reg                  1

Utilization Statistics
#slice                  28807   out of 116800   24.66%
  #used ram               896
    #dram lut             408
    #shifter lut          488
  #used logic           27911
    #with luts          13187
    #with adder          3786
    #reg only           10938
#feedthrough             5881
#f7mux                     48   out of  58400    0.08%
#f8mux                     24   out of  29200    0.08%
#eram                     124   out of    646   19.20%
  #eram20k                124
  #fifo20k                  0
#dsp                       74   out of    600   12.33%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      4    0.00%
#ddr_cal                    1   out of      1  100.00%
#ddr_bank                   2   out of      3   66.67%
#pad                       87   out of    376   23.14%
#pll                        3   out of     16   18.75%
#gclk                      10   out of     32   31.25%
#lclk                       0   out of     40    0.00%
#sclk                      32   out of    120   26.67%
#mlclk                      2   out of     22    9.09%
#ioclk                      4   out of     22   18.18%


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       51387  
    #2          2       11722  
    #3          3       3925   
    #4          4       1203   
    #5        5-10      3210   
    #6        11-50      818   
    #7       51-100      40    
    #8       101-500      2    
  Average     1.84             

RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  11.621737s wall, 11.531250s user + 0.031250s system = 11.562500s CPU (99.5%)

RUN-1004 : used memory is 5149 MB, reserved memory is 6083 MB, peak memory is 5475 MB
RUN-1003 : finish command "update_timing -mode final" in  20.003019s wall, 19.906250s user + 0.031250s system = 19.937500s CPU (99.7%)

RUN-1004 : used memory is 5071 MB, reserved memory is 6083 MB, peak memory is 5475 MB
RUN-1002 : start command "report_timing_status -file imx_isp_phy.ts"
RUN-1002 : start command "report_timing_summary -file imx_isp_pr.timing"
RUN-1002 : start command "report_timing_exception -file imx_isp_exception.timing"
RUN-1002 : start command "flow_status -file route_flow.status"
Location         : D:\TD\prj\imx_face\imx_isp_Runs\phy_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : system_top
Device           : PH1A180SFG676
Speed            : 2

Timing Mode      : final
Setup            : WNS -4269ps  TNS  -168629ps  NUM_FEPS   167
Hold             : WNS  -182ps  TNS     -182ps  NUM_FEPS     1

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time   |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :       place      |    1     |  9m25s(47%)  |   1429(59%)   |       3832        |       3832        
RUN-1001 :       route      |    1     |  8m3s(40%)   |   841(34%)    |       5149        |       5475        
RUN-1001 :     fix_hold     |    1     |  1m49s(9%)   |    110(4%)    |       5148        |       5475        
RUN-1001 :     phys_opt     |    1     |   34s(2%)    |    35(1%)     |       5206        |       5475        
RUN-1001 :   import_device  |    1     |    7s(0%)    |     5(0%)     |       1194        |       1194        
RUN-1001 :     import_db    |    4     |    2s(0%)    |     1(0%)     |       2620        |       2620        
RUN-1001 :       pack       |    1     |    0s(0%)    |     0(0%)     |       2620        |       2620        
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    10    |    20m0s     |     2421      |       5206        |       5475        
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1002 : start command "report_clock_utilization -file route_clock_utilization.txt"
RUN-1002 : start command "export_db imx_isp_pr.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported phy database
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db imx_isp_pr.db" in  2.470884s wall, 3.359375s user + 0.046875s system = 3.406250s CPU (137.9%)

RUN-1004 : used memory is 5071 MB, reserved memory is 6083 MB, peak memory is 5475 MB
RUN-1002 : start command "commit_param -step bitgen"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Bitgen Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :      Parameters     |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :         bin         |    off     |       off        |        
RUN-1001 :       compress      |    off     |       off        |        
RUN-1001 :       gen_mask      |    off     |       off        |        
RUN-1001 :      max_stream     |     on     |        on        |        
RUN-1001 :      time_info      |     on     |        on        |        
RUN-1001 :   unused_io_status  |   pullup   |      pullup      |        
RUN-1001 :       version       |    0x00    |       0x00       |        
RUN-1001 : -------------------------------------------------------------
RUN-1002 : start command "bitgen -bit imx_isp.bit"
RUN-1002 : start command "export_bid imx_isp_inst.bid"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 13 pll_pd instances.
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 30313
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 54096, pip num: 520719
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 5881
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1514337 bits set as '1'.
BIT-1004 : Generate file imx_isp.bit.
RUN-1003 : finish command "bitgen -bit imx_isp.bit" in  16.472933s wall, 92.687500s user + 1.562500s system = 94.250000s CPU (572.2%)

RUN-1004 : used memory is 5237 MB, reserved memory is 6084 MB, peak memory is 5475 MB
RUN-1002 : start command "setup_debugger ../../chip_debugger"
KIT-1004 : Update chipwatcher trigger condition
KIT-1004 : Generate chipwatcher configuration file: cw/compiled.cwc
KIT-1004 : Generate chipwatcher bit file: cw/compiled.bit
RUN-1002 : start command "export_bitgen_param -file .bitgen_param.f"
RUN-1002 : start command "export_flow_status -s opt_place -e bitgen"
RUN-1002 : start command "flow_status"

Location         : D:\TD\prj\imx_face\imx_isp_Runs\phy_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : system_top
Device           : PH1A180SFG676
Speed            : 2

Timing Mode      : final
Setup            : WNS -4269ps  TNS  -168629ps  NUM_FEPS   167
Hold             : WNS  -182ps  TNS     -182ps  NUM_FEPS     1

RUN-1001 : Flow Statistics:
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time   |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :       place      |    1     |  9m25s(46%)  |   1429(56%)   |       3832        |       3832        
RUN-1001 :       route      |    1     |  8m3s(39%)   |   841(33%)    |       5149        |       5475        
RUN-1001 :     fix_hold     |    1     |  1m49s(8%)   |    110(4%)    |       5148        |       5475        
RUN-1001 :     phys_opt     |    1     |   34s(2%)    |    35(1%)     |       5206        |       5475        
RUN-1001 :      bitgen      |    1     |   16s(1%)    |    93(3%)     |       5237        |       5475        
RUN-1001 :   import_device  |    1     |    7s(0%)    |     5(0%)     |       1194        |       1194        
RUN-1001 :     import_db    |    4     |    2s(0%)    |     1(0%)     |       2620        |       2620        
RUN-1001 :       pack       |    1     |    0s(0%)    |     0(0%)     |       2620        |       2620        
RUN-1001 : ---------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    11    |    20m16s    |     2514      |       5237        |       5475        
RUN-1001 : ---------------------------------------------------------------------------------------------------
