import "primitives/core.futil";
import "primitives/memories.futil";
import "primitives/binary_operators.futil";
component fifo(cmd: 2, value: 32) -> () {
  cells {
    mem = seq_mem_d1(32, 10, 32);
    next_write = std_reg(32);
    next_read = std_reg(32);
    ref ans = std_reg(32);
    ref err = std_reg(1);
    len = std_reg(32);
    cmd_eq_0 = std_eq(2);
    cmd_eq_1 = std_eq(2);
    cmd_eq_2 = std_eq(2);
    write_eq_MAX_QUEUE_LEN = std_eq(32);
    read_eq_MAX_QUEUE_LEN = std_eq(32);
    len_eq_0 = std_eq(32);
    len_eq_MAX_QUEUE_LEN = std_eq(32);
    write_incr = std_add(32);
    read_incr = std_add(32);
    len_incr = std_add(32);
    len_decr = std_sub(32);
  }
  wires {
    comb group cmd_eq_0_group {
      cmd_eq_0.left = cmd;
      cmd_eq_0.right = 2'd0;
    }
    comb group cmd_eq_1_group {
      cmd_eq_1.left = cmd;
      cmd_eq_1.right = 2'd1;
    }
    comb group cmd_eq_2_group {
      cmd_eq_2.left = cmd;
      cmd_eq_2.right = 2'd2;
    }
    comb group write_eq_MAX_QUEUE_LEN_group {
      write_eq_MAX_QUEUE_LEN.left = next_write.out;
      write_eq_MAX_QUEUE_LEN.right = 32'd10;
    }
    comb group read_eq_MAX_QUEUE_LEN_group {
      read_eq_MAX_QUEUE_LEN.left = next_read.out;
      read_eq_MAX_QUEUE_LEN.right = 32'd10;
    }
    comb group len_eq_0_group {
      len_eq_0.left = len.out;
      len_eq_0.right = 32'd0;
    }
    comb group len_eq_MAX_QUEUE_LEN_group {
      len_eq_MAX_QUEUE_LEN.left = len.out;
      len_eq_MAX_QUEUE_LEN.right = 32'd10;
    }
    group write_incr_group {
      write_incr.left = next_write.out;
      write_incr.right = 32'd1;
      next_write.write_en = 1'd1;
      next_write.in = write_incr.out;
      write_incr_group[done] = next_write.done;
    }
    group read_incr_group {
      read_incr.left = next_read.out;
      read_incr.right = 32'd1;
      next_read.write_en = 1'd1;
      next_read.in = read_incr.out;
      read_incr_group[done] = next_read.done;
    }
    group len_incr_group {
      len_incr.left = len.out;
      len_incr.right = 32'd1;
      len.write_en = 1'd1;
      len.in = len_incr.out;
      len_incr_group[done] = len.done;
    }
    group len_decr_group {
      len_decr.left = len.out;
      len_decr.right = 32'd1;
      len.write_en = 1'd1;
      len.in = len_decr.out;
      len_decr_group[done] = len.done;
    }
    group flash_write {
      next_write.in = 32'd0;
      next_write.write_en = 1'd1;
      flash_write[done] = next_write.done;
    }
    group flash_read {
      next_read.in = 32'd0;
      next_read.write_en = 1'd1;
      flash_read[done] = next_read.done;
    }
    group flash_ans {
      ans.in = 32'd0;
      ans.write_en = 1'd1;
      flash_ans[done] = ans.done;
    }
    group raise_err {
      err.in = 1'd1;
      err.write_en = 1'd1;
      raise_err[done] = err.done;
    }
    group write_payload_to_mem {
      mem.addr0 = next_write.out;
      mem.write_en = 1'd1;
      mem.write_data = value;
      write_payload_to_mem[done] = mem.write_done;
    }
    group read_payload_from_mem_phase1 {
      mem.addr0 = next_read.out;
      mem.read_en = 1'd1;
      read_payload_from_mem_phase1[done] = mem.read_done;
    }
    group read_payload_from_mem_phase2 {
      ans.write_en = 1'd1;
      ans.in = mem.read_data;
      read_payload_from_mem_phase2[done] = ans.done;
    }
  }
  control {
    seq {
      par {
        if cmd_eq_0.out with cmd_eq_0_group {
          if len_eq_0.out with len_eq_0_group {
            seq {
              raise_err;
              flash_ans;
            }
          } else {
            seq {
              read_payload_from_mem_phase1;
              read_payload_from_mem_phase2;
              read_incr_group;
              if read_eq_MAX_QUEUE_LEN.out with read_eq_MAX_QUEUE_LEN_group {
                flash_read;
              }
              len_decr_group;
            }
          }
        }
        if cmd_eq_1.out with cmd_eq_1_group {
          if len_eq_0.out with len_eq_0_group {
            seq {
              raise_err;
              flash_ans;
            }
          } else {
            seq {
              read_payload_from_mem_phase1;
              read_payload_from_mem_phase2;
            }
          }
        }
        if cmd_eq_2.out with cmd_eq_2_group {
          if len_eq_MAX_QUEUE_LEN.out with len_eq_MAX_QUEUE_LEN_group {
            seq {
              raise_err;
              flash_ans;
            }
          } else {
            seq {
              write_payload_to_mem;
              write_incr_group;
              if write_eq_MAX_QUEUE_LEN.out with write_eq_MAX_QUEUE_LEN_group {
                flash_write;
              }
              len_incr_group;
            }
          }
        }
      }
    }
  }
}
component main() -> () {
  cells {
    @external commands = seq_mem_d1(2, 15, 32);
    @external values = seq_mem_d1(32, 15, 32);
    @external ans_mem = seq_mem_d1(32, 10, 32);
    myqueue = fifo();
    raise_err_if_i_eq_MAX_CMDS = raise_err_if_i_eq_MAX_CMDS();
    err = std_reg(1);
    ans = std_reg(32);
    i = std_reg(32);
    j = std_reg(32);
    command = std_reg(2);
    value = std_reg(32);
    incr_i = std_add(32);
    incr_j = std_add(32);
    err_eq_0 = std_eq(1);
    cmd_le_1 = std_le(2);
  }
  wires {
    group incr_i_group {
      incr_i.left = i.out;
      incr_i.right = 32'd1;
      i.write_en = 1'd1;
      i.in = incr_i.out;
      incr_i_group[done] = i.done;
    }
    group incr_j_group {
      incr_j.left = j.out;
      incr_j.right = 32'd1;
      j.write_en = 1'd1;
      j.in = incr_j.out;
      incr_j_group[done] = j.done;
    }
    comb group err_eq_0_group {
      err_eq_0.left = err.out;
      err_eq_0.right = 1'd0;
    }
    comb group cmd_le_1_group {
      cmd_le_1.left = command.out;
      cmd_le_1.right = 2'd1;
    }
    group read_cmd_phase1 {
      commands.addr0 = i.out;
      commands.read_en = 1'd1;
      read_cmd_phase1[done] = commands.read_done;
    }
    group write_cmd_phase2 {
      command.write_en = 1'd1;
      command.in = commands.read_data;
      write_cmd_phase2[done] = command.done;
    }
    group read_value {
      values.addr0 = i.out;
      values.read_en = 1'd1;
      read_value[done] = values.read_done;
    }
    group write_value_to_reg {
      value.write_en = 1'd1;
      value.in = values.read_data;
      write_value_to_reg[done] = value.done;
    }
    group write_ans {
      ans_mem.addr0 = j.out;
      ans_mem.write_en = 1'd1;
      ans_mem.write_data = ans.out;
      write_ans[done] = ans_mem.write_done;
    }
  }
  control {
    seq {
      while err_eq_0.out with err_eq_0_group {
        seq {
          read_cmd_phase1;
          write_cmd_phase2;
          read_value;
          write_value_to_reg;
          invoke myqueue[ans=ans, err=err](cmd=command.out, value=value.out)();
          if cmd_le_1.out with cmd_le_1_group {
            seq {
              if err_eq_0.out with err_eq_0_group {
                seq {
                  write_ans;
                  incr_j_group;
                }
              }
            }
          }
          incr_i_group;
          invoke raise_err_if_i_eq_MAX_CMDS[err=err](i=i.out)();
        }
      }
    }
  }
}
component raise_err_if_i_eq_MAX_CMDS(i: 32) -> () {
  cells {
    ref err = std_reg(1);
    i_eq_MAX_CMDS = std_eq(32);
  }
  wires {
    comb group i_eq_MAX_CMDS_group {
      i_eq_MAX_CMDS.left = i;
      i_eq_MAX_CMDS.right = 32'd15;
    }
    group raise_err {
      err.in = 1'd1;
      err.write_en = 1'd1;
      raise_err[done] = err.done;
    }
  }
  control {
    seq {
      if i_eq_MAX_CMDS.out with i_eq_MAX_CMDS_group {
        raise_err;
      }
    }
  }
}
