// Allwinner A64

pub const DEVICE_MEM_START: u64 = 0x01000000;
pub const DEVICE_MEM_END: u64 = 0x02000000;
pub const ROM_START: u64 = 0x00000000;
pub const ROM_END: u64 = 0x00010000;
pub const SRAM_START: u64 = 0x00010000;
pub const SRAM_END: u64 = 0x00054000;

pub const CSS_SCP_COM_SHARED_MEM_BASE: u32 = SUNXI_SRAM_A2_BASE + SUNXI_SRAM_A2_SIZE - 0x200;

// Memory regions
pub const SUNXI_ROM_BASE: u32 = 0x00000000;
pub const SUNXI_ROM_SIZE: u32 = 0x00010000;
pub const SUNXI_SRAM_BASE: u32 = 0x00010000;
pub const SUNXI_SRAM_SIZE: u32 = 0x00044000;
pub const SUNXI_SRAM_A1_BASE: u32 = 0x00010000;
pub const SUNXI_SRAM_A1_SIZE: u32 = 0x00008000;
pub const SUNXI_SRAM_A2_BASE: u32 = 0x00040000;
pub const SUNXI_SRAM_A2_SIZE: u32 = 0x00014000;
pub const SUNXI_SRAM_C_BASE: u32 = 0x00018000;
pub const SUNXI_SRAM_C_SIZE: u32 = 0x0001c000;

pub const SUNXI_SCP_BASE: u32 = SUNXI_SRAM_A2_BASE + SUNXI_SRAM_A2_SIZE - SUNXI_SCP_SIZE;
pub const SUNXI_SCP_SIZE: u32 = 0x4000;
pub const SUNXI_SYSCON_BASE: u32 = 0x01c00000;
pub const SUNXI_CPUCFG_BASE: u32 = 0x01700000;
pub const SUNXI_MSGBOX_BASE: u32 = 0x01c17000;
pub const SUNXI_UART0_BASE: u32 = 0x01c28000;
pub const SUNXI_GICD_BASE: u32 = 0x01c81000;
pub const SUNXI_GICC_BASE: u32 = 0x01c82000;
pub const SUNXI_R_PRCM_BASE: u32 = 0x01f01400;
pub const SUNXI_R_CPUCFG_BASE: u32 = 0x01f01c00;

pub const DRAM_BASE: u64 = 0x40000000;
