# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../6_Sistema_di_testing.srcs/sources_1/imports/components/counter.vhd" \
"../../../../6_Sistema_di_testing.srcs/sources_1/new/macchina_combinatoria.vhd" \
"../../../../6_Sistema_di_testing.srcs/sources_1/imports/components/memory.vhd" \
"../../../../6_Sistema_di_testing.srcs/sources_1/imports/new/mux2to1.vhd" \
"../../../../6_Sistema_di_testing.srcs/sources_1/imports/components/rom.vhd" \
"../../../../6_Sistema_di_testing.srcs/sources_1/new/unita_operativa.vhd" \
"../../../../6_Sistema_di_testing.srcs/sources_1/new/unita_controllo.vhd" \
"../../../../6_Sistema_di_testing.srcs/sources_1/new/sistema_di_testing.vhd" \
"../../../../6_Sistema_di_testing.srcs/sim_1/new/sistema_di_testing_tb.vhd" \

# Do not sort compile order
nosort
