# UVM-Primer-Projects-in-Verilog
There is some projects in UVM Primer reference, they are for learning UVM and Verification methodologies, So I made those projects but using Verilog and System Verilog 
