
---------- Begin Simulation Statistics ----------
final_tick                                10340843125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    520                       # Simulator instruction rate (inst/s)
host_mem_usage                                7639768                       # Number of bytes of host memory used
host_op_rate                                      533                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13742.01                       # Real time elapsed on the host
host_tick_rate                                 501880                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7145881                       # Number of instructions simulated
sim_ops                                       7322220                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006897                       # Number of seconds simulated
sim_ticks                                  6896835625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.759694                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  222422                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               232271                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                532                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4354                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            234042                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2940                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3794                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              854                       # Number of indirect misses.
system.cpu.branchPred.lookups                  265880                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11667                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          548                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1573889                       # Number of instructions committed
system.cpu.committedOps                       1601158                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.061631                       # CPI: cycles per instruction
system.cpu.discardedOps                         11202                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             878076                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             84710                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           415304                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1492958                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.326623                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      334                       # number of quiesce instructions executed
system.cpu.numCycles                          4818667                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       334                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1091091     68.14%     68.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1537      0.10%     68.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::MemRead                  83102      5.19%     73.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite                425428     26.57%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1601158                       # Class of committed instruction
system.cpu.quiesceCycles                      6216270                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3325709                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        373120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              139879                       # Transaction distribution
system.membus.trans_dist::ReadResp             140557                       # Transaction distribution
system.membus.trans_dist::WriteReq              49557                       # Transaction distribution
system.membus.trans_dist::WriteResp             49557                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          365                       # Transaction distribution
system.membus.trans_dist::WriteClean              101                       # Transaction distribution
system.membus.trans_dist::CleanEvict              190                       # Transaction distribution
system.membus.trans_dist::ReadExReq               143                       # Transaction distribution
system.membus.trans_dist::ReadExResp              143                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           363                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       185869                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        185869                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       373300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       380487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       371738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       371738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 752908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        60672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7606                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        72582                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11895472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11895472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11988214                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            562074                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000044                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006669                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  562049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              562074                       # Request fanout histogram
system.membus.reqLayer6.occupancy           886653301                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7276499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              610687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1342375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6792630                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          815117360                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1582500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       100352                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       100352                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       289620                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       289620                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5750                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       779944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7606                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     12394598                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1347409625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             19.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1111072902                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    591444000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9502329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7126747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16629075                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9502329                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7126747                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     16629075                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9502329                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     16629075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7126747                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     33258151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7126747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     16629075                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       23755822                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7126747                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2450399                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9577146                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7126747                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     23755822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2450399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      33332968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       139533                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       139533                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        46336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        46336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       360448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       371738                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11895472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       217366                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       217366    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       217366                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    455034000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    743995000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    804779511                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     28506986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    833286497                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     28506986                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19029597                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     47536583                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    833286497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     47536583                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    880823080                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19529728                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18546688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4265984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2715648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      9502329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2423093852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    399097811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2831693992                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1415846996                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1273312063                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2689159059                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      9502329                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3838940848                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1672409874                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5520853051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     28212359                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2375582                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     30587941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     11877911                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      9502329                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     21380240                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     40090270                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     11877911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     51968181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     36830804                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      9502329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     46333133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      9502329                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     19004658                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     28506986                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     46333133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     19004658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      9502329                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     74840119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20160                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20160                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          315                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          339                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2923080                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       222711                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3145791                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2923080                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2923080                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2923080                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       222711                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3145791                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8781824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          30848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8960816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2752512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2995328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       137216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              140015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          466                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        43008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46802                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      9502329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9527268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1273312063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2450399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4472776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1299264835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4324302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     28506986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2375582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    399097811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            434304682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4324302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      9502329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     38034254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2375582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1672409874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2450399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4472776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1733569517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    179928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001502596750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           57                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           57                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              251557                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50082                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      140015                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46802                       # Number of write requests accepted
system.mem_ctrls.readBursts                    140015                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46802                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    317                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2919                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4518681015                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  698490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8185753515                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32346.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58596.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        73                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   130289                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43396                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                140014                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46802                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  122808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    146                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.313617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.354260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.036889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          404      3.15%      3.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          388      3.03%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          215      1.68%      7.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          165      1.29%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          187      1.46%     10.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          172      1.34%     11.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          172      1.34%     13.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          179      1.40%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10933     85.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12815                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2450.824561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2024.087926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            18     31.58%     31.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.75%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      5.26%     38.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      1.75%     40.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.75%     42.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      1.75%     43.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     28.07%     71.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      3.51%     75.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7     12.28%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7     12.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     821.070175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    476.990465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    402.575985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             10     17.54%     17.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      1.75%     19.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      1.75%     21.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      1.75%     22.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      1.75%     24.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           43     75.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8940672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2995264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8960816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2995328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1296.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       434.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1299.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    434.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6896783125                       # Total gap between requests
system.mem_ctrls.avgGap                      36917.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8762880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        30528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2752512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 9353854.942715123296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9527267.804066302255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1270565296.385470867157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2450399.127788404934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4426377.785391977988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4454216.639388154261                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 28506986.492084186524                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2236387.937692802399                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 399097810.889178633690                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       137216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          466                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        43008                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58602630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60108235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8013131090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31987815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21923745                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24146984940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3186089250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     76802500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 109275575375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57229.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58471.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58397.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    120708.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45484.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  51817564.25                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1037138.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    300009.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2540819.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4014687440                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    372960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2509633685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 668                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           334                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11632642.215569                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    24476334.931935                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          334    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        93625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398279625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             334                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6455540625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3885302500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       774462                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           774462                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       774462                       # number of overall hits
system.cpu.icache.overall_hits::total          774462                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          315                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            315                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          315                       # number of overall misses
system.cpu.icache.overall_misses::total           315                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13689375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13689375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13689375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13689375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       774777                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       774777                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       774777                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       774777                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000407                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000407                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000407                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000407                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43458.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43458.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43458.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43458.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          315                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          315                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          315                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          315                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13191000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13191000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000407                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000407                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000407                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000407                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41876.190476                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41876.190476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41876.190476                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41876.190476                       # average overall mshr miss latency
system.cpu.icache.replacements                     53                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       774462                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          774462                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          315                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           315                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13689375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13689375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       774777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       774777                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43458.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43458.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13191000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13191000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000407                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000407                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41876.190476                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41876.190476                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.218986                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              329120                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                53                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6209.811321                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.218986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1549869                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1549869                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       133140                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           133140                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       133140                       # number of overall hits
system.cpu.dcache.overall_hits::total          133140                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          641                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            641                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          641                       # number of overall misses
system.cpu.dcache.overall_misses::total           641                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     49681625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     49681625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     49681625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     49681625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       133781                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       133781                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       133781                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       133781                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004791                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004791                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77506.435257                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77506.435257                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77506.435257                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77506.435257                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          365                       # number of writebacks
system.cpu.dcache.writebacks::total               365                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          135                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          506                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          506                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3567                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3567                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38682375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38682375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     38682375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38682375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7520125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7520125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003782                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003782                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003782                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76447.381423                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76447.381423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76447.381423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76447.381423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2108.249229                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2108.249229                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    502                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        83342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           83342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28994625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28994625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        83711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        83711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78576.219512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78576.219512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          346                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          346                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28015750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28015750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7520125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7520125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77178.374656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77178.374656                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21734.465318                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21734.465318                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          272                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20687000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20687000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        50070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        50070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005432                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005432                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76055.147059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76055.147059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3221                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3221                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10666625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10666625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74591.783217                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74591.783217                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       185869                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       185869                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1934340500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1934340500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10407.009776                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10407.009776                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44239                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44239                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       141630                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       141630                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1875830551                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1875830551                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13244.584841                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13244.584841                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           488.238939                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9117                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               603                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.119403                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   488.238939                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.953592                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953592                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          394                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2022582                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2022582                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10340843125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10341078125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    520                       # Simulator instruction rate (inst/s)
host_mem_usage                                7639768                       # Number of bytes of host memory used
host_op_rate                                      533                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13742.13                       # Real time elapsed on the host
host_tick_rate                                 501892                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7145890                       # Number of instructions simulated
sim_ops                                       7322235                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006897                       # Number of seconds simulated
sim_ticks                                  6897070625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.758476                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  222423                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               232275                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                533                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4356                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            234043                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2940                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3795                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              855                       # Number of indirect misses.
system.cpu.branchPred.lookups                  265886                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11669                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          548                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1573898                       # Number of instructions committed
system.cpu.committedOps                       1601173                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.061852                       # CPI: cycles per instruction
system.cpu.discardedOps                         11207                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             878088                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             84711                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           415305                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1493281                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.326600                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      334                       # number of quiesce instructions executed
system.cpu.numCycles                          4819043                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       334                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1091099     68.14%     68.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1537      0.10%     68.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.24% # Class of committed instruction
system.cpu.op_class_0::MemRead                  83108      5.19%     73.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite                425428     26.57%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1601173                       # Class of committed instruction
system.cpu.quiesceCycles                      6216270                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3325762                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        373128                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              139879                       # Transaction distribution
system.membus.trans_dist::ReadResp             140561                       # Transaction distribution
system.membus.trans_dist::WriteReq              49557                       # Transaction distribution
system.membus.trans_dist::WriteResp             49557                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          367                       # Transaction distribution
system.membus.trans_dist::WriteClean              101                       # Transaction distribution
system.membus.trans_dist::CleanEvict              192                       # Transaction distribution
system.membus.trans_dist::ReadExReq               143                       # Transaction distribution
system.membus.trans_dist::ReadExResp              143                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            317                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           365                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       185869                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        185869                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       373306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       380493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       371738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       371738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 752920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        60928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7606                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        72838                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11895472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11895472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11988598                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            562078                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000044                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006669                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  562053    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              562078                       # Request fanout histogram
system.membus.reqLayer6.occupancy           886667176                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7276499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              617187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1342375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6804130                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          815117360                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1592500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       100352                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       100352                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       289620                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       289620                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5750                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       779944                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7606                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     12394598                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1347409625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             19.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1111072902                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    591444000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9502005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7126504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     16628509                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9502005                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7126504                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     16628509                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9502005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     16628509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7126504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     33257018                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7126504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     16628509                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       23755013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7126504                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2450316                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9576819                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7126504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     23755013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2450316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      33331832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       139533                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       139533                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        46336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        46336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       360448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       371738                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11895472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       217366                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       217366    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       217366                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    455034000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    743995000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    804752090                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     28506015                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    833258105                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     28506015                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     19028948                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     47534963                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    833258105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     47534963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    880793069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19529728                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18546688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4265984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2715648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      9502005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2423011291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    399084213                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2831597509                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1415798754                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1273268678                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2689067433                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      9502005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3838810046                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1672352891                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5520664942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     28211397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2375501                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     30586899                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     11877506                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      9502005                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     21379511                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     40088904                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     11877506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     51966410                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     36829549                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      9502005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     46331554                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      9502005                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     19004010                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     28506015                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     46331554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     19004010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      9502005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     74837569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20288                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20288                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          317                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          341                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2941539                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       222703                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3164242                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2941539                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2941539                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2941539                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       222703                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3164242                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8781824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          30976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8960944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2752512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2995456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       137216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              140017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          468                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        43008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46804                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      9502005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9526943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1273268678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2450316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4491182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1299239124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4342713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     28506015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2375501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    399084213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            434308442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4342713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      9502005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     38032958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2375501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1672352891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2450316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4491182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1733547567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    179928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001502596750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           57                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           57                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              251563                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              50082                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      140017                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46804                       # Number of write requests accepted
system.mem_ctrls.readBursts                    140017                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46804                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    317                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2919                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4518681015                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  698500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8185806015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32345.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58595.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        73                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   130291                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43396                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                140016                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46804                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  122808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    146                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.313617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.354260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.036889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          404      3.15%      3.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          388      3.03%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          215      1.68%      7.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          165      1.29%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          187      1.46%     10.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          172      1.34%     11.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          172      1.34%     13.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          179      1.40%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10933     85.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12815                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2450.824561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2024.087926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            18     31.58%     31.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.75%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      5.26%     38.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      1.75%     40.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.75%     42.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      1.75%     43.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           16     28.07%     71.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      3.51%     75.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7     12.28%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7     12.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     821.070175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    476.990465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    402.575985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             10     17.54%     17.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      1.75%     19.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      1.75%     21.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      1.75%     22.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      1.75%     24.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           43     75.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8940800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2995264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8960944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2995456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1296.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       434.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1299.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    434.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6897048125                       # Total gap between requests
system.mem_ctrls.avgGap                      36917.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8762880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        30656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2752512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 9353536.234087787569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9526943.186840282753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1270522005.130257844925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2450315.636720045935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4444785.571555605158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4454064.873375137337                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 28506015.189600877464                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2236311.738507099915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 399084212.654412269592                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       137216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          468                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        43008                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58602630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60108235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8013131090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31987815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21976245                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  24146984940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3186089250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     76802500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 109275575375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57229.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58471.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58397.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    120708.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45405.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  51596121.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1037138.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    300009.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2540819.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4014687440                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    372960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2509868685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 668                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           334                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11632642.215569                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    24476334.931935                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          334    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        93625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398279625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             334                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6455775625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3885302500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       774470                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           774470                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       774470                       # number of overall hits
system.cpu.icache.overall_hits::total          774470                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          317                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            317                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          317                       # number of overall misses
system.cpu.icache.overall_misses::total           317                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13776875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13776875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13776875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13776875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       774787                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       774787                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       774787                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       774787                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000409                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000409                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000409                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000409                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43460.173502                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43460.173502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43460.173502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43460.173502                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          317                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          317                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          317                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          317                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13275250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13275250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13275250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13275250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000409                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000409                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000409                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000409                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41877.760252                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41877.760252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41877.760252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41877.760252                       # average overall mshr miss latency
system.cpu.icache.replacements                     55                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       774470                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          774470                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          317                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           317                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13776875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13776875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       774787                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       774787                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43460.173502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43460.173502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13275250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13275250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000409                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000409                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41877.760252                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41877.760252                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.219694                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2256774                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4416.387476                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.219694                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1549891                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1549891                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       133145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           133145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       133145                       # number of overall hits
system.cpu.dcache.overall_hits::total          133145                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          643                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            643                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          643                       # number of overall misses
system.cpu.dcache.overall_misses::total           643                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     49802250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     49802250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     49802250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     49802250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       133788                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       133788                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       133788                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       133788                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004806                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004806                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004806                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004806                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77452.954899                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77452.954899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77452.954899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77452.954899                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          367                       # number of writebacks
system.cpu.dcache.writebacks::total               367                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          135                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          508                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          508                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          508                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          508                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3567                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3567                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     38799875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     38799875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     38799875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     38799875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7520125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7520125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003797                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003797                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003797                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003797                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76377.706693                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76377.706693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76377.706693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76377.706693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2108.249229                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2108.249229                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    504                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        83347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           83347                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          371                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           371                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29115250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29115250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        83718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        83718                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78477.762803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78477.762803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          365                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          365                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          346                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          346                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28133250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28133250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7520125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7520125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004360                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004360                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77077.397260                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77077.397260                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21734.465318                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21734.465318                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        49798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          49798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          272                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20687000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20687000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        50070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        50070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005432                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005432                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76055.147059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76055.147059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3221                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3221                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10666625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10666625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002856                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74591.783217                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74591.783217                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       185869                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       185869                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1934340500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1934340500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10407.009776                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10407.009776                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44239                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44239                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       141630                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       141630                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1875830551                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1875830551                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13244.584841                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13244.584841                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           488.236444                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              137654                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1020                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.954902                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   488.236444                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.953587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953587                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2022612                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2022612                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10341078125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
