// Seed: 4071172514
module module_0 (
    input  tri0 id_0,
    output wand id_1
);
  uwire id_3;
  assign id_1 = 1;
  assign module_1.type_3 = 0;
  integer
      id_4 (
          1,
          id_1 && id_3,
          1'b0 && 1,
          1,
          1
      ),
      id_5;
  assign id_1 = 1;
  wire id_6;
  wire id_7;
  wire id_8, id_9, id_10;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input logic id_2,
    output tri id_3,
    input wor id_4,
    input wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    output logic id_8,
    output wand id_9,
    output logic id_10,
    input supply0 id_11,
    input wire id_12,
    output supply0 id_13
);
  wire  id_15;
  wire  id_16;
  logic id_17;
  wire  id_18;
  wire  id_19;
  always id_8 <= 1;
  module_0 modCall_1 (
      id_4,
      id_13
  );
  wire id_20, id_21;
endmodule
