

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11'
================================================================
* Date:           Thu Mar 13 13:03:58 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_119_10_VITIS_LOOP_120_11  |        ?|        ?|        47|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 48


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 1
  Pipeline-0 : II = 1, D = 48, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [merged_conv_top.cpp:120]   --->   Operation 50 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%oc2 = alloca i32 1" [merged_conv_top.cpp:119]   --->   Operation 51 'alloca' 'oc2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten63 = alloca i32 1"   --->   Operation 52 'alloca' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 53 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln91_3_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln91_3"   --->   Operation 54 'read' 'zext_ln91_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%out_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_w"   --->   Operation 55 'read' 'out_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mul_ln90_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln90"   --->   Operation 56 'read' 'mul_ln90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tileW_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tileW"   --->   Operation 57 'read' 'tileW_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln104_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln104"   --->   Operation 58 'read' 'zext_ln104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mul_ln104_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln104"   --->   Operation 59 'read' 'mul_ln104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mul83_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul83"   --->   Operation 60 'read' 'mul83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln91_3_cast = zext i31 %zext_ln91_3_read"   --->   Operation 61 'zext' 'zext_ln91_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln104_cast = zext i32 %zext_ln104_read"   --->   Operation 62 'zext' 'zext_ln104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem2, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_22, void @empty_16, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten63"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln119 = store i31 0, i31 %oc2" [merged_conv_top.cpp:119]   --->   Operation 65 'store' 'store_ln119' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln120 = store i31 0, i31 %i" [merged_conv_top.cpp:120]   --->   Operation 66 'store' 'store_ln120' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc102"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [merged_conv_top.cpp:120]   --->   Operation 68 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten63_load = load i64 %indvar_flatten63" [merged_conv_top.cpp:119]   --->   Operation 69 'load' 'indvar_flatten63_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem2"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i31 %i_2" [merged_conv_top.cpp:120]   --->   Operation 71 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.01ns)   --->   "%icmp_ln120 = icmp_slt  i32 %zext_ln120_1, i32 %mul83_read" [merged_conv_top.cpp:120]   --->   Operation 72 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.08ns)   --->   "%icmp_ln119 = icmp_eq  i64 %indvar_flatten63_load, i64 %mul_ln104_read" [merged_conv_top.cpp:119]   --->   Operation 73 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.08ns)   --->   "%add_ln119_1 = add i64 %indvar_flatten63_load, i64 1" [merged_conv_top.cpp:119]   --->   Operation 74 'add' 'add_ln119_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %for.inc105.loopexit, void %for.body111.preheader.exitStub" [merged_conv_top.cpp:119]   --->   Operation 75 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.41ns)   --->   "%select_ln119 = select i1 %icmp_ln120, i31 %i_2, i31 0" [merged_conv_top.cpp:119]   --->   Operation 76 'select' 'select_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i31 %select_ln119" [merged_conv_top.cpp:119]   --->   Operation 77 'zext' 'zext_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 78 [36/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 78 'sdiv' 'r_local' <Predicate = (!icmp_ln119)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [36/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 79 'srem' 'c_local' <Predicate = (!icmp_ln119)> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.00ns)   --->   "%add_ln120 = add i31 %i_2, i31 1" [merged_conv_top.cpp:120]   --->   Operation 80 'add' 'add_ln120' <Predicate = (!icmp_ln119)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.41ns)   --->   "%i_3 = select i1 %icmp_ln120, i31 %add_ln120, i31 1" [merged_conv_top.cpp:120]   --->   Operation 81 'select' 'i_3' <Predicate = (!icmp_ln119)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln119 = store i64 %add_ln119_1, i64 %indvar_flatten63" [merged_conv_top.cpp:119]   --->   Operation 82 'store' 'store_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln120 = store i31 %i_3, i31 %i" [merged_conv_top.cpp:120]   --->   Operation 83 'store' 'store_ln120' <Predicate = (!icmp_ln119)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 84 [35/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 84 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [35/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 85 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 86 [34/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 86 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [34/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 87 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 88 [33/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 88 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [33/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 89 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.45>
ST_6 : Operation 90 [32/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 90 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [32/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 91 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 92 [31/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 92 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [31/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 93 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.45>
ST_8 : Operation 94 [30/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 94 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [30/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 95 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.45>
ST_9 : Operation 96 [29/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 96 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [29/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 97 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.45>
ST_10 : Operation 98 [28/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 98 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [28/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 99 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 100 [27/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 100 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [27/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 101 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.45>
ST_12 : Operation 102 [26/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 102 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [26/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 103 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.45>
ST_13 : Operation 104 [25/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 104 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [25/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 105 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.45>
ST_14 : Operation 106 [24/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 106 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [24/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 107 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.45>
ST_15 : Operation 108 [23/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 108 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 109 [23/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 109 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.45>
ST_16 : Operation 110 [22/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 110 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 111 [22/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 111 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.45>
ST_17 : Operation 112 [21/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 112 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [21/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 113 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.45>
ST_18 : Operation 114 [20/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 114 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [20/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 115 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.45>
ST_19 : Operation 116 [19/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 116 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [19/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 117 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.45>
ST_20 : Operation 118 [18/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 118 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 119 [18/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 119 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.45>
ST_21 : Operation 120 [17/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 120 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 121 [17/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 121 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.45>
ST_22 : Operation 122 [16/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 122 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 123 [16/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 123 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.45>
ST_23 : Operation 124 [15/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 124 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 125 [15/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 125 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.45>
ST_24 : Operation 126 [14/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 126 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 127 [14/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 127 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.45>
ST_25 : Operation 128 [13/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 128 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 129 [13/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 129 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.45>
ST_26 : Operation 130 [12/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 130 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 131 [12/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 131 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.45>
ST_27 : Operation 132 [11/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 132 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 133 [11/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 133 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.45>
ST_28 : Operation 134 [10/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 134 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 135 [10/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 135 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.45>
ST_29 : Operation 136 [9/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 136 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 137 [9/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 137 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.45>
ST_30 : Operation 138 [8/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 138 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 139 [8/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 139 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.45>
ST_31 : Operation 140 [7/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 140 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 141 [7/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 141 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.45>
ST_32 : Operation 142 [6/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 142 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 143 [6/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 143 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.45>
ST_33 : Operation 144 [5/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 144 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 145 [5/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 145 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.45>
ST_34 : Operation 146 [4/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 146 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 147 [4/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 147 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.45>
ST_35 : Operation 148 [3/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 148 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 149 [3/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 149 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.45>
ST_36 : Operation 150 [2/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 150 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 151 [2/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 151 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.62>
ST_37 : Operation 152 [1/36] (1.45ns)   --->   "%r_local = sdiv i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:121]   --->   Operation 152 'sdiv' 'r_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 153 [1/36] (1.45ns)   --->   "%c_local = srem i32 %zext_ln119, i32 %tileW_read" [merged_conv_top.cpp:122]   --->   Operation 153 'srem' 'c_local' <Predicate = true> <Delay = 1.45> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 154 [1/1] (1.01ns)   --->   "%add_ln124 = add i32 %r_local, i32 %mul_ln90_read" [merged_conv_top.cpp:124]   --->   Operation 154 'add' 'add_ln124' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 155 [1/1] (3.42ns)   --->   "%mul_ln124 = mul i32 %add_ln124, i32 %out_w_read" [merged_conv_top.cpp:124]   --->   Operation 155 'mul' 'mul_ln124' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_1 = add i32 %zext_ln91_3_cast, i32 %mul_ln124" [merged_conv_top.cpp:124]   --->   Operation 156 'add' 'add_ln124_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 157 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln124_2 = add i32 %add_ln124_1, i32 %c_local" [merged_conv_top.cpp:124]   --->   Operation 157 'add' 'add_ln124_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln123_2 = trunc i32 %r_local" [merged_conv_top.cpp:123]   --->   Operation 158 'trunc' 'trunc_ln123_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln123_3 = trunc i32 %c_local" [merged_conv_top.cpp:123]   --->   Operation 159 'trunc' 'trunc_ln123_3' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 160 [1/1] (0.00ns)   --->   "%oc2_load = load i31 %oc2" [merged_conv_top.cpp:119]   --->   Operation 160 'load' 'oc2_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 161 [1/1] (1.00ns)   --->   "%add_ln119 = add i31 %oc2_load, i31 1" [merged_conv_top.cpp:119]   --->   Operation 161 'add' 'add_ln119' <Predicate = (!icmp_ln120)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 162 [1/1] (0.41ns)   --->   "%select_ln119_1 = select i1 %icmp_ln120, i31 %oc2_load, i31 %add_ln119" [merged_conv_top.cpp:119]   --->   Operation 162 'select' 'select_ln119_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i31 %select_ln119_1" [merged_conv_top.cpp:123]   --->   Operation 163 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i31 %select_ln119_1" [merged_conv_top.cpp:123]   --->   Operation 164 'trunc' 'trunc_ln123_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 165 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln123_1, i3 0" [merged_conv_top.cpp:123]   --->   Operation 165 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln123 = sub i12 %p_shl, i12 %trunc_ln123" [merged_conv_top.cpp:123]   --->   Operation 166 'sub' 'sub_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 167 [1/1] (0.00ns)   --->   "%oc2_cast16 = zext i31 %select_ln119_1" [merged_conv_top.cpp:119]   --->   Operation 167 'zext' 'oc2_cast16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 168 [1/1] (1.01ns)   --->   "%empty = add i33 %oc2_cast16, i33 %zext_ln104_cast" [merged_conv_top.cpp:119]   --->   Operation 168 'add' 'empty' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i33.i10, i33 %empty, i10 0" [merged_conv_top.cpp:119]   --->   Operation 169 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i43 %tmp_s" [merged_conv_top.cpp:120]   --->   Operation 170 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln124_2, i2 0" [merged_conv_top.cpp:124]   --->   Operation 171 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i34 %shl_ln2" [merged_conv_top.cpp:124]   --->   Operation 172 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_4 = add i64 %sext_ln124, i64 %output_r_read" [merged_conv_top.cpp:124]   --->   Operation 173 'add' 'add_ln124_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 174 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln124_3 = add i64 %add_ln124_4, i64 %zext_ln120" [merged_conv_top.cpp:124]   --->   Operation 174 'add' 'add_ln124_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln124_3, i32 2, i32 63" [merged_conv_top.cpp:124]   --->   Operation 175 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i62 %trunc_ln2" [merged_conv_top.cpp:124]   --->   Operation 176 'sext' 'sext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 177 [1/1] (0.00ns)   --->   "%mem2_addr_1 = getelementptr i32 %mem2, i64 %sext_ln124_1" [merged_conv_top.cpp:124]   --->   Operation 177 'getelementptr' 'mem2_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 178 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln123 = add i12 %sub_ln123, i12 %trunc_ln123_2" [merged_conv_top.cpp:123]   --->   Operation 178 'add' 'add_ln123' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln123 = shl i12 %add_ln123, i12 3" [merged_conv_top.cpp:123]   --->   Operation 179 'shl' 'shl_ln123' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln123_1 = sub i12 %shl_ln123, i12 %add_ln123" [merged_conv_top.cpp:123]   --->   Operation 180 'sub' 'sub_ln123_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 181 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln123_1 = add i12 %sub_ln123_1, i12 %trunc_ln123_3" [merged_conv_top.cpp:123]   --->   Operation 181 'add' 'add_ln123_1' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 182 [1/1] (0.42ns)   --->   "%store_ln119 = store i31 %select_ln119_1, i31 %oc2" [merged_conv_top.cpp:119]   --->   Operation 182 'store' 'store_ln119' <Predicate = true> <Delay = 0.42>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 183 [8/8] (7.30ns)   --->   "%mem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem2_addr_1, i64 1" [merged_conv_top.cpp:124]   --->   Operation 183 'readreq' 'mem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 184 [7/8] (7.30ns)   --->   "%mem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem2_addr_1, i64 1" [merged_conv_top.cpp:124]   --->   Operation 184 'readreq' 'mem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 185 [6/8] (7.30ns)   --->   "%mem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem2_addr_1, i64 1" [merged_conv_top.cpp:124]   --->   Operation 185 'readreq' 'mem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 186 [5/8] (7.30ns)   --->   "%mem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem2_addr_1, i64 1" [merged_conv_top.cpp:124]   --->   Operation 186 'readreq' 'mem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 187 [4/8] (7.30ns)   --->   "%mem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem2_addr_1, i64 1" [merged_conv_top.cpp:124]   --->   Operation 187 'readreq' 'mem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 188 [3/8] (7.30ns)   --->   "%mem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem2_addr_1, i64 1" [merged_conv_top.cpp:124]   --->   Operation 188 'readreq' 'mem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 189 [2/8] (7.30ns)   --->   "%mem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem2_addr_1, i64 1" [merged_conv_top.cpp:124]   --->   Operation 189 'readreq' 'mem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 190 [1/8] (7.30ns)   --->   "%mem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem2_addr_1, i64 1" [merged_conv_top.cpp:124]   --->   Operation 190 'readreq' 'mem2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 191 [1/1] (7.30ns)   --->   "%mem2_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem2_addr_1" [merged_conv_top.cpp:124]   --->   Operation 191 'read' 'mem2_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 199 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 199 'ret' 'ret_ln0' <Predicate = (icmp_ln119)> <Delay = 0.42>

State 48 <SV = 47> <Delay = 1.23>
ST_48 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_119_10_VITIS_LOOP_120_11_str"   --->   Operation 192 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 193 [1/1] (0.00ns)   --->   "%specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [merged_conv_top.cpp:120]   --->   Operation 193 'specpipeline' 'specpipeline_ln120' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast i32 %mem2_addr_1_read" [merged_conv_top.cpp:124]   --->   Operation 194 'bitcast' 'bitcast_ln124' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i12 %add_ln123_1" [merged_conv_top.cpp:123]   --->   Operation 195 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 196 [1/1] (0.00ns)   --->   "%localOut_addr = getelementptr i32 %localOut, i64 0, i64 %zext_ln123" [merged_conv_top.cpp:123]   --->   Operation 196 'getelementptr' 'localOut_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 197 [1/1] (1.23ns)   --->   "%store_ln123 = store i32 %bitcast_ln124, i12 %localOut_addr" [merged_conv_top.cpp:123]   --->   Operation 197 'store' 'store_ln123' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>
ST_48 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.inc102" [merged_conv_top.cpp:120]   --->   Operation 198 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 64 bit ('indvar_flatten63') [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten63' [25]  (0.427 ns)

 <State 2>: 2.887ns
The critical path consists of the following:
	'load' operation 31 bit ('i', merged_conv_top.cpp:120) on local variable 'i', merged_conv_top.cpp:120 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln120', merged_conv_top.cpp:120) [34]  (1.016 ns)
	'select' operation 31 bit ('select_ln119', merged_conv_top.cpp:119) [42]  (0.418 ns)
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 3>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 4>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 5>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 6>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 7>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 8>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 9>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 10>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 11>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 12>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 13>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 14>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 15>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 16>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 17>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 18>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 19>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 20>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 21>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 22>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 23>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 24>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 25>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 26>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 27>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 28>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 29>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 30>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 31>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 32>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 33>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 34>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 35>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 36>: 1.453ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)

 <State 37>: 6.620ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('r_local', merged_conv_top.cpp:121) [54]  (1.453 ns)
	'add' operation 32 bit ('add_ln124', merged_conv_top.cpp:124) [56]  (1.016 ns)
	'mul' operation 32 bit ('mul_ln124', merged_conv_top.cpp:124) [57]  (3.420 ns)
	'add' operation 32 bit ('add_ln124_1', merged_conv_top.cpp:124) [58]  (0.000 ns)
	'add' operation 32 bit ('add_ln124_2', merged_conv_top.cpp:124) [59]  (0.731 ns)

 <State 38>: 3.259ns
The critical path consists of the following:
	'load' operation 31 bit ('oc2_load', merged_conv_top.cpp:119) on local variable 'oc2', merged_conv_top.cpp:119 [39]  (0.000 ns)
	'add' operation 31 bit ('add_ln119', merged_conv_top.cpp:119) [40]  (1.006 ns)
	'select' operation 31 bit ('select_ln119_1', merged_conv_top.cpp:119) [44]  (0.418 ns)
	'add' operation 33 bit ('empty', merged_conv_top.cpp:119) [50]  (1.016 ns)
	'add' operation 64 bit ('add_ln124_3', merged_conv_top.cpp:124) [63]  (0.819 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem2_load_req', merged_conv_top.cpp:124) on port 'mem2' (merged_conv_top.cpp:124) [67]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem2_load_req', merged_conv_top.cpp:124) on port 'mem2' (merged_conv_top.cpp:124) [67]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem2_load_req', merged_conv_top.cpp:124) on port 'mem2' (merged_conv_top.cpp:124) [67]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem2_load_req', merged_conv_top.cpp:124) on port 'mem2' (merged_conv_top.cpp:124) [67]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem2_load_req', merged_conv_top.cpp:124) on port 'mem2' (merged_conv_top.cpp:124) [67]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem2_load_req', merged_conv_top.cpp:124) on port 'mem2' (merged_conv_top.cpp:124) [67]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem2_load_req', merged_conv_top.cpp:124) on port 'mem2' (merged_conv_top.cpp:124) [67]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('mem2_load_req', merged_conv_top.cpp:124) on port 'mem2' (merged_conv_top.cpp:124) [67]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus read operation ('mem2_addr_1_read', merged_conv_top.cpp:124) on port 'mem2' (merged_conv_top.cpp:124) [68]  (7.300 ns)

 <State 48>: 1.237ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln123', merged_conv_top.cpp:123) of variable 'bitcast_ln124', merged_conv_top.cpp:124 on array 'localOut' [78]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
