vhdtdtfi -lang verilog -prj bootstrap -o "D:/Dropbox/TEC/Semestres/XI Semestre-PdG/Github/BootSiRPA/FPGA_Projects/bootstrap/spi_perifericos.tfi" -lib work "D:/Dropbox/TEC/Semestres/XI Semestre-PdG/Github/BootSiRPA/FPGA_Projects/bootstrap//spi_perifericos.v" -module spi_perifericos -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
