Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 18 05:02:11 2018
| Host         : travis-job-d9c2302c-658f-42c7-b990-8eb706d228ef running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.575        0.000                      0                12912        0.046        0.000                      0                12910        0.264        0.000                       0                  4235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     1  
  soc_pll_clk200           2.941        0.000                      0                   13        0.178        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                    0.575        0.000                      0                12897        0.046        0.000                      0                12897        3.750        0.000                       0                  4139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.745        0.000                      0                    1                                                                        
                sys_clk               2.404        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.774ns (42.127%)  route 1.063ns (57.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 11.166 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.478     6.996 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.684     7.680    soc_reset_counter[3]
    SLICE_X162Y172       LUT4 (Prop_lut4_I3_O)        0.296     7.976 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.355    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689    11.166    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.518    
                         clock uncertainty           -0.053    11.465    
    SLICE_X162Y172       FDSE (Setup_fdse_C_CE)      -0.169    11.296    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.774ns (42.127%)  route 1.063ns (57.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 11.166 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.478     6.996 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.684     7.680    soc_reset_counter[3]
    SLICE_X162Y172       LUT4 (Prop_lut4_I3_O)        0.296     7.976 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.355    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689    11.166    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.518    
                         clock uncertainty           -0.053    11.465    
    SLICE_X162Y172       FDSE (Setup_fdse_C_CE)      -0.169    11.296    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.774ns (42.127%)  route 1.063ns (57.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 11.166 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.478     6.996 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.684     7.680    soc_reset_counter[3]
    SLICE_X162Y172       LUT4 (Prop_lut4_I3_O)        0.296     7.976 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.355    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689    11.166    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.518    
                         clock uncertainty           -0.053    11.465    
    SLICE_X162Y172       FDSE (Setup_fdse_C_CE)      -0.169    11.296    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.774ns (42.127%)  route 1.063ns (57.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 11.166 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.478     6.996 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.684     7.680    soc_reset_counter[3]
    SLICE_X162Y172       LUT4 (Prop_lut4_I3_O)        0.296     7.976 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.355    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689    11.166    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.518    
                         clock uncertainty           -0.053    11.465    
    SLICE_X162Y172       FDSE (Setup_fdse_C_CE)      -0.169    11.296    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.779ns (42.126%)  route 1.070ns (57.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 11.166 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.478     6.996 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.070     8.066    soc_reset_counter[1]
    SLICE_X162Y172       LUT3 (Prop_lut3_I0_O)        0.301     8.367 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.367    soc_reset_counter[2]_i_1_n_0
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689    11.166    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.518    
                         clock uncertainty           -0.053    11.465    
    SLICE_X162Y172       FDSE (Setup_fdse_C_D)        0.079    11.544    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.544    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.808ns (43.020%)  route 1.070ns (56.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 11.166 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.478     6.996 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.070     8.066    soc_reset_counter[1]
    SLICE_X162Y172       LUT4 (Prop_lut4_I2_O)        0.330     8.396 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.396    soc_reset_counter[3]_i_2_n_0
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689    11.166    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.518    
                         clock uncertainty           -0.053    11.465    
    SLICE_X162Y172       FDSE (Setup_fdse_C_D)        0.118    11.583    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.583    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.419ns (43.963%)  route 0.534ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 11.166 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.419     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.534     7.471    clk200_rst
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689    11.166    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.329    11.496    
                         clock uncertainty           -0.053    11.443    
    SLICE_X162Y172       FDSE (Setup_fdse_C_S)       -0.699    10.744    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.744    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.419ns (43.963%)  route 0.534ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 11.166 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.419     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.534     7.471    clk200_rst
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689    11.166    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.329    11.496    
                         clock uncertainty           -0.053    11.443    
    SLICE_X162Y172       FDSE (Setup_fdse_C_S)       -0.699    10.744    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.744    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.419ns (43.963%)  route 0.534ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 11.166 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.419     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.534     7.471    clk200_rst
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689    11.166    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.329    11.496    
                         clock uncertainty           -0.053    11.443    
    SLICE_X162Y172       FDSE (Setup_fdse_C_S)       -0.699    10.744    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.744    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.419ns (43.963%)  route 0.534ns (56.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 11.166 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.419     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.534     7.471    clk200_rst
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689    11.166    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.329    11.496    
                         clock uncertainty           -0.053    11.443    
    SLICE_X162Y172       FDSE (Setup_fdse_C_S)       -0.699    10.744    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.744    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  3.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.164     2.105 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.073     2.178    soc_reset_counter[2]
    SLICE_X163Y172       LUT6 (Prop_lut6_I2_O)        0.045     2.223 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.223    soc_ic_reset_i_1_n_0
    SLICE_X163Y172       FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X163Y172       FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.540     1.954    
    SLICE_X163Y172       FDRE (Hold_fdre_C_D)         0.091     2.045    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.213ns (54.979%)  route 0.174ns (45.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.164     2.105 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.174     2.279    soc_reset_counter[0]
    SLICE_X162Y172       LUT4 (Prop_lut4_I1_O)        0.049     2.328 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.328    soc_reset_counter[3]_i_2_n_0
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.941    
    SLICE_X162Y172       FDSE (Hold_fdse_C_D)         0.131     2.072    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.510%)  route 0.174ns (45.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.164     2.105 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.174     2.279    soc_reset_counter[0]
    SLICE_X162Y172       LUT3 (Prop_lut3_I1_O)        0.045     2.324 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.324    soc_reset_counter[2]_i_1_n_0
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.941    
    SLICE_X162Y172       FDSE (Hold_fdse_C_D)         0.121     2.062    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.208ns (45.983%)  route 0.244ns (54.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.164     2.105 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.244     2.349    soc_reset_counter[0]
    SLICE_X162Y172       LUT2 (Prop_lut2_I0_O)        0.044     2.393 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.393    soc_reset_counter[1]_i_1_n_0
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.941    
    SLICE_X162Y172       FDSE (Hold_fdse_C_D)         0.131     2.072    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.102%)  route 0.244ns (53.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.164     2.105 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.244     2.349    soc_reset_counter[0]
    SLICE_X162Y172       LUT1 (Prop_lut1_I0_O)        0.045     2.394 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.394    soc_reset_counter0[0]
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.941    
    SLICE_X162Y172       FDSE (Hold_fdse_C_D)         0.121     2.062    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.958%)  route 0.177ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.177     2.246    clk200_rst
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.954    
    SLICE_X162Y172       FDSE (Hold_fdse_C_S)        -0.045     1.909    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.958%)  route 0.177ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.177     2.246    clk200_rst
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.954    
    SLICE_X162Y172       FDSE (Hold_fdse_C_S)        -0.045     1.909    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.958%)  route 0.177ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.177     2.246    clk200_rst
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.954    
    SLICE_X162Y172       FDSE (Hold_fdse_C_S)        -0.045     1.909    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.958%)  route 0.177ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.177     2.246    clk200_rst
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.954    
    SLICE_X162Y172       FDSE (Hold_fdse_C_S)        -0.045     1.909    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.609%)  route 0.282ns (57.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDSE (Prop_fdse_C_Q)         0.164     2.105 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.165     2.270    soc_reset_counter[0]
    SLICE_X162Y172       LUT4 (Prop_lut4_I1_O)        0.045     2.315 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.431    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X162Y172       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.941    
    SLICE_X162Y172       FDSE (Hold_fdse_C_CE)       -0.016     1.925    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.507    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X161Y172   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X161Y172   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X163Y172   soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   soc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X161Y172   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   soc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_stb_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 3.931ns (41.770%)  route 5.480ns (58.230%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 11.548 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  soc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  soc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.776     2.892    soc_bridge_address[1]
    SLICE_X137Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.016 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.016    tag_mem_reg_i_42_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.566 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.566    tag_mem_reg_i_33_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.680    tag_mem_reg_i_32_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.794    tag_mem_reg_i_31_n_0
    SLICE_X137Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.908    tag_mem_reg_i_37_n_0
    SLICE_X137Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.022    tag_mem_reg_i_36_n_0
    SLICE_X137Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.136    tag_mem_reg_i_35_n_0
    SLICE_X137Y181       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.375 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.628     5.004    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[26]
    SLICE_X138Y178       LUT5 (Prop_lut5_I0_O)        0.302     5.306 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=13, routed)          0.904     6.210    lm32_cpu/load_store_unit/tag_mem_reg_1
    SLICE_X140Y179       LUT6 (Prop_lut6_I3_O)        0.124     6.334 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.334    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.867 f  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.922     7.789    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X140Y181       LUT4 (Prop_lut4_I1_O)        0.117     7.906 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.290     8.196    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X140Y181       LUT6 (Prop_lut6_I5_O)        0.348     8.544 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.679     9.223    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X136Y181       LUT4 (Prop_lut4_I2_O)        0.124     9.347 f  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.808    10.155    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X131Y178       LUT4 (Prop_lut4_I0_O)        0.118    10.273 f  lm32_cpu/load_store_unit/dcache/d_stb_o_i_2/O
                         net (fo=1, routed)           0.472    10.745    lm32_cpu/load_store_unit/dcache/d_stb_o_i_2_n_0
    SLICE_X132Y178       LUT4 (Prop_lut4_I3_O)        0.326    11.071 r  lm32_cpu/load_store_unit/dcache/d_stb_o_i_1/O
                         net (fo=1, routed)           0.000    11.071    lm32_cpu/load_store_unit/dcache_n_44
    SLICE_X132Y178       FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4140, routed)        1.548    11.548    lm32_cpu/load_store_unit/out
    SLICE_X132Y178       FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/C
                         clock pessimism              0.078    11.626    
                         clock uncertainty           -0.057    11.569    
    SLICE_X132Y178       FDRE (Setup_fdre_C_D)        0.077    11.646    lm32_cpu/load_store_unit/d_stb_o_reg
  -------------------------------------------------------------------
                         required time                         11.646    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_bridge_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 3.611ns (39.978%)  route 5.421ns (60.022%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  soc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  soc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.776     2.892    soc_bridge_address[1]
    SLICE_X137Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.016 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.016    tag_mem_reg_i_42_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.566 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.566    tag_mem_reg_i_33_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.680    tag_mem_reg_i_32_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.794    tag_mem_reg_i_31_n_0
    SLICE_X137Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.908    tag_mem_reg_i_37_n_0
    SLICE_X137Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.022    tag_mem_reg_i_36_n_0
    SLICE_X137Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.136    tag_mem_reg_i_35_n_0
    SLICE_X137Y181       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.375 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.628     5.004    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[26]
    SLICE_X138Y178       LUT5 (Prop_lut5_I0_O)        0.302     5.306 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=13, routed)          0.904     6.210    lm32_cpu/load_store_unit/tag_mem_reg_1
    SLICE_X140Y179       LUT6 (Prop_lut6_I3_O)        0.124     6.334 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.334    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.867 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.922     7.789    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X140Y181       LUT4 (Prop_lut4_I1_O)        0.117     7.906 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.290     8.196    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X140Y181       LUT6 (Prop_lut6_I5_O)        0.348     8.544 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.681     9.225    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X136Y181       LUT3 (Prop_lut3_I0_O)        0.124     9.349 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.517     9.866    lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3_n_0
    SLICE_X136Y181       LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.703    10.692    lm32_cpu_n_124
    SLICE_X137Y185       FDRE                                         r  soc_bridge_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4140, routed)        1.556    11.556    sys_clk
    SLICE_X137Y185       FDRE                                         r  soc_bridge_data_reg[27]/C
                         clock pessimism              0.094    11.650    
                         clock uncertainty           -0.057    11.593    
    SLICE_X137Y185       FDRE (Setup_fdre_C_CE)      -0.205    11.388    soc_bridge_data_reg[27]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_bridge_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 3.611ns (39.978%)  route 5.421ns (60.022%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  soc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  soc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.776     2.892    soc_bridge_address[1]
    SLICE_X137Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.016 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.016    tag_mem_reg_i_42_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.566 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.566    tag_mem_reg_i_33_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.680    tag_mem_reg_i_32_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.794    tag_mem_reg_i_31_n_0
    SLICE_X137Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.908    tag_mem_reg_i_37_n_0
    SLICE_X137Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.022    tag_mem_reg_i_36_n_0
    SLICE_X137Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.136    tag_mem_reg_i_35_n_0
    SLICE_X137Y181       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.375 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.628     5.004    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[26]
    SLICE_X138Y178       LUT5 (Prop_lut5_I0_O)        0.302     5.306 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=13, routed)          0.904     6.210    lm32_cpu/load_store_unit/tag_mem_reg_1
    SLICE_X140Y179       LUT6 (Prop_lut6_I3_O)        0.124     6.334 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.334    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.867 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.922     7.789    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X140Y181       LUT4 (Prop_lut4_I1_O)        0.117     7.906 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.290     8.196    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X140Y181       LUT6 (Prop_lut6_I5_O)        0.348     8.544 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.681     9.225    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X136Y181       LUT3 (Prop_lut3_I0_O)        0.124     9.349 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.517     9.866    lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3_n_0
    SLICE_X136Y181       LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.703    10.692    lm32_cpu_n_124
    SLICE_X137Y185       FDRE                                         r  soc_bridge_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4140, routed)        1.556    11.556    sys_clk
    SLICE_X137Y185       FDRE                                         r  soc_bridge_data_reg[5]/C
                         clock pessimism              0.094    11.650    
                         clock uncertainty           -0.057    11.593    
    SLICE_X137Y185       FDRE (Setup_fdre_C_CE)      -0.205    11.388    soc_bridge_data_reg[5]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_bridge_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 3.611ns (39.978%)  route 5.421ns (60.022%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  soc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  soc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.776     2.892    soc_bridge_address[1]
    SLICE_X137Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.016 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.016    tag_mem_reg_i_42_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.566 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.566    tag_mem_reg_i_33_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.680    tag_mem_reg_i_32_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.794    tag_mem_reg_i_31_n_0
    SLICE_X137Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.908    tag_mem_reg_i_37_n_0
    SLICE_X137Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.022    tag_mem_reg_i_36_n_0
    SLICE_X137Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.136    tag_mem_reg_i_35_n_0
    SLICE_X137Y181       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.375 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.628     5.004    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[26]
    SLICE_X138Y178       LUT5 (Prop_lut5_I0_O)        0.302     5.306 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=13, routed)          0.904     6.210    lm32_cpu/load_store_unit/tag_mem_reg_1
    SLICE_X140Y179       LUT6 (Prop_lut6_I3_O)        0.124     6.334 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.334    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.867 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.922     7.789    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X140Y181       LUT4 (Prop_lut4_I1_O)        0.117     7.906 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.290     8.196    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X140Y181       LUT6 (Prop_lut6_I5_O)        0.348     8.544 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.681     9.225    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X136Y181       LUT3 (Prop_lut3_I0_O)        0.124     9.349 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.517     9.866    lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3_n_0
    SLICE_X136Y181       LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.703    10.692    lm32_cpu_n_124
    SLICE_X137Y185       FDRE                                         r  soc_bridge_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4140, routed)        1.556    11.556    sys_clk
    SLICE_X137Y185       FDRE                                         r  soc_bridge_data_reg[7]/C
                         clock pessimism              0.094    11.650    
                         clock uncertainty           -0.057    11.593    
    SLICE_X137Y185       FDRE (Setup_fdre_C_CE)      -0.205    11.388    soc_bridge_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_bridge_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 3.611ns (39.990%)  route 5.419ns (60.010%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  soc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  soc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.776     2.892    soc_bridge_address[1]
    SLICE_X137Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.016 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.016    tag_mem_reg_i_42_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.566 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.566    tag_mem_reg_i_33_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.680    tag_mem_reg_i_32_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.794    tag_mem_reg_i_31_n_0
    SLICE_X137Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.908    tag_mem_reg_i_37_n_0
    SLICE_X137Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.022    tag_mem_reg_i_36_n_0
    SLICE_X137Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.136    tag_mem_reg_i_35_n_0
    SLICE_X137Y181       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.375 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.628     5.004    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[26]
    SLICE_X138Y178       LUT5 (Prop_lut5_I0_O)        0.302     5.306 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=13, routed)          0.904     6.210    lm32_cpu/load_store_unit/tag_mem_reg_1
    SLICE_X140Y179       LUT6 (Prop_lut6_I3_O)        0.124     6.334 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.334    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.867 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.922     7.789    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X140Y181       LUT4 (Prop_lut4_I1_O)        0.117     7.906 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.290     8.196    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X140Y181       LUT6 (Prop_lut6_I5_O)        0.348     8.544 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.681     9.225    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X136Y181       LUT3 (Prop_lut3_I0_O)        0.124     9.349 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.517     9.866    lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3_n_0
    SLICE_X136Y181       LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.700    10.690    lm32_cpu_n_124
    SLICE_X137Y184       FDRE                                         r  soc_bridge_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4140, routed)        1.555    11.555    sys_clk
    SLICE_X137Y184       FDRE                                         r  soc_bridge_data_reg[11]/C
                         clock pessimism              0.094    11.649    
                         clock uncertainty           -0.057    11.592    
    SLICE_X137Y184       FDRE (Setup_fdre_C_CE)      -0.205    11.387    soc_bridge_data_reg[11]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_bridge_data_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 3.611ns (39.990%)  route 5.419ns (60.010%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  soc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  soc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.776     2.892    soc_bridge_address[1]
    SLICE_X137Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.016 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.016    tag_mem_reg_i_42_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.566 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.566    tag_mem_reg_i_33_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.680    tag_mem_reg_i_32_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.794    tag_mem_reg_i_31_n_0
    SLICE_X137Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.908    tag_mem_reg_i_37_n_0
    SLICE_X137Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.022    tag_mem_reg_i_36_n_0
    SLICE_X137Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.136    tag_mem_reg_i_35_n_0
    SLICE_X137Y181       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.375 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.628     5.004    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[26]
    SLICE_X138Y178       LUT5 (Prop_lut5_I0_O)        0.302     5.306 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=13, routed)          0.904     6.210    lm32_cpu/load_store_unit/tag_mem_reg_1
    SLICE_X140Y179       LUT6 (Prop_lut6_I3_O)        0.124     6.334 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.334    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.867 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.922     7.789    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X140Y181       LUT4 (Prop_lut4_I1_O)        0.117     7.906 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.290     8.196    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X140Y181       LUT6 (Prop_lut6_I5_O)        0.348     8.544 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.681     9.225    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X136Y181       LUT3 (Prop_lut3_I0_O)        0.124     9.349 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.517     9.866    lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3_n_0
    SLICE_X136Y181       LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.700    10.690    lm32_cpu_n_124
    SLICE_X137Y184       FDRE                                         r  soc_bridge_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4140, routed)        1.555    11.555    sys_clk
    SLICE_X137Y184       FDRE                                         r  soc_bridge_data_reg[29]/C
                         clock pessimism              0.094    11.649    
                         clock uncertainty           -0.057    11.592    
    SLICE_X137Y184       FDRE (Setup_fdre_C_CE)      -0.205    11.387    soc_bridge_data_reg[29]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine2_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 2.263ns (25.397%)  route 6.648ns (74.603%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        1.741     1.741    sys_clk
    SLICE_X148Y161       FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y161       FDRE (Prop_fdre_C_Q)         0.518     2.259 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.126     3.385    p_0_in6_in[6]
    SLICE_X152Y161       LUT6 (Prop_lut6_I3_O)        0.124     3.509 r  vns_bankmachine3_state[1]_i_7/O
                         net (fo=1, routed)           0.000     3.509    vns_bankmachine3_state[1]_i_7_n_0
    SLICE_X152Y161       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.889 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.889    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X152Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.143 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.862     5.005    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X145Y169       LUT6 (Prop_lut6_I2_O)        0.367     5.372 r  soc_basesoc_sdram_bankmachine3_twtpcon_count[0]_i_2/O
                         net (fo=6, routed)           0.980     6.353    soc_basesoc_sdram_bankmachine3_twtpcon_count[0]_i_2_n_0
    SLICE_X144Y174       LUT5 (Prop_lut5_I1_O)        0.124     6.477 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_6/O
                         net (fo=12, routed)          1.061     7.537    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_6_n_0
    SLICE_X146Y176       LUT6 (Prop_lut6_I0_O)        0.124     7.661 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.658     8.320    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X144Y175       LUT5 (Prop_lut5_I3_O)        0.124     8.444 r  vns_bankmachine2_state[3]_i_7/O
                         net (fo=2, routed)           0.680     9.124    vns_bankmachine2_state[3]_i_7_n_0
    SLICE_X140Y175       LUT6 (Prop_lut6_I4_O)        0.124     9.248 f  vns_bankmachine2_state[3]_i_4/O
                         net (fo=1, routed)           0.640     9.887    vns_bankmachine2_state[3]_i_4_n_0
    SLICE_X139Y175       LUT6 (Prop_lut6_I3_O)        0.124    10.011 r  vns_bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.640    10.652    vns_bankmachine2_next_state
    SLICE_X139Y175       FDRE                                         r  vns_bankmachine2_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4140, routed)        1.544    11.544    sys_clk
    SLICE_X139Y175       FDRE                                         r  vns_bankmachine2_state_reg[0]/C
                         clock pessimism              0.078    11.622    
                         clock uncertainty           -0.057    11.565    
    SLICE_X139Y175       FDRE (Setup_fdre_C_CE)      -0.205    11.360    vns_bankmachine2_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.360    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_bridge_word_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 3.735ns (40.681%)  route 5.446ns (59.319%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  soc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  soc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.776     2.892    soc_bridge_address[1]
    SLICE_X137Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.016 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.016    tag_mem_reg_i_42_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.566 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.566    tag_mem_reg_i_33_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.680    tag_mem_reg_i_32_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.794    tag_mem_reg_i_31_n_0
    SLICE_X137Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.908    tag_mem_reg_i_37_n_0
    SLICE_X137Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.022    tag_mem_reg_i_36_n_0
    SLICE_X137Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.136    tag_mem_reg_i_35_n_0
    SLICE_X137Y181       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.375 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.628     5.004    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[26]
    SLICE_X138Y178       LUT5 (Prop_lut5_I0_O)        0.302     5.306 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=13, routed)          0.904     6.210    lm32_cpu/load_store_unit/tag_mem_reg_1
    SLICE_X140Y179       LUT6 (Prop_lut6_I3_O)        0.124     6.334 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.334    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.867 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.922     7.789    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X140Y181       LUT4 (Prop_lut4_I1_O)        0.117     7.906 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.290     8.196    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X140Y181       LUT6 (Prop_lut6_I5_O)        0.348     8.544 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.681     9.225    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X136Y181       LUT3 (Prop_lut3_I0_O)        0.124     9.349 r  lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.454     9.803    lm32_cpu/load_store_unit/soc_bridge_data[31]_i_3_n_0
    SLICE_X135Y180       LUT5 (Prop_lut5_I1_O)        0.124     9.927 r  lm32_cpu/load_store_unit/soc_bridge_word_counter[2]_i_2/O
                         net (fo=3, routed)           0.791    10.717    lm32_cpu/load_store_unit/soc_bridge_word_counter_ce
    SLICE_X138Y177       LUT4 (Prop_lut4_I1_O)        0.124    10.841 r  lm32_cpu/load_store_unit/soc_bridge_word_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.841    lm32_cpu_n_56
    SLICE_X138Y177       FDRE                                         r  soc_bridge_word_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4140, routed)        1.547    11.547    sys_clk
    SLICE_X138Y177       FDRE                                         r  soc_bridge_word_counter_reg[1]/C
                         clock pessimism              0.094    11.641    
                         clock uncertainty           -0.057    11.584    
    SLICE_X138Y177       FDRE (Setup_fdre_C_D)        0.029    11.613    soc_bridge_word_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_adr_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 3.735ns (40.785%)  route 5.423ns (59.215%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        1.660     1.660    sys_clk
    SLICE_X138Y175       FDRE                                         r  soc_bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y175       FDRE (Prop_fdre_C_Q)         0.456     2.116 r  soc_bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.776     2.892    soc_bridge_address[1]
    SLICE_X137Y175       LUT2 (Prop_lut2_I0_O)        0.124     3.016 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.016    tag_mem_reg_i_42_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.566 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.566    tag_mem_reg_i_33_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.680 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.680    tag_mem_reg_i_32_n_0
    SLICE_X137Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.794 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.794    tag_mem_reg_i_31_n_0
    SLICE_X137Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.908 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.908    tag_mem_reg_i_37_n_0
    SLICE_X137Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.022 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.022    tag_mem_reg_i_36_n_0
    SLICE_X137Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.136 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.136    tag_mem_reg_i_35_n_0
    SLICE_X137Y181       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.375 r  tag_mem_reg_i_34/O[2]
                         net (fo=1, routed)           0.628     5.004    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[26]
    SLICE_X138Y178       LUT5 (Prop_lut5_I0_O)        0.302     5.306 r  lm32_cpu/load_store_unit/tag_mem_reg_i_10/O
                         net (fo=13, routed)          0.904     6.210    lm32_cpu/load_store_unit/tag_mem_reg_1
    SLICE_X140Y179       LUT6 (Prop_lut6_I3_O)        0.124     6.334 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.334    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y179       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.867 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.922     7.789    lm32_cpu/load_store_unit/soc_basesoc_interface0_wb_sdram_ack0
    SLICE_X140Y181       LUT4 (Prop_lut4_I1_O)        0.117     7.906 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.290     8.196    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X140Y181       LUT6 (Prop_lut6_I5_O)        0.348     8.544 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.679     9.223    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X136Y181       LUT4 (Prop_lut4_I2_O)        0.124     9.347 r  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.808    10.155    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X131Y178       LUT5 (Prop_lut5_I4_O)        0.124    10.279 r  lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_2/O
                         net (fo=2, routed)           0.414    10.694    lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_2_n_0
    SLICE_X131Y177       LUT6 (Prop_lut6_I1_O)        0.124    10.818 r  lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_1/O
                         net (fo=1, routed)           0.000    10.818    lm32_cpu/load_store_unit/dcache_n_151
    SLICE_X131Y177       FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4140, routed)        1.546    11.546    lm32_cpu/load_store_unit/out
    SLICE_X131Y177       FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[3]/C
                         clock pessimism              0.078    11.624    
                         clock uncertainty           -0.057    11.567    
    SLICE_X131Y177       FDRE (Setup_fdre_C_D)        0.031    11.598    lm32_cpu/load_store_unit/d_adr_o_reg[3]
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine2_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 2.263ns (25.430%)  route 6.636ns (74.570%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.606 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        1.741     1.741    sys_clk
    SLICE_X148Y161       FDRE                                         r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y161       FDRE (Prop_fdre_C_Q)         0.518     2.259 r  soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[13]/Q
                         net (fo=4, routed)           1.126     3.385    p_0_in6_in[6]
    SLICE_X152Y161       LUT6 (Prop_lut6_I3_O)        0.124     3.509 r  vns_bankmachine3_state[1]_i_7/O
                         net (fo=1, routed)           0.000     3.509    vns_bankmachine3_state[1]_i_7_n_0
    SLICE_X152Y161       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.889 r  vns_bankmachine3_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.889    vns_bankmachine3_state_reg[1]_i_4_n_0
    SLICE_X152Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.143 f  vns_bankmachine3_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           0.862     5.005    soc_basesoc_sdram_bankmachine3_row_hit
    SLICE_X145Y169       LUT6 (Prop_lut6_I2_O)        0.367     5.372 r  soc_basesoc_sdram_bankmachine3_twtpcon_count[0]_i_2/O
                         net (fo=6, routed)           0.980     6.353    soc_basesoc_sdram_bankmachine3_twtpcon_count[0]_i_2_n_0
    SLICE_X144Y174       LUT5 (Prop_lut5_I1_O)        0.124     6.477 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_6/O
                         net (fo=12, routed)          1.061     7.537    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_6_n_0
    SLICE_X146Y176       LUT6 (Prop_lut6_I0_O)        0.124     7.661 f  soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4/O
                         net (fo=7, routed)           0.658     8.320    soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X144Y175       LUT5 (Prop_lut5_I3_O)        0.124     8.444 r  vns_bankmachine2_state[3]_i_7/O
                         net (fo=2, routed)           0.680     9.124    vns_bankmachine2_state[3]_i_7_n_0
    SLICE_X140Y175       LUT6 (Prop_lut6_I4_O)        0.124     9.248 f  vns_bankmachine2_state[3]_i_4/O
                         net (fo=1, routed)           0.640     9.887    vns_bankmachine2_state[3]_i_4_n_0
    SLICE_X139Y175       LUT6 (Prop_lut6_I3_O)        0.124    10.011 r  vns_bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.629    10.640    vns_bankmachine2_next_state
    SLICE_X141Y174       FDRE                                         r  vns_bankmachine2_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4140, routed)        1.606    11.606    sys_clk
    SLICE_X141Y174       FDRE                                         r  vns_bankmachine2_state_reg[1]/C
                         clock pessimism              0.078    11.684    
                         clock uncertainty           -0.057    11.627    
    SLICE_X141Y174       FDRE (Setup_fdre_C_CE)      -0.205    11.422    vns_bankmachine2_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                  0.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.614     0.614    sys_clk
    SLICE_X149Y165       FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y165       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.983    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X148Y165       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.883     0.883    storage_8_reg_0_7_6_11/WCLK
    SLICE_X148Y165       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X148Y165       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_8_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.614     0.614    sys_clk
    SLICE_X149Y165       FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y165       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.983    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X148Y165       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.883     0.883    storage_8_reg_0_7_6_11/WCLK
    SLICE_X148Y165       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X148Y165       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_8_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.614     0.614    sys_clk
    SLICE_X149Y165       FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y165       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.983    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X148Y165       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.883     0.883    storage_8_reg_0_7_6_11/WCLK
    SLICE_X148Y165       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X148Y165       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_8_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.614     0.614    sys_clk
    SLICE_X149Y165       FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y165       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.983    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X148Y165       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.883     0.883    storage_8_reg_0_7_6_11/WCLK
    SLICE_X148Y165       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X148Y165       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_8_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.614     0.614    sys_clk
    SLICE_X149Y165       FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y165       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.983    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X148Y165       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.883     0.883    storage_8_reg_0_7_6_11/WCLK
    SLICE_X148Y165       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X148Y165       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_8_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.614     0.614    sys_clk
    SLICE_X149Y165       FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y165       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.983    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X148Y165       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.883     0.883    storage_8_reg_0_7_6_11/WCLK
    SLICE_X148Y165       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X148Y165       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.937    storage_8_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.614     0.614    sys_clk
    SLICE_X149Y165       FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y165       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.983    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X148Y165       RAMS32                                       r  storage_8_reg_0_7_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.883     0.883    storage_8_reg_0_7_6_11/WCLK
    SLICE_X148Y165       RAMS32                                       r  storage_8_reg_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X148Y165       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.937    storage_8_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.614     0.614    sys_clk
    SLICE_X149Y165       FDRE                                         r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y165       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.983    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X148Y165       RAMS32                                       r  storage_8_reg_0_7_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.883     0.883    storage_8_reg_0_7_6_11/WCLK
    SLICE_X148Y165       RAMS32                                       r  storage_8_reg_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X148Y165       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.937    storage_8_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_a7ddrphy_bitslip15_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_basesoc_sdram_phaseinjector2_status_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.247%)  route 0.128ns (43.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.710     0.710    sys_clk
    SLICE_X150Y200       FDRE                                         r  soc_a7ddrphy_bitslip15_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y200       FDRE (Prop_fdre_C_Q)         0.164     0.874 r  soc_a7ddrphy_bitslip15_o_reg[4]/Q
                         net (fo=2, routed)           0.128     1.002    soc_basesoc_sdram_master_p2_rddata[15]
    SLICE_X150Y198       FDRE                                         r  soc_basesoc_sdram_phaseinjector2_status_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.890     0.890    sys_clk
    SLICE_X150Y198       FDRE                                         r  soc_basesoc_sdram_phaseinjector2_status_reg[15]/C
                         clock pessimism             -0.005     0.885    
    SLICE_X150Y198       FDRE (Hold_fdre_C_D)         0.059     0.944    soc_basesoc_sdram_phaseinjector2_status_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ISERDESE2_15/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_a7ddrphy_bitslip15_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.177ns (35.906%)  route 0.316ns (64.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        0.650     0.650    sys_clk
    ILOGIC_X1Y198        ISERDESE2                                    r  ISERDESE2_15/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y198        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177     0.827 r  ISERDESE2_15/Q1
                         net (fo=1, routed)           0.316     1.143    ISERDESE2_15_n_1
    SLICE_X160Y200       FDRE                                         r  soc_a7ddrphy_bitslip15_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4140, routed)        1.016     1.016    sys_clk
    SLICE_X160Y200       FDRE                                         r  soc_a7ddrphy_bitslip15_r_reg[15]/C
                         clock pessimism             -0.005     1.011    
    SLICE_X160Y200       FDRE (Hold_fdre_C_D)         0.072     1.083    soc_a7ddrphy_bitslip15_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y70     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y68     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y34    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y40    memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y37    memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y33    memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y32    memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31    memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y34    memadr_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y178  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y178  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y178  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y178  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y178  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y178  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y178  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y178  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y182  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y182  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y180  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y180  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y180  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y180  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y180  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y180  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y180  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y180  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y179  lm32_cpu/registers_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y179  lm32_cpu/registers_reg_r2_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.745ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y172       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X161Y172       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     3.941    clk200_clk
    SLICE_X161Y172       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty           -0.125     3.816    
    SLICE_X161Y172       FDPE (Setup_fdpe_C_D)       -0.005     3.811    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.811    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.745    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.404ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y173       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4140, routed)        0.634     2.634    sys_clk
    SLICE_X162Y173       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.634    
                         clock uncertainty           -0.129     2.504    
    SLICE_X162Y173       FDPE (Setup_fdpe_C_D)       -0.035     2.469    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.469    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.404    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.672 (r) | FAST    |     4.003 (r) | SLOW    | soc_pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | soc_pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.583 (r) | SLOW    |    -0.043 (r) | FAST    |                |
sys_clk   | serial_rx        | FDRE           | -        |     6.250 (r) | SLOW    |    -2.348 (r) | FAST    |                |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     7.195 (r) | SLOW    |    -2.097 (r) | FAST    |                |
sys_clk   | user_sw0         | FDRE           | -        |     9.940 (r) | SLOW    |    -2.515 (r) | FAST    |                |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | soc_pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      6.552 (r) | SLOW    |      1.538 (r) | FAST    |                   |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.997 (r) | SLOW    |      1.704 (r) | FAST    |                   |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.694 (r) | SLOW    |      1.581 (r) | FAST    |                   |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.694 (r) | SLOW    |      1.613 (r) | FAST    |                   |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      6.854 (r) | SLOW    |      1.690 (r) | FAST    |                   |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.857 (r) | SLOW    |      1.647 (r) | FAST    |                   |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      6.702 (r) | SLOW    |      1.604 (r) | FAST    |                   |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.834 (r) | SLOW    |      1.634 (r) | FAST    |                   |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.004 (r) | SLOW    |      1.743 (r) | FAST    |                   |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      7.772 (r) | SLOW    |      2.104 (r) | FAST    |                   |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.154 (r) | SLOW    |      1.796 (r) | FAST    |                   |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.447 (r) | SLOW    |      1.941 (r) | FAST    |                   |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      7.775 (r) | SLOW    |      2.100 (r) | FAST    |                   |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      7.914 (r) | SLOW    |      2.171 (r) | FAST    |                   |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.460 (r) | SLOW    |      1.948 (r) | FAST    |                   |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      7.917 (r) | SLOW    |      2.166 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.391 (r) | SLOW    |      1.442 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.621 (r) | SLOW    |      2.003 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.392 (r) | SLOW    |      1.444 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.622 (r) | SLOW    |      2.000 (r) | FAST    |                   |
sys_clk   | oled_dc          | FDRE           | -     |     13.044 (r) | SLOW    |      4.978 (r) | FAST    |                   |
sys_clk   | oled_res         | FDRE           | -     |     11.223 (r) | SLOW    |      3.847 (r) | FAST    |                   |
sys_clk   | oled_sclk        | FDRE           | -     |     11.343 (r) | SLOW    |      3.894 (r) | FAST    |                   |
sys_clk   | oled_sdin        | FDRE           | -     |     11.224 (r) | SLOW    |      3.870 (r) | FAST    |                   |
sys_clk   | oled_vbat        | FDRE           | -     |     12.640 (r) | SLOW    |      4.791 (r) | FAST    |                   |
sys_clk   | oled_vdd         | FDRE           | -     |     11.148 (r) | SLOW    |      3.821 (r) | FAST    |                   |
sys_clk   | serial_tx        | FDSE           | -     |     13.608 (r) | SLOW    |      5.235 (r) | FAST    |                   |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     14.328 (r) | SLOW    |      5.073 (r) | FAST    |                   |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     14.341 (r) | SLOW    |      5.038 (r) | FAST    |                   |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.059 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.425 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.365 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.552 (r) | SLOW    |   1.538 (r) | FAST    |    0.000 |
ddram_dq[1]        |   6.997 (r) | SLOW    |   1.704 (r) | FAST    |    0.445 |
ddram_dq[2]        |   6.694 (r) | SLOW    |   1.581 (r) | FAST    |    0.141 |
ddram_dq[3]        |   6.694 (r) | SLOW    |   1.613 (r) | FAST    |    0.142 |
ddram_dq[4]        |   6.854 (r) | SLOW    |   1.690 (r) | FAST    |    0.302 |
ddram_dq[5]        |   6.857 (r) | SLOW    |   1.647 (r) | FAST    |    0.305 |
ddram_dq[6]        |   6.702 (r) | SLOW    |   1.604 (r) | FAST    |    0.150 |
ddram_dq[7]        |   6.834 (r) | SLOW    |   1.634 (r) | FAST    |    0.282 |
ddram_dq[8]        |   7.004 (r) | SLOW    |   1.743 (r) | FAST    |    0.452 |
ddram_dq[9]        |   7.772 (r) | SLOW    |   2.104 (r) | FAST    |    1.220 |
ddram_dq[10]       |   7.154 (r) | SLOW    |   1.796 (r) | FAST    |    0.602 |
ddram_dq[11]       |   7.447 (r) | SLOW    |   1.941 (r) | FAST    |    0.895 |
ddram_dq[12]       |   7.775 (r) | SLOW    |   2.100 (r) | FAST    |    1.222 |
ddram_dq[13]       |   7.914 (r) | SLOW    |   2.171 (r) | FAST    |    1.362 |
ddram_dq[14]       |   7.460 (r) | SLOW    |   1.948 (r) | FAST    |    0.908 |
ddram_dq[15]       |   7.917 (r) | SLOW    |   2.166 (r) | FAST    |    1.365 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.917 (r) | SLOW    |   1.538 (r) | FAST    |    1.365 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.231 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.391 (r) | SLOW    |   1.442 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.621 (r) | SLOW    |   2.003 (r) | FAST    |    1.230 |
ddram_dqs_p[0]     |   6.392 (r) | SLOW    |   1.444 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.622 (r) | SLOW    |   2.000 (r) | FAST    |    1.231 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.622 (r) | SLOW    |   1.442 (r) | FAST    |    1.231 |
-------------------+-------------+---------+-------------+---------+----------+




