{
    "code": "module TopModule (\n    input  logic [3:0] in,            // 4-bit input vector\n    output logic [3:0] out_both,      // 4-bit output vector\n    output logic [3:0] out_any,       // 4-bit output vector\n    output logic [3:0] out_different  // 4-bit output vector\n);\n\n    // Combinational logic for out_both\n    assign out_both[0] = in[0] & in[1];\n    assign out_both[1] = in[1] & in[2];\n    assign out_both[2] = in[2] & in[3];\n    assign out_both[3] = 1'b0;\n\n    // Combinational logic for out_any\n    assign out_any[0] = 1'b0;\n    assign out_any[1] = in[1] | in[0];\n    assign out_any[2] = in[2] | in[1];\n    assign out_any[3] = in[3] | in[2];\n\n    // Combinational logic for out_different\n    assign out_different[0] = in[0] ^ in[3];\n    assign out_different[1] = in[1] ^ in[0];\n    assign out_different[2] = in[2] ^ in[1];\n    assign out_different[3] = in[3] ^ in[2];\n\nendmodule",
    "test_results": {
        "num_mismatch": 160,
        "passfail": "R"
    }
}