
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.098147                       # Number of seconds simulated
sim_ticks                                1098146833500                       # Number of ticks simulated
final_tick                               1098146833500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  87618                       # Simulator instruction rate (inst/s)
host_op_rate                                   128001                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              192434530                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828424                       # Number of bytes of host memory used
host_seconds                                  5706.60                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48655104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48719104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     25969280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25969280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           760236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              761236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        405770                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             405770                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              58280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           44306556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              44364836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         58280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            58280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23648277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23648277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23648277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             58280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          44306556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68013112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      761236                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     405770                       # Number of write requests accepted
system.mem_ctrls.readBursts                    761236                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   405770                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               48410816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  308288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25899392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48719104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25969280                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4817                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1060                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       338167                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28895                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1098114203500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                761236                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               405770                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  747765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       591103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.714483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.160718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.604077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       409562     69.29%     69.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118881     20.11%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25866      4.38%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9824      1.66%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13274      2.25%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2117      0.36%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1734      0.29%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1483      0.25%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8362      1.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       591103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.486617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.700511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.563738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         23235     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           29      0.12%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            5      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23275                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.386810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.362361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.908520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6763     29.06%     29.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              828      3.56%     32.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15602     67.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23275                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11176190000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25359046250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3782095000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14775.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33525.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     44.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   353694                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  216300                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.45                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     940967.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2196958680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1198737375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2900905800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1300237920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          71725268160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         235059285555                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         452692725000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           767074118490                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            698.520098                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 751674603250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   36669360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  309797851750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2271780000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1239562500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2999162400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1322075520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          71725268160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         240140070045                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         448235896500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           767933815125                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            699.302963                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 744215532500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   36669360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  317256922500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2196293667                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2196293667                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           5049920                       # number of replacements
system.cpu.dcache.tags.tagsinuse            63.999518                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           290935461                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5049984                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.611165                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          32888500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.999518                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597020874                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597020874                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    221907077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       221907077                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69028384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69028384                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     290935461                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        290935461                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    290935461                       # number of overall hits
system.cpu.dcache.overall_hits::total       290935461                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4023281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4023281                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1010319                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1010319                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      5033600                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5033600                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5049984                       # number of overall misses
system.cpu.dcache.overall_misses::total       5049984                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  82728140500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  82728140500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  36883953500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  36883953500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 119612094000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 119612094000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 119612094000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 119612094000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930358                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985445                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.017808                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017808                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.014425                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014425                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.017007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.017062                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017062                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20562.357066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20562.357066                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36507.235339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36507.235339                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 23762.733233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23762.733233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 23685.638212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23685.638212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       229270                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5423                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.277337                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2486163                       # number of writebacks
system.cpu.dcache.writebacks::total           2486163                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4023281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4023281                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1010319                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1010319                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5033600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5033600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5049984                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5049984                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  78704859500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  78704859500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  35873634500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  35873634500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1278837966                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1278837966                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 114578494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 114578494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 115857331966                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 115857331966                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017808                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017808                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.014425                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014425                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.017007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017007                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.017062                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017062                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19562.357066                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19562.357066                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35507.235339                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35507.235339                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78054.075073                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78054.075073                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22762.733233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22762.733233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22942.118622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22942.118622                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           669.601782                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          686710.148851                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   669.601782                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.326954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.326954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          956                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.466797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796721                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796721                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396859                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396859                       # number of overall hits
system.cpu.icache.overall_hits::total       687396859                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1001                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1001                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1001                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1001                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1001                       # number of overall misses
system.cpu.icache.overall_misses::total          1001                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     79237000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79237000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     79237000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79237000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     79237000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79237000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79157.842158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79157.842158                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79157.842158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79157.842158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79157.842158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79157.842158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     78236000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     78236000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     78236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     78236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     78236000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     78236000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78157.842158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78157.842158                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78157.842158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78157.842158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78157.842158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78157.842158                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    747048                       # number of replacements
system.l2.tags.tagsinuse                 16322.652948                       # Cycle average of tags in use
system.l2.tags.total_refs                     8322794                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    763418                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.902014                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9821139500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8028.933897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.986779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8289.732272                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.490047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.505965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996256                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16010                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999146                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11874687                       # Number of tag accesses
system.l2.tags.data_accesses                 11874687                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2486163                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2486163                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             691880                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                691880                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3597868                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3597868                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4289748                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4289749                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              4289748                       # number of overall hits
system.l2.overall_hits::total                 4289749                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           318439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              318439                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1000                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       441797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          441797                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1000                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              760236                       # number of demand (read+write) misses
system.l2.demand_misses::total                 761236                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1000                       # number of overall misses
system.l2.overall_misses::cpu.data             760236                       # number of overall misses
system.l2.overall_misses::total                761236                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  27093270000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27093270000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     76720500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     76720500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  36146084000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36146084000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      76720500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   63239354000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63316074500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     76720500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  63239354000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63316074500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2486163                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2486163                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1010319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1010319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4039665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4039665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1001                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           5049984                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5050985                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1001                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          5049984                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5050985                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.315187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.315187                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999001                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.109365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.109365                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999001                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.150542                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150710                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999001                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.150542                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150710                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85081.506976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85081.506976                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76720.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76720.500000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81816.046736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81816.046736                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76720.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83183.845543                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83175.354949                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76720.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83183.845543                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83175.354949                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               405770                       # number of writebacks
system.l2.writebacks::total                    405770                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         2649                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2649                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       318439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         318439                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       441797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       441797                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         760236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            761236                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        760236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           761236                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23908880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23908880000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     66720500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66720500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  31728114000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31728114000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     66720500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  55636994000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55703714500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     66720500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  55636994000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55703714500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.315187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.315187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.109365                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.109365                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.150542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.150710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.150542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150710                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75081.506976                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75081.506976                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66720.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66720.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71816.046736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71816.046736                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66720.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73183.845543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73175.354949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66720.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73183.845543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73175.354949                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             442797                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       405770                       # Transaction distribution
system.membus.trans_dist::CleanEvict           338167                       # Transaction distribution
system.membus.trans_dist::ReadExReq            318439                       # Transaction distribution
system.membus.trans_dist::ReadExResp           318439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        442797                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2266409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2266409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2266409                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74688384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     74688384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74688384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1505173                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1505173    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1505173                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3136851000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4118375500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     10100950                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5049965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5760                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5760                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           4040666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2891933                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2905035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1010319                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1010319                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4039665                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15149888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15151935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    482313408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              482380352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          747048                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          5798033                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000993                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031503                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5792273     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5760      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5798033                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7536683000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1501500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7574976000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
