// Generated by CIRCT unknown git version
module pcie_pipe_lane_v6(	// file.cleaned.mlir:2:3
  input         pipe_rx_polarity_i,	// file.cleaned.mlir:2:35
                pipe_tx_compliance_i,	// file.cleaned.mlir:2:64
  input  [1:0]  pipe_tx_char_is_k_i,	// file.cleaned.mlir:2:95
  input  [15:0] pipe_tx_data_i,	// file.cleaned.mlir:2:125
  input         pipe_tx_elec_idle_i,	// file.cleaned.mlir:2:151
  input  [1:0]  pipe_tx_powerdown_i,	// file.cleaned.mlir:2:181
                pipe_rx_char_is_k_i,	// file.cleaned.mlir:2:211
  input  [15:0] pipe_rx_data_i,	// file.cleaned.mlir:2:241
  input         pipe_rx_valid_i,	// file.cleaned.mlir:2:267
                pipe_rx_chanisaligned_i,	// file.cleaned.mlir:2:293
  input  [2:0]  pipe_rx_status_i,	// file.cleaned.mlir:2:327
  input         pipe_rx_phy_status_i,	// file.cleaned.mlir:2:354
                pipe_rx_elec_idle_i,	// file.cleaned.mlir:2:385
                pipe_clk,	// file.cleaned.mlir:2:415
                rst_n,	// file.cleaned.mlir:2:434
  output [1:0]  pipe_rx_char_is_k_o,	// file.cleaned.mlir:2:451
  output [15:0] pipe_rx_data_o,	// file.cleaned.mlir:2:481
  output        pipe_rx_valid_o,	// file.cleaned.mlir:2:507
                pipe_rx_chanisaligned_o,	// file.cleaned.mlir:2:533
  output [2:0]  pipe_rx_status_o,	// file.cleaned.mlir:2:567
  output        pipe_rx_phy_status_o,	// file.cleaned.mlir:2:594
                pipe_rx_elec_idle_o,	// file.cleaned.mlir:2:625
                pipe_rx_polarity_o,	// file.cleaned.mlir:2:655
                pipe_tx_compliance_o,	// file.cleaned.mlir:2:684
  output [1:0]  pipe_tx_char_is_k_o,	// file.cleaned.mlir:2:715
  output [15:0] pipe_tx_data_o,	// file.cleaned.mlir:2:745
  output        pipe_tx_elec_idle_o,	// file.cleaned.mlir:2:771
  output [1:0]  pipe_tx_powerdown_o	// file.cleaned.mlir:2:801
);

  assign pipe_rx_char_is_k_o = pipe_rx_char_is_k_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_data_o = pipe_rx_data_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_valid_o = pipe_rx_valid_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_chanisaligned_o = pipe_rx_chanisaligned_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_status_o = pipe_rx_status_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_phy_status_o = pipe_rx_phy_status_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_elec_idle_o = pipe_rx_elec_idle_i;	// file.cleaned.mlir:3:5
  assign pipe_rx_polarity_o = pipe_rx_polarity_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_compliance_o = pipe_tx_compliance_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_char_is_k_o = pipe_tx_char_is_k_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_data_o = pipe_tx_data_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_elec_idle_o = pipe_tx_elec_idle_i;	// file.cleaned.mlir:3:5
  assign pipe_tx_powerdown_o = pipe_tx_powerdown_i;	// file.cleaned.mlir:3:5
endmodule

