/**
 * @file
 * @brief
 *    PrimeCell UART (PL011)
 *    http://infocenter.arm.com/help/topic/com.arm.doc.ddi0183g/DDI0183G_uart_pl011_r1p5_trm.pdf
 *
 * @data 04 aug 2015
 * @author: Anton Bondarev
 */
#include <stdint.h>

#include <hal/reg.h>
#include <drivers/common/memory.h>
#include <drivers/diag.h>
#include <drivers/serial/uart_device.h>
#include <drivers/serial/diag_serial.h>

#include <framework/mod/options.h>
#include <embox/unit.h>

EMBOX_UNIT_INIT(uart_init);

#define UART_BASE OPTION_GET(NUMBER,base_addr)
#define IRQ_NUM   OPTION_GET(NUMBER,irq_num)
#define UARTCLK   OPTION_GET(NUMBER,uartclk)
#define BAUD_RATE OPTION_GET(NUMBER,baud_rate)

/* UART Registers */
#define UART_DR		(UART_BASE + 0x00)
#define UART_RSR	(UART_BASE + 0x04)
#define UART_ECR	(UART_BASE + 0x04)
#define UART_FR		(UART_BASE + 0x18)
#define UART_IBRD	(UART_BASE + 0x24)
#define UART_FBRD	(UART_BASE + 0x28)
#define UART_LCRH	(UART_BASE + 0x2c)
# define UART_FEN         (1 << 4)
# define UART_WLEN_8BIT   0x3
# define UART_WLEN_SHIFT  5
#define UART_CR		(UART_BASE + 0x30)
# define UART_UARTEN      (1 << 0)
# define UART_TXE         (1 << 8)
# define UART_RXE         (1 << 9)
#define UART_IMSC	(UART_BASE + 0x38)
#define UART_MIS	(UART_BASE + 0x40)
#define UART_ICR	(UART_BASE + 0x44)

/* Flag register */
#define FR_RXFE		0x10	/* Receive FIFO empty */
#define FR_TXFF		0x20	/* Transmit FIFO full */

#define IMSC_RXIM   (0x1 << 4)

static void pl011_set_baudrate(struct uart *dev) {
	/* FIXME Init baud rate only if UARTCLK is really used.
	 * Currenly it is not so for the teplates which use pl011. */
#if UARTCLK != 0
	int ibrd, fbrd;

	/* Baud Rate Divisor = UARTCLK/(16Ã—Baud Rate) = BRDI + BRDF,
	 * See 2.4.3 UART operation.  */
	ibrd = (UARTCLK / (16 * BAUD_RATE));
	fbrd = ((UARTCLK % (16 * BAUD_RATE)) * 64) / (16 * BAUD_RATE);
	REG_STORE(UART_IBRD, ibrd);
	REG_STORE(UART_FBRD, fbrd);
#endif
}

static int pl011_irq_enable(struct uart *dev, const struct uart_params *params) {
	if (params->irq) {
		REG_STORE(UART_IMSC, IMSC_RXIM);
	}
	return 0;
}

static int pl011_irq_disable(struct uart *dev, const struct uart_params *params) {
	REG_STORE(UART_IMSC, 0);

	return 0;
}

static int pl011_setup(struct uart *dev, const struct uart_params *params) {
	/* Disable uart. */
	REG_STORE(UART_CR, 0);

	if (params->irq) {
		REG_STORE(UART_IMSC, IMSC_RXIM);
	}

	pl011_set_baudrate(dev);

	/* Word len 8 bit. */
	REG_STORE(UART_LCRH, UART_WLEN_8BIT << UART_WLEN_SHIFT);

	/* Enable uart. */
	REG_STORE(UART_CR, UART_UARTEN | UART_TXE | UART_RXE);

	return 0;
}

static int pl011_putc(struct uart *dev, int ch) {
	while (REG_LOAD(UART_FR) & FR_TXFF) ;

	REG_STORE(UART_DR, (uint32_t)ch);

	return 0;
}

static int pl011_getc(struct uart *dev) {
	return REG_LOAD(UART_DR);
}

static int pl011_has_symbol(struct uart *dev) {
	return !(REG_LOAD(UART_FR) & FR_RXFE);
}

static const struct uart_ops pl011_uart_ops = {
		.uart_getc = pl011_getc,
		.uart_putc = pl011_putc,
		.uart_hasrx = pl011_has_symbol,
		.uart_setup = pl011_setup,
		.uart_irq_en = pl011_irq_enable,
		.uart_irq_dis = pl011_irq_disable,
};

static struct uart uart0 = {
		.uart_ops = &pl011_uart_ops,
		.irq_num = IRQ_NUM,
		.base_addr = UART_BASE,
};

static const struct uart_params uart_defparams = {
		.baud_rate = BAUD_RATE,
		.parity = 0,
		.n_stop = 1,
		.n_bits = 8,
		.irq = true,
};

static const struct uart_params uart_diag_params = {
		.baud_rate = BAUD_RATE,
		.parity = 0,
		.n_stop = 1,
		.n_bits = 8,
		.irq = false,
};

DIAG_SERIAL_DEF(&uart0, &uart_diag_params);

static int uart_init(void) {
	return uart_register(&uart0, &uart_defparams);
}

PERIPH_MEMORY_DEFINE(pl011, UART_BASE, 0x48);
