# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../QPSKBlock2.ip_user_files/ipstatic/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../QPSKBlock2.srcs/sources_1/ip/fifo_gen/sim/fifo_gen.v" \
"../../../../QPSKBlock2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
