<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3449" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3449{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_3449{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_3449{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3449{left:70px;bottom:1084px;}
#t5_3449{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_3449{left:392px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t7_3449{left:96px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_3449{left:96px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_3449{left:96px;bottom:1037px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ta_3449{left:436px;bottom:997px;letter-spacing:-0.15px;}
#tb_3449{left:124px;bottom:976px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#tc_3449{left:124px;bottom:959px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#td_3449{left:124px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3449{left:124px;bottom:921px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tf_3449{left:124px;bottom:900px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tg_3449{left:124px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#th_3449{left:124px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ti_3449{left:124px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tj_3449{left:124px;bottom:828px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tk_3449{left:124px;bottom:811px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tl_3449{left:70px;bottom:768px;}
#tm_3449{left:96px;bottom:771px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tn_3449{left:457px;bottom:771px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3449{left:96px;bottom:755px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tp_3449{left:70px;bottom:728px;}
#tq_3449{left:96px;bottom:732px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tr_3449{left:422px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3449{left:96px;bottom:715px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tt_3449{left:70px;bottom:689px;}
#tu_3449{left:96px;bottom:692px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#tv_3449{left:96px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_3449{left:297px;bottom:675px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tx_3449{left:96px;bottom:658px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ty_3449{left:70px;bottom:632px;}
#tz_3449{left:96px;bottom:635px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_3449{left:505px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3449{left:96px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_3449{left:70px;bottom:592px;}
#t13_3449{left:96px;bottom:596px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_3449{left:679px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t15_3449{left:96px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_3449{left:96px;bottom:562px;letter-spacing:-0.17px;word-spacing:-0.97px;}
#t17_3449{left:96px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_3449{left:70px;bottom:519px;}
#t19_3449{left:96px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_3449{left:557px;bottom:522px;letter-spacing:-0.04px;}
#t1b_3449{left:572px;bottom:522px;letter-spacing:-0.16px;}
#t1c_3449{left:660px;bottom:522px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1d_3449{left:96px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_3449{left:96px;bottom:489px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#t1f_3449{left:70px;bottom:462px;}
#t1g_3449{left:96px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_3449{left:96px;bottom:449px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1i_3449{left:433px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1j_3449{left:96px;bottom:432px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1k_3449{left:70px;bottom:406px;}
#t1l_3449{left:96px;bottom:409px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1m_3449{left:453px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1n_3449{left:96px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1o_3449{left:96px;bottom:376px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1p_3449{left:70px;bottom:349px;}
#t1q_3449{left:96px;bottom:353px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#t1r_3449{left:400px;bottom:353px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1s_3449{left:96px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1t_3449{left:96px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1u_3449{left:96px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1v_3449{left:96px;bottom:286px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1w_3449{left:70px;bottom:227px;letter-spacing:0.14px;}
#t1x_3449{left:152px;bottom:227px;letter-spacing:0.16px;}
#t1y_3449{left:70px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1z_3449{left:70px;bottom:186px;letter-spacing:-0.17px;word-spacing:-0.77px;}
#t20_3449{left:70px;bottom:169px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t21_3449{left:70px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t22_3449{left:70px;bottom:136px;letter-spacing:-0.14px;word-spacing:-0.69px;}

.s1_3449{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3449{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3449{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3449{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3449{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3449{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3449{font-size:14px;font-family:Arial-Bold_b5w;color:#000;}
.s8_3449{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3449" type="text/css" >

@font-face {
	font-family: Arial-Bold_b5w;
	src: url("fonts/Arial-Bold_b5w.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3449Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3449" style="-webkit-user-select: none;"><object width="935" height="1210" data="3449/3449.svg" type="image/svg+xml" id="pdf3449" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3449" class="t s1_3449">Vol. 3A </span><span id="t2_3449" class="t s1_3449">12-13 </span>
<span id="t3_3449" class="t s2_3449">MEMORY CACHE CONTROL </span>
<span id="t4_3449" class="t s3_3449">• </span><span id="t5_3449" class="t s4_3449">NW flag, bit 29 of control register CR0 </span><span id="t6_3449" class="t s5_3449">— Controls the write policy for system memory locations (see </span>
<span id="t7_3449" class="t s5_3449">Section 2.5, “Control Registers”). If the NW and CD flags are clear, write-back is enabled for the whole of </span>
<span id="t8_3449" class="t s5_3449">system memory, but may be restricted for individual pages or regions of memory by other cache-control </span>
<span id="t9_3449" class="t s5_3449">mechanisms. Table 12-5 shows how the other combinations of CD and NW flags affects caching. </span>
<span id="ta_3449" class="t s6_3449">NOTES </span>
<span id="tb_3449" class="t s5_3449">For the Pentium 4 and Intel Xeon processors, the NW flag is a don’t care flag; that is, when the CD </span>
<span id="tc_3449" class="t s5_3449">flag is set, the processor uses the no-fill cache mode, regardless of the setting of the NW flag. </span>
<span id="td_3449" class="t s5_3449">For Intel Atom processors, the NW flag is a don’t care flag; that is, when the CD flag is set, the </span>
<span id="te_3449" class="t s5_3449">processor disables caching, regardless of the setting of the NW flag. </span>
<span id="tf_3449" class="t s5_3449">For the Pentium processor, when the L1 cache is disabled (the CD and NW flags in control register </span>
<span id="tg_3449" class="t s5_3449">CR0 are set), external snoops are accepted in DP (dual-processor) systems and inhibited in unipro- </span>
<span id="th_3449" class="t s5_3449">cessor systems. </span>
<span id="ti_3449" class="t s5_3449">When snoops are inhibited, address parity is not checked and APCHK# is not asserted for a corrupt </span>
<span id="tj_3449" class="t s5_3449">address; however, when snoops are accepted, address parity is checked and APCHK# is asserted </span>
<span id="tk_3449" class="t s5_3449">for corrupt addresses. </span>
<span id="tl_3449" class="t s3_3449">• </span><span id="tm_3449" class="t s4_3449">PCD and PWT flags in paging-structure entries </span><span id="tn_3449" class="t s5_3449">— Control the memory type used to access paging </span>
<span id="to_3449" class="t s5_3449">structures and pages (see Section 4.9, “Paging and Memory Typing”). </span>
<span id="tp_3449" class="t s3_3449">• </span><span id="tq_3449" class="t s4_3449">PCD and PWT flags in control register CR3 </span><span id="tr_3449" class="t s5_3449">— Control the memory type used to access the first paging </span>
<span id="ts_3449" class="t s5_3449">structure of the current paging-structure hierarchy (see Section 4.9, “Paging and Memory Typing”). </span>
<span id="tt_3449" class="t s3_3449">• </span><span id="tu_3449" class="t s4_3449">G (global) flag in the page-directory and page-table entries (introduced to the IA-32 architecture in </span>
<span id="tv_3449" class="t s4_3449">the P6 family processors) </span><span id="tw_3449" class="t s5_3449">— Controls the flushing of TLB entries for individual pages. See Section 4.10, </span>
<span id="tx_3449" class="t s5_3449">“Caching Translation Information,” for more information about this flag. </span>
<span id="ty_3449" class="t s3_3449">• </span><span id="tz_3449" class="t s4_3449">PGE (page global enable) flag in control register CR4 </span><span id="t10_3449" class="t s5_3449">— Enables the establishment of global pages with </span>
<span id="t11_3449" class="t s5_3449">the G flag. See Section 4.10, “Caching Translation Information,” for more information about this flag. </span>
<span id="t12_3449" class="t s3_3449">• </span><span id="t13_3449" class="t s4_3449">Memory type range registers (MTRRs) (introduced in P6 family processors) </span><span id="t14_3449" class="t s5_3449">— Control the type of </span>
<span id="t15_3449" class="t s5_3449">caching used in specific regions of physical memory. Any of the caching types described in Section 12.3, </span>
<span id="t16_3449" class="t s5_3449">“Methods of Caching Available,” can be selected. See Section 12.11, “Memory Type Range Registers (MTRRs),” </span>
<span id="t17_3449" class="t s5_3449">for a detailed description of the MTRRs. </span>
<span id="t18_3449" class="t s3_3449">• </span><span id="t19_3449" class="t s4_3449">Page Attribute Table (PAT) MSR (introduced in the Pentium </span><span id="t1a_3449" class="t s7_3449">III </span><span id="t1b_3449" class="t s4_3449">processor) </span><span id="t1c_3449" class="t s5_3449">— Extends the memory </span>
<span id="t1d_3449" class="t s5_3449">typing capabilities of the processor to permit memory types to be assigned on a page-by-page basis (see </span>
<span id="t1e_3449" class="t s5_3449">Section 12.12, “Page Attribute Table (PAT)”). </span>
<span id="t1f_3449" class="t s3_3449">• </span><span id="t1g_3449" class="t s4_3449">Third-Level Cache Disable flag, bit 6 of the IA32_MISC_ENABLE MSR (Available only in processors </span>
<span id="t1h_3449" class="t s4_3449">based on Intel NetBurst microarchitecture) </span><span id="t1i_3449" class="t s5_3449">— Allows the L3 cache to be disabled and enabled, indepen- </span>
<span id="t1j_3449" class="t s5_3449">dently of the L1 and L2 caches. </span>
<span id="t1k_3449" class="t s3_3449">• </span><span id="t1l_3449" class="t s4_3449">KEN# and WB/WT# pins (Pentium processor) </span><span id="t1m_3449" class="t s5_3449">— Allow external hardware to control the caching method </span>
<span id="t1n_3449" class="t s5_3449">used for specific areas of memory. They perform similar (but not identical) functions to the MTRRs in the P6 </span>
<span id="t1o_3449" class="t s5_3449">family processors. </span>
<span id="t1p_3449" class="t s3_3449">• </span><span id="t1q_3449" class="t s4_3449">PCD and PWT pins (Pentium processor) </span><span id="t1r_3449" class="t s5_3449">— These pins (which are associated with the PCD and PWT flags in </span>
<span id="t1s_3449" class="t s5_3449">control register CR3 and in the page-directory and page-table entries) permit caching in an external L2 cache </span>
<span id="t1t_3449" class="t s5_3449">to be controlled on a page-by-page basis, consistent with the control exercised on the L1 cache of these </span>
<span id="t1u_3449" class="t s5_3449">processors. The P6 and more recent processor families do not provide these pins because the L2 cache in </span>
<span id="t1v_3449" class="t s5_3449">internal to the chip package. </span>
<span id="t1w_3449" class="t s8_3449">12.5.2 </span><span id="t1x_3449" class="t s8_3449">Precedence of Cache Controls </span>
<span id="t1y_3449" class="t s5_3449">The cache control flags and MTRRs operate hierarchically for restricting caching. That is, if the CD flag is set, </span>
<span id="t1z_3449" class="t s5_3449">caching is prevented globally (see Table 12-5). If the CD flag is clear, the page-level cache control flags and/or the </span>
<span id="t20_3449" class="t s5_3449">MTRRs can be used to restrict caching. If there is an overlap of page-level and MTRR caching controls, the mecha- </span>
<span id="t21_3449" class="t s5_3449">nism that prevents caching has precedence. For example, if an MTRR makes a region of system memory uncache- </span>
<span id="t22_3449" class="t s5_3449">able, a page-level caching control cannot be used to enable caching for a page in that region. The converse is also </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
