# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 6326375833 # Weave simulation time
 time: # Simulator time breakdown
  init: 429060454171
  bound: 27044523657
  weave: 7362385258
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 63056 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 630562723 # Simulated unhalted cycles
   cCycles: 142289238 # Cycles due to contention stalls
   instrs: 100000350 # Simulated instructions
   uops: 101912252 # Retired micro-ops
   bbls: 27652620 # Basic blocks
   approxInstrs: 22402 # Instrs with approx uop decoding
   mispredBranches: 1591207 # Mispredicted branches
   condBranches: 25800891 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 35447947 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 0 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 7047 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 7035 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 873828 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 22278471 # Filtered GETS hits
   fhGETX: 2310302 # Filtered GETX hits
   hGETS: 1836312 # GETS hits
   hGETX: 3226064 # GETX hits
   mGETS: 12461824 # GETS misses
   mGETXIM: 254767 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1596 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 1064268908 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 2418683 # GETS hits
   hGETX: 80971 # GETX hits
   mGETS: 10050188 # GETS misses
   mGETXIM: 173796 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 9458779 # Clean evictions (from lower level)
   PUTX: 3255704 # Dirty evictions (from lower level)
   INV: 11127 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 937906356 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 2470206 # GETS hits
   hGETX: 58992 # GETX hits
   mGETS: 7579982 # GETS misses
   mGETXIM: 114804 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 7436994 # Clean evictions (from lower level)
   PUTX: 2771767 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 692530740 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 1921474 # Read requests
   wr: 618834 # Write requests
   rdlat: 261655705 # Total latency experienced by read requests
   wrlat: 90098133 # Total latency experienced by write requests
   rdhits: 1803 # Read row hits
   wrhits: 2197 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 249
    12: 331
    13: 1693799
    14: 132600
    15: 48097
    16: 13628
    17: 2510
    18: 882
    19: 926
    20: 1173
    21: 1220
    22: 916
    23: 1255
    24: 2803
    25: 1899
    26: 537
    27: 650
    28: 605
    29: 720
    30: 1071
    31: 1320
    32: 1144
    33: 1085
    34: 1229
    35: 1405
    36: 1224
    37: 1149
    38: 1123
    39: 1163
    40: 1080
    41: 1063
    42: 1025
    43: 501
    44: 257
    45: 208
    46: 136
    47: 256
    48: 143
    49: 43
    50: 16
    51: 11
    52: 9
    53: 7
    54: 4
    55: 1
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 1
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 1919466 # Read requests
   wr: 618716 # Write requests
   rdlat: 261289381 # Total latency experienced by read requests
   wrlat: 90173756 # Total latency experienced by write requests
   rdhits: 1812 # Read row hits
   wrhits: 2068 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 208
    12: 419
    13: 1692506
    14: 131939
    15: 48307
    16: 13952
    17: 2433
    18: 947
    19: 965
    20: 1179
    21: 1127
    22: 853
    23: 1176
    24: 2503
    25: 2150
    26: 518
    27: 610
    28: 642
    29: 703
    30: 1015
    31: 1334
    32: 1054
    33: 1071
    34: 1161
    35: 1336
    36: 1291
    37: 1223
    38: 1075
    39: 1101
    40: 1114
    41: 1029
    42: 1038
    43: 525
    44: 217
    45: 177
    46: 131
    47: 220
    48: 128
    49: 48
    50: 14
    51: 9
    52: 7
    53: 3
    54: 5
    55: 1
    56: 0
    57: 0
    58: 0
    59: 2
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 1938701 # Read requests
   wr: 618282 # Write requests
   rdlat: 264093520 # Total latency experienced by read requests
   wrlat: 90159336 # Total latency experienced by write requests
   rdhits: 1966 # Read row hits
   wrhits: 2053 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 235
    12: 529
    13: 1704364
    14: 138006
    15: 48727
    16: 13190
    17: 2197
    18: 877
    19: 912
    20: 1274
    21: 1483
    22: 888
    23: 1330
    24: 3182
    25: 2359
    26: 521
    27: 623
    28: 611
    29: 703
    30: 1072
    31: 1318
    32: 1087
    33: 1129
    34: 1217
    35: 1391
    36: 1281
    37: 1240
    38: 1056
    39: 1166
    40: 1059
    41: 1075
    42: 1066
    43: 509
    44: 233
    45: 172
    46: 132
    47: 245
    48: 141
    49: 45
    50: 20
    51: 13
    52: 9
    53: 6
    54: 6
    55: 2
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 1915089 # Read requests
   wr: 617911 # Write requests
   rdlat: 260781582 # Total latency experienced by read requests
   wrlat: 89842316 # Total latency experienced by write requests
   rdhits: 1968 # Read row hits
   wrhits: 2121 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 259
    12: 402
    13: 1687593
    14: 131964
    15: 48201
    16: 14526
    17: 2306
    18: 838
    19: 886
    20: 1241
    21: 1180
    22: 867
    23: 1193
    24: 2883
    25: 1618
    26: 518
    27: 605
    28: 637
    29: 706
    30: 1014
    31: 1354
    32: 1079
    33: 1126
    34: 1253
    35: 1378
    36: 1292
    37: 1180
    38: 1130
    39: 1113
    40: 1029
    41: 1102
    42: 1090
    43: 497
    44: 234
    45: 185
    46: 149
    47: 245
    48: 138
    49: 41
    50: 15
    51: 4
    52: 8
    53: 4
    54: 4
    55: 1
    56: 1
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 63056
  rqSzHist: # Run queue size histogram
   0: 63056
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 630562723
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100000350
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
