// Seed: 2586364365
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  logic id_6, id_7;
  assign id_6 = !id_6;
  supply1 id_8 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd60,
    parameter id_5  = 32'd90
) (
    input tri0 id_0,
    input wire id_1,
    output wand id_2,
    output wire id_3,
    inout tri1 id_4,
    output wor _id_5
    , id_17,
    input wor id_6,
    output uwire id_7,
    output wire id_8,
    input wor id_9,
    input tri id_10,
    input uwire id_11,
    input wand id_12,
    input supply0 _id_13,
    input supply0 id_14,
    input wand id_15
);
  logic [~  id_5 : id_13] id_18;
  ;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_18,
      id_17
  );
endmodule
