Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:16:40 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_mem2reg/post_route_timing.rpt
| Design       : or1200_mem2reg
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
lsu_op[1]                      regdata[12]                    inf           
lsu_op[2]                      regdata[20]                    inf           
lsu_op[2]                      regdata[21]                    inf           
lsu_op[1]                      regdata[9]                     inf           
lsu_op[1]                      regdata[11]                    inf           
addr[0]                        regdata[23]                    inf           
addr[0]                        regdata[22]                    inf           
lsu_op[2]                      regdata[16]                    inf           
lsu_op[2]                      regdata[17]                    inf           
lsu_op[1]                      regdata[10]                    inf           
lsu_op[1]                      regdata[13]                    inf           
lsu_op[0]                      regdata[15]                    inf           
addr[0]                        regdata[27]                    inf           
addr[0]                        regdata[28]                    inf           
addr[0]                        regdata[24]                    inf           
lsu_op[1]                      regdata[8]                     inf           
lsu_op[2]                      regdata[19]                    inf           
lsu_op[2]                      regdata[18]                    inf           
lsu_op[1]                      regdata[14]                    inf           
addr[0]                        regdata[30]                    inf           
addr[0]                        regdata[29]                    inf           
addr[0]                        regdata[26]                    inf           
addr[0]                        regdata[31]                    inf           
addr[0]                        regdata[25]                    inf           
lsu_op[2]                      regdata[0]                     inf           
lsu_op[2]                      regdata[1]                     inf           
lsu_op[2]                      regdata[5]                     inf           
lsu_op[2]                      regdata[7]                     inf           
lsu_op[2]                      regdata[6]                     inf           
lsu_op[2]                      regdata[4]                     inf           
lsu_op[2]                      regdata[3]                     inf           
lsu_op[2]                      regdata[2]                     inf           



