
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 366.539 ; gain = 98.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/top.vhd:14]
INFO: [Synth 8-3491] module 'clk' declared at 'C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/imports/new/clk.vhd:5' bound to instance 'clk1' of component 'clk' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/top.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clk' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/imports/new/clk.vhd:12]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-1416-LAPTOP-88VN4TC1/realtime/clk_wiz_0_stub.v:5' bound to instance 'clk1' of component 'clk_wiz_0' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/imports/new/clk.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-1416-LAPTOP-88VN4TC1/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-1416-LAPTOP-88VN4TC1/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk' (2#1) [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/imports/new/clk.vhd:12]
INFO: [Synth 8-3491] module 'spi' declared at 'C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:6' bound to instance 'spi1' of component 'spi' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/top.vhd:74]
INFO: [Synth 8-638] synthesizing module 'spi' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:14]
WARNING: [Synth 8-614] signal 'edge' is read in the process but is not in the sensitivity list [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:20]
WARNING: [Synth 8-614] signal 'dataSPI' is read in the process but is not in the sensitivity list [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:20]
WARNING: [Synth 8-614] signal 'bit_number' is read in the process but is not in the sensitivity list [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'spi' (3#1) [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:14]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/vga.vhd:28' bound to instance 'vga1' of component 'vga' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/vga.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'VGA' (4#1) [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/vga.vhd:40]
INFO: [Synth 8-3491] module 'image' declared at 'C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/image.vhd:36' bound to instance 'image1' of component 'image' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'image' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/image.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'image' (5#1) [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/image.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/top.vhd:14]
WARNING: [Synth 8-3331] design spi has unconnected port clk100MHz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 418.836 ; gain = 150.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 418.836 ; gain = 150.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-1416-LAPTOP-88VN4TC1/dcp1/clk_wiz_0_in_context.xdc] for cell 'clk1/clk1'
Finished Parsing XDC File [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-1416-LAPTOP-88VN4TC1/dcp1/clk_wiz_0_in_context.xdc] for cell 'clk1/clk1'
Parsing XDC File [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 760.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 760.219 ; gain = 492.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 760.219 ; gain = 492.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100MHz. (constraint file  C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-1416-LAPTOP-88VN4TC1/dcp1/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100MHz. (constraint file  C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-1416-LAPTOP-88VN4TC1/dcp1/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk1/clk1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 760.219 ; gain = 492.301
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "new_frame_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bit_number" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element hcount_reg was removed.  [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/vga.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element vcount_reg was removed.  [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/vga.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'new_frame_ready_reg' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:25]
WARNING: [Synth 8-327] inferring latch for variable 'rx_data_reg' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'bit_number_reg' [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 760.219 ; gain = 492.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Multipliers : 
	                32x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     31 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "spi1/new_frame_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "spi1/bit_number" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/image.vhd:67]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/image.vhd:67]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/image.vhd:67]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/image.vhd:67]
DSP Debug: swapped A/B pins for adder 00000229E860C030
WARNING: [Synth 8-6014] Unused sequential element vga1/hcount_reg was removed.  [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/vga.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element vga1/vcount_reg was removed.  [C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/vga.vhd:46]
DSP Report: Generating DSP image1/red4, operation Mode is: A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: Generating DSP image1/red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
DSP Report: operator image1/red4 is absorbed into DSP image1/red4.
INFO: [Synth 8-3886] merging instance 'image1/blue_reg[0]' (FDRE) to 'image1/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'image1/blue_reg[1]' (FDRE) to 'image1/blue_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\image1/blue_reg[2] )
INFO: [Synth 8-3886] merging instance 'image1/green_reg[0]' (FDRE) to 'image1/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'image1/green_reg[2]' (FDRE) to 'image1/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'image1/red_reg[0]' (FDRE) to 'image1/red_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\image1/red_reg[2] )
INFO: [Synth 8-3886] merging instance 'vga1/blue_reg[0]' (FD) to 'vga1/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga1/blue_reg[1]' (FD) to 'vga1/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga1/blue_reg[2]' (FD) to 'vga1/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga1/green_reg[0]' (FD) to 'vga1/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga1/green_reg[2]' (FD) to 'vga1/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga1/red_reg[0]' (FD) to 'vga1/red_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga1/red_reg[2] )
WARNING: [Synth 8-3332] Sequential element (spi1/new_frame_ready_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clk1/Q1_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clk1/Q2_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clk1/Q3_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clk1/clkstate_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clk1/edge_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (image1/blue_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (image1/red_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga1/red_reg[2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 760.219 ; gain = 492.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk1/clk1/clk_out1' to pin 'clk1/clk1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 801.977 ; gain = 534.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 836.504 ; gain = 568.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 845.531 ; gain = 577.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_64 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_116 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_582 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_609 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 845.531 ; gain = 577.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 845.531 ; gain = 577.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 845.531 ; gain = 577.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 845.531 ; gain = 577.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 845.531 ; gain = 577.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 845.531 ; gain = 577.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    92|
|3     |DSP48E1   |    12|
|4     |LUT1      |   107|
|5     |LUT2      |   251|
|6     |LUT3      |    51|
|7     |LUT4      |    70|
|8     |LUT5      |    52|
|9     |LUT6      |   107|
|10    |FDRE      |    32|
|11    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   789|
|2     |  clk1   |clk    |     1|
|3     |  image1 |image  |   471|
|4     |  vga1   |VGA    |   303|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 845.531 ; gain = 577.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 845.531 ; gain = 236.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 845.531 ; gain = 577.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 845.531 ; gain = 589.082
INFO: [Common 17-1381] The checkpoint 'C:/Users/ikben/OneDrive/Documents/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 845.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 15 16:51:59 2018...
