// Seed: 248810462
module module_0 #(
    parameter id_1 = 32'd2,
    parameter id_2 = 32'd81,
    parameter id_4 = 32'd60
) (
    input wor id_0[id_4 : id_1],
    input tri1 _id_1,
    input tri1 _id_2,
    input wand id_3,
    input wand _id_4,
    output wand id_5,
    input tri0 id_6,
    output supply0 id_7
);
  assign id_7 = -1;
  assign id_7 = id_3;
  wire id_9  [id_2 : -1];
  wire id_10;
  ;
endmodule
program module_1 #(
    parameter id_5 = 32'd96,
    parameter id_8 = 32'd63
) (
    input wor id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri id_4,
    input wire _id_5
);
  logic [7:0] id_7;
  assign id_7[1'b0 :-1] = -1;
  parameter id_8 = -1'b0;
  wire [id_8  -  id_5 : -1] id_9;
  module_0 modCall_1 (
      id_1,
      id_8,
      id_8,
      id_0,
      id_8,
      id_2,
      id_1,
      id_2
  );
endprogram
