
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000113                       # Number of seconds simulated
sim_ticks                                   112797500                       # Number of ticks simulated
final_tick                                  112797500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181319                       # Simulator instruction rate (inst/s)
host_op_rate                                   185018                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36629130                       # Simulator tick rate (ticks/s)
host_mem_usage                                 655648                       # Number of bytes of host memory used
host_seconds                                     3.08                       # Real time elapsed on the host
sim_insts                                      558356                       # Number of instructions simulated
sim_ops                                        569749                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          10688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        30912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              76160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34304                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1190                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         294474612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          94753873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           9645604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           2269554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     274048627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             675192269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    294474612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      9645604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        304120215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        294474612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         94753873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          9645604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          2269554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    274048627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            675192269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1190                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  76160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   76160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     112758500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1190                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    374.030151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.178964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.908508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           63     31.66%     31.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           48     24.12%     55.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20     10.05%     65.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      4.02%     69.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      3.52%     73.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.02%     77.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.51%     78.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.01%     80.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           38     19.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          199                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     13454274                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                35766774                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11306.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30056.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       675.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    675.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      982                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      94755.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1239840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   676500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7784400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              7119840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41460660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             29183250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               87464490                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            800.562818                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     48469250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      57292750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   189000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   103125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1037400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              7119840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25081425                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             43551000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               77081790                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            705.529925                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     73205500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33307000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  27211                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            25088                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1831                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               22242                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  21512                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.717921                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    704                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  31                       # Number of system calls
system.cpu0.numCycles                          225596                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             14371                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        324936                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      27211                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             22216                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       167795                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3721                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 389                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          591                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    90885                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  352                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            185115                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.830106                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.182881                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   28112     15.19%     15.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   63567     34.34%     49.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    5095      2.75%     52.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   88341     47.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              185115                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.120618                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.440345                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14959                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                16140                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   150377                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 2098                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1541                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 859                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  341                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                326016                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 6794                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1541                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   20636                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2146                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6176                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   146785                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 7831                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                320400                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 2230                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   80                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    10                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  6798                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             404591                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1581485                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          517850                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               388589                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   16002                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                97                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            95                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     4421                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               74494                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              16413                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              233                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             116                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    318011                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                229                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   314286                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              902                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          12287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        32487                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            44                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       185115                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.697788                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.274439                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              50931     27.51%     27.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              31189     16.85%     44.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              28659     15.48%     59.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              71568     38.66%     98.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               2765      1.49%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         185115                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   3774      7.91%      7.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   997      2.09%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 35951     75.36%     85.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6981     14.63%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               173504     55.21%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               51290     16.32%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               73565     23.41%     94.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              15924      5.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                314286                       # Type of FU issued
system.cpu0.iq.rate                          1.393136                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      47703                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.151782                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            862214                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           330516                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       310143                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 78                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                361939                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     50                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              56                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3893                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          909                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          443                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1541                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    549                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                   85                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             318254                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                74494                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               16413                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                93                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   84                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           622                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          949                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1571                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               311207                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                72042                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             3079                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           14                       # number of nop insts executed
system.cpu0.iew.exec_refs                       87800                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   23436                       # Number of branches executed
system.cpu0.iew.exec_stores                     15758                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.379488                       # Inst execution rate
system.cpu0.iew.wb_sent                        310282                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       310171                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   211735                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   297560                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.374896                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.711571                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           9087                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1512                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       183146                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.670542                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.325858                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        75198     41.06%     41.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        44902     24.52%     65.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        22333     12.19%     77.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        18191      9.93%     87.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1751      0.96%     88.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1902      1.04%     89.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         2763      1.51%     91.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          128      0.07%     91.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        15978      8.72%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       183146                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              295534                       # Number of instructions committed
system.cpu0.commit.committedOps                305953                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         86105                       # Number of memory references committed
system.cpu0.commit.loads                        70601                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                     22905                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   283535                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 282                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          168621     55.11%     55.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          51224     16.74%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          70601     23.08%     94.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         15504      5.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           305953                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                15978                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      481999                       # The number of ROB reads
system.cpu0.rob.rob_writes                     632052                       # The number of ROB writes
system.cpu0.timesIdled                            411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          40481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     295534                       # Number of Instructions Simulated
system.cpu0.committedOps                       305953                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.763350                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.763350                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.310014                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.310014                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  498597                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 266419                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  1146967                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  126442                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  88482                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               36                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          462.467629                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              82765                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              612                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           135.236928                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   462.467629                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.451629                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.451629                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          576                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           175293                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          175293                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        71601                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          71601                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        11536                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         11536                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        83137                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           83137                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        83139                       # number of overall hits
system.cpu0.dcache.overall_hits::total          83139                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          242                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          242                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         3816                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3816                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4058                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4058                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4058                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4058                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14101731                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14101731                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     45068260                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     45068260                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       160000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       160000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        30001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        30001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     59169991                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     59169991                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     59169991                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     59169991                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        71843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        71843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        15352                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        15352                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        87195                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        87195                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        87197                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        87197                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.003368                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003368                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.248567                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.248567                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.046539                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.046539                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.046538                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.046538                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 58271.615702                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58271.615702                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 11810.340671                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11810.340671                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 53333.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 53333.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 15000.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15000.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 14581.072203                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14581.072203                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 14581.072203                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14581.072203                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4773                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            443                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    10.774266                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu0.dcache.writebacks::total               12                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           82                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3289                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3289                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3371                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3371                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3371                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3371                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          160                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          527                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          527                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          687                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          687                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          687                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          687                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9876764                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9876764                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      8603245                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8603245                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       154500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       154500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        26999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        26999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     18480009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     18480009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     18480009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     18480009                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002227                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.034328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034328                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.007879                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007879                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.007879                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.007879                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 61729.775000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 61729.775000                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 16324.943074                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16324.943074                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        51500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        51500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 13499.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13499.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 26899.576419                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26899.576419                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 26899.576419                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26899.576419                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              233                       # number of replacements
system.cpu0.icache.tags.tagsinuse          305.262912                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              90126                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              613                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           147.024470                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   305.262912                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.596217                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.596217                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           182373                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          182373                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        90126                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          90126                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        90126                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           90126                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        90126                       # number of overall hits
system.cpu0.icache.overall_hits::total          90126                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          754                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          754                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          754                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           754                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          754                       # number of overall misses
system.cpu0.icache.overall_misses::total          754                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44124985                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44124985                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44124985                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44124985                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44124985                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44124985                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        90880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        90880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        90880                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        90880                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        90880                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        90880                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.008297                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008297                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.008297                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008297                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.008297                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008297                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 58521.200265                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58521.200265                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 58521.200265                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58521.200265                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 58521.200265                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58521.200265                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15241                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              172                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    88.610465                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          139                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          139                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          139                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          615                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          615                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          615                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          615                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     37277744                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37277744                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     37277744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37277744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     37277744                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37277744                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.006767                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006767                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.006767                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006767                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 60614.217886                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60614.217886                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 60614.217886                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60614.217886                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 60614.217886                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60614.217886                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  20573                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            20258                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              689                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               18854                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  18757                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.485520                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    112                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          134552                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1481                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        275933                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      20573                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             18869                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       130230                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1409                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          187                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    74490                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   21                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            132645                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.094274                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.024069                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    2782      2.10%      2.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   55544     41.87%     43.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     706      0.53%     44.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   73613     55.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              132645                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.152900                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.050754                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2255                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 1209                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   128338                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  168                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   675                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 125                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                272293                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2905                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   675                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    4387                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    136                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           886                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   126361                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  200                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                269596                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  807                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                  152                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands             359353                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              1328999                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          442388                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               353031                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    6322                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      434                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               71693                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               2062                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              112                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              49                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    268718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 40                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   267666                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              558                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        14970                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       132645                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.017912                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.178107                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              22213     16.75%     16.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              22391     16.88%     33.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              20702     15.61%     49.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              65485     49.37%     98.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               1854      1.40%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         132645                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3509      8.57%      8.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1130      2.76%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     11.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 34999     85.49%     96.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1299      3.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               145449     54.34%     54.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               49155     18.36%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               71094     26.56%     99.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1968      0.74%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                267666                       # Type of FU issued
system.cpu1.iq.rate                          1.989313                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      40937                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.152941                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            709472                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           273721                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       265207                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                308603                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              17                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         2477                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          150                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   675                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     51                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             268761                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                71693                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                2062                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                17                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           542                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 662                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               265891                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                69969                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1775                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       71919                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   19569                       # Number of branches executed
system.cpu1.iew.exec_stores                      1950                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.976121                       # Inst execution rate
system.cpu1.iew.wb_sent                        265230                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       265207                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   192954                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   252412                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.971037                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.764441                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           3135                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              660                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       131919                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.999682                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.500040                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        40755     30.89%     30.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        40366     30.60%     61.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        16086     12.19%     73.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        14794     11.21%     84.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          703      0.53%     85.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2794      2.12%     87.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          617      0.47%     88.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           40      0.03%     88.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        15764     11.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       131919                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              262822                       # Number of instructions committed
system.cpu1.commit.committedOps                263796                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         71128                       # Number of memory references committed
system.cpu1.commit.loads                        69216                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                     19521                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   244356                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  52                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          143513     54.40%     54.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          49155     18.63%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.04% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          69216     26.24%     99.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1912      0.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           263796                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                15764                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      382913                       # The number of ROB reads
system.cpu1.rob.rob_writes                     534589                       # The number of ROB writes
system.cpu1.timesIdled                             18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       91043                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     262822                       # Number of Instructions Simulated
system.cpu1.committedOps                       263796                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.511951                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.511951                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.953312                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.953312                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  437041                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 239745                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  1005594                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  114814                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  72048                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          129.807428                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              71278                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              283                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           251.865724                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   129.807428                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.126765                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.126765                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          283                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.276367                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           143993                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          143993                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        69516                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          69516                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1757                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1757                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        71273                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           71273                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        71274                       # number of overall hits
system.cpu1.dcache.overall_hits::total          71274                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          420                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          149                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          569                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           569                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          570                       # number of overall misses
system.cpu1.dcache.overall_misses::total          570                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1882000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1882000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1554750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1554750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      3436750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      3436750                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      3436750                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      3436750                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        69936                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        69936                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1906                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1906                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        71842                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        71842                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        71844                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        71844                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.006005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006005                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.078174                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.078174                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.007920                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007920                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.007934                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007934                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  4480.952381                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4480.952381                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 10434.563758                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 10434.563758                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  6039.982425                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  6039.982425                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  6029.385965                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  6029.385965                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          201                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           76                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          277                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          277                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          277                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          277                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          219                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          219                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           73                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          292                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          292                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          293                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          293                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       614000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       614000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       482750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       482750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1096750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1096750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1099250                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1099250                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.003131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.038300                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038300                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.004064                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004064                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.004078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  2803.652968                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  2803.652968                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data  6613.013699                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  6613.013699                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  3755.993151                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  3755.993151                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  3751.706485                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  3751.706485                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           25.617636                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              74434                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1404.415094                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    25.617636                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.050034                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.050034                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           149033                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          149033                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        74434                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          74434                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        74434                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           74434                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        74434                       # number of overall hits
system.cpu1.icache.overall_hits::total          74434                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2178741                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2178741                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2178741                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2178741                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2178741                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2178741                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        74490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        74490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        74490                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        74490                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        74490                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        74490                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000752                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000752                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000752                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000752                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000752                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000752                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 38906.089286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38906.089286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 38906.089286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38906.089286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 38906.089286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38906.089286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          664                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    30.181818                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      1966753                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1966753                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      1966753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1966753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      1966753                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1966753                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000712                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000712                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000712                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000712                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 37108.547170                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37108.547170                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 37108.547170                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37108.547170                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 37108.547170                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37108.547170                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued             3382                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3388                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    6                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   260                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   521.170969                       # Cycle average of tags in use
system.l2.tags.total_refs                         191                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       674                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.283383                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        5.510375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       397.775156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        86.678945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         8.352056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    22.854438                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.012139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.015905                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           649                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000763                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.019806                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     12264                       # Number of tag accesses
system.l2.tags.data_accesses                    12264                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  92                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     170                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               12                       # number of Writeback hits
system.l2.Writeback_hits::total                    12                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               457                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   457                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  494                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::total                      627                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  92                       # number of overall hits
system.l2.overall_hits::cpu0.data                 494                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu1.data                  11                       # number of overall hits
system.l2.overall_hits::total                     627                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               523                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                23                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   670                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data              62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  66                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                523                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                186                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::total                    736                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               523                       # number of overall misses
system.l2.overall_misses::cpu0.data               186                       # number of overall misses
system.l2.overall_misses::cpu1.inst                23                       # number of overall misses
system.l2.overall_misses::cpu1.data                 4                       # number of overall misses
system.l2.overall_misses::total                   736                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     36368750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9618750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1742750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        47730250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      4983750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       302250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5286000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     36368750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14602500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1742750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       302250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         53016250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     36368750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14602500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1742750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       302250                       # number of overall miss cycles
system.l2.overall_miss_latency::total        53016250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             161                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 840                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           12                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                12                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               523                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              615                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              680                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               15                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1363                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             615                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             680                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              15                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1363                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.850407                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.770186                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.433962                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.797619                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.571429                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.119461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.126195                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.850407                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.273529                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.433962                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.266667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.539985                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.850407                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.273529                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.433962                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.266667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.539985                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 69538.718929                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 77570.564516                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 75771.739130                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 71239.179104                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 80383.064516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 75562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80090.909091                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 69538.718929                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 78508.064516                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 75771.739130                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 75562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72032.948370                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 69538.718929                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 78508.064516                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 75771.739130                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 75562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72032.948370                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 24                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  28                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 28                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          520                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              646                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher          523                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            523                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data           58                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             62                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1231                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     31867500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7700750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1023500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     40591750                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     28016946                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     28016946                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        60003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        60003                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        14001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        14001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      4309000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       267750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4576750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     31867500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     12009750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1023500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       267750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     45168500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     31867500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     12009750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1023500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       267750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     28016946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     73185446                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.845528                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.677019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.320755                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.769048                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.111753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.118547                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.845528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.245588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.320755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.519442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.845528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.245588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.320755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.903155                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 61283.653846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 70649.082569                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 60205.882353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62835.526316                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 53569.686424                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 53569.686424                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 15000.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15000.750000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        14001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        14001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 74293.103448                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 66937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73818.548387                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 61283.653846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 71914.670659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 60205.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 66937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63797.316384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 61283.653846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 71914.670659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 60205.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 66937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 53569.686424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59452.027620                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1128                       # Transaction distribution
system.membus.trans_dist::ReadResp               1127                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq                62                       # Transaction distribution
system.membus.trans_dist::ReadExResp               62                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        76096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   76096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoop_fanout::samples              1200                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1200    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1200                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1640568                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6272253                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1053                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1051                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               12                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              617                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             591                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        44288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  87872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             903                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             2286                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            3.269904                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.444007                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1669     73.01%     73.01% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    617     26.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2286                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             846999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1024247                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1057490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             84244                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            442250                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
