EESchema Schematic File Version 4
LIBS:FPGA_HD44780_Hello-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Display_Character:LCD-016N002L U3
U 1 1 5DB5AE57
P 6850 2350
F 0 "U3" H 6850 2756 50  0000 C CNN
F 1 "LCD-016N002L" V 6850 2362 50  0000 C CNN
F 2 "Display:LCD-016N002L" H 6870 1430 50  0001 C CNN
F 3 "http://www.vishay.com/docs/37299/37299.pdf" H 7350 2050 50  0001 C CNN
	1    6850 2350
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 5DB5C0B0
P 6850 3150
F 0 "#PWR?" H 6850 2900 50  0001 C CNN
F 1 "GND" H 6855 2977 50  0000 C CNN
F 2 "" H 6850 3150 50  0001 C CNN
F 3 "" H 6850 3150 50  0001 C CNN
	1    6850 3150
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 5DB5C493
P 6200 2050
F 0 "#PWR?" H 6200 1800 50  0001 C CNN
F 1 "GND" H 6205 1877 50  0000 C CNN
F 2 "" H 6200 2050 50  0001 C CNN
F 3 "" H 6200 2050 50  0001 C CNN
	1    6200 2050
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR?
U 1 1 5DB5CE91
P 6850 1500
F 0 "#PWR?" H 6850 1350 50  0001 C CNN
F 1 "+5V" H 6865 1673 50  0000 C CNN
F 2 "" H 6850 1500 50  0001 C CNN
F 3 "" H 6850 1500 50  0001 C CNN
	1    6850 1500
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 5DB5EC79
P 5100 3650
F 0 "#PWR?" H 5100 3400 50  0001 C CNN
F 1 "GND" H 5105 3477 50  0000 C CNN
F 2 "" H 5100 3650 50  0001 C CNN
F 3 "" H 5100 3650 50  0001 C CNN
	1    5100 3650
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 5DB5F2BE
P 4600 3350
F 0 "#PWR?" H 4600 3100 50  0001 C CNN
F 1 "GND" H 4605 3177 50  0000 C CNN
F 2 "" H 4600 3350 50  0001 C CNN
F 3 "" H 4600 3350 50  0001 C CNN
	1    4600 3350
	1    0    0    -1  
$EndComp
Wire Wire Line
	4600 3250 4600 3350
Connection ~ 4600 3350
Wire Wire Line
	6450 1850 6200 1850
Wire Wire Line
	6200 1850 6200 2050
$Comp
L 74xx:74HCT541 U2
U 1 1 5DB5DF8F
P 5100 2850
F 0 "U2" H 5100 2687 50  0000 C CNN
F 1 "74HCT541" H 5100 2569 50  0000 C CNN
F 2 "" H 5100 2850 50  0001 C CNN
F 3 "http://www.ti.com/lit/gpn/sn74HCT541" H 5100 2850 50  0001 C CNN
	1    5100 2850
	1    0    0    -1  
$EndComp
Wire Wire Line
	6850 1550 6850 1500
$Comp
L Device:R_POT_US RV1
U 1 1 5DB6BA24
P 7500 1750
F 0 "RV1" H 7432 1704 50  0000 R CNN
F 1 "10K" H 7432 1795 50  0000 R CNN
F 2 "" H 7500 1750 50  0001 C CNN
F 3 "~" H 7500 1750 50  0001 C CNN
	1    7500 1750
	-1   0    0    1   
$EndComp
Wire Wire Line
	7350 1750 7250 1750
$Comp
L power:+5V #PWR?
U 1 1 5DB6E4B9
P 7500 1500
F 0 "#PWR?" H 7500 1350 50  0001 C CNN
F 1 "+5V" H 7515 1673 50  0000 C CNN
F 2 "" H 7500 1500 50  0001 C CNN
F 3 "" H 7500 1500 50  0001 C CNN
	1    7500 1500
	1    0    0    -1  
$EndComp
Wire Wire Line
	7500 1600 7500 1500
$Comp
L power:GND #PWR?
U 1 1 5DB6FB85
P 7500 2000
F 0 "#PWR?" H 7500 1750 50  0001 C CNN
F 1 "GND" H 7505 1827 50  0000 C CNN
F 2 "" H 7500 2000 50  0001 C CNN
F 3 "" H 7500 2000 50  0001 C CNN
	1    7500 2000
	1    0    0    -1  
$EndComp
Wire Wire Line
	7500 1900 7500 2000
Wire Wire Line
	5600 2450 5700 2450
Wire Wire Line
	4600 3050 4600 3250
Connection ~ 4600 3250
Wire Wire Line
	5600 2950 6450 2950
Wire Wire Line
	5600 2850 6450 2850
Wire Wire Line
	5600 2750 6450 2750
Wire Wire Line
	5600 2650 6450 2650
Text GLabel 5750 2550 2    50   Output ~ 0
LA_Stb
Wire Wire Line
	5600 2550 5750 2550
Wire Wire Line
	5600 2350 5600 1750
Wire Wire Line
	5600 1750 6450 1750
Wire Wire Line
	5700 2450 5700 1950
Wire Wire Line
	5700 1950 6450 1950
$Comp
L power:+5V #PWR?
U 1 1 5DB9F988
P 5100 1950
F 0 "#PWR?" H 5100 1800 50  0001 C CNN
F 1 "+5V" H 5115 2123 50  0000 C CNN
F 2 "" H 5100 1950 50  0001 C CNN
F 3 "" H 5100 1950 50  0001 C CNN
	1    5100 1950
	1    0    0    -1  
$EndComp
$Comp
L FPGA_SamWibatt:UpduinoV2 U?
U 1 1 5DBAE338
P 2900 3000
F 0 "U?" H 2875 4123 50  0000 C CNN
F 1 "UpduinoV2" H 2875 4214 50  0000 C CNN
F 2 "" H 2900 3250 50  0001 C CNN
F 3 "" H 2900 3250 50  0001 C CNN
	1    2900 3000
	-1   0    0    1   
$EndComp
$EndSCHEMATC
