<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>L00/D01/un2_sdiv_s_23_0_COUT</Dynamic>
            <Navigation>L00/D01/un2_sdiv_s_23_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>L00/D01/un2_sdiv_s_23_0_S1</Dynamic>
            <Navigation>L00/D01/un2_sdiv_s_23_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>L00/D01/un2_sdiv_cry_0_0_S0</Dynamic>
            <Navigation>L00/D01/un2_sdiv_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>L00/D00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>L00/D00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>4</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcddata00.vhdl&quot;:50:1:50:2|Pruning register bit 7 of outworddd(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcddata00.vhdl</Navigation>
            <Navigation>50</Navigation>
            <Navigation>1</Navigation>
            <Navigation>50</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Pruning register bit 7 of outworddd(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.9\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.9\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL138 :&quot;C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcdconfig00.vhdl&quot;:25:4:25:5|Removing register 'RSc' because it is only assigned 0 or its original value.</Dynamic>
            <Navigation>CL138</Navigation>
            <Navigation>C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcdconfig00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>4</Navigation>
            <Navigation>25</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing register 'RSc' because it is only assigned 0 or its original value.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL138 :&quot;C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcdconfig00.vhdl&quot;:25:4:25:5|Removing register 'RWc' because it is only assigned 0 or its original value.</Dynamic>
            <Navigation>CL138</Navigation>
            <Navigation>C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcdconfig00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>4</Navigation>
            <Navigation>25</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing register 'RWc' because it is only assigned 0 or its original value.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcdconfig00.vhdl&quot;:25:4:25:5|Pruning register bit 6 of comandoc(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Diego EG\Desktop\ArqPracticas\LCD\lcdconfig00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>4</Navigation>
            <Navigation>25</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 6 of comandoc(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\diego eg\desktop\arqpracticas\lcd\div00.vhdl&quot;:20:4:20:5|Found inferred clock osc00|OSC_INT_inferred_clock which controls 25 sequential elements including L00.D01.sdiv[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\diego eg\desktop\arqpracticas\lcd\div00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>4</Navigation>
            <Navigation>20</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock osc00|OSC_INT_inferred_clock which controls 25 sequential elements including L00.D01.sdiv[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\diego eg\desktop\arqpracticas\lcd\lcddata00.vhdl&quot;:62:22:62:29|ROM outworddd_3[6:0] (in view: work.lcddata00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\diego eg\desktop\arqpracticas\lcd\lcddata00.vhdl</Navigation>
            <Navigation>62</Navigation>
            <Navigation>22</Navigation>
            <Navigation>62</Navigation>
            <Navigation>29</Navigation>
            <Navigation>ROM outworddd_3[6:0] (in view: work.lcddata00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\diego eg\desktop\arqpracticas\lcd\lcddata00.vhdl&quot;:62:22:62:29|ROM outworddd_3[6:0] (in view: work.lcddata00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\diego eg\desktop\arqpracticas\lcd\lcddata00.vhdl</Navigation>
            <Navigation>62</Navigation>
            <Navigation>22</Navigation>
            <Navigation>62</Navigation>
            <Navigation>29</Navigation>
            <Navigation>ROM outworddd_3[6:0] (in view: work.lcddata00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\diego eg\desktop\arqpracticas\lcd\lcdcontdata00.vhdl&quot;:30:4:30:7|Removing user instance L03.pcd.outFlagcd_3 because it is equivalent to instance L03.pcd.ENcd_2. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\diego eg\desktop\arqpracticas\lcd\lcdcontdata00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>4</Navigation>
            <Navigation>30</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing user instance L03.pcd.outFlagcd_3 because it is equivalent to instance L03.pcd.ENcd_2. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\diego eg\desktop\arqpracticas\lcd\lcdcontdata00.vhdl&quot;:25:4:25:5|Removing sequential instance L03.outFlagcd because it is equivalent to instance L03.ENcd. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\diego eg\desktop\arqpracticas\lcd\lcdcontdata00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>4</Navigation>
            <Navigation>25</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing sequential instance L03.outFlagcd because it is equivalent to instance L03.ENcd. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|OSC_INT_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:L00.D00.OSC_INT&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|OSC_INT_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:L00.D00.OSC_INT&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>