(pcb /Users/jacob_nielsen/GitRepos/NixieClock/NixieDisplayBoard/NixieDisplayBoard.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2015-10-31 BZR 6288)-product")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  156210 -53340  113030 -53340  113030 -106680  156210 -106680
            156210 -53340  156210 -53340)
    )
    (via "Via[0-1]_700:600_um")
    (rule
      (width 750)
      (clearance 250.1)
      (clearance 250.1 (type default_smd))
      (clearance 62.5 (type smd_smd))
    )
  )
  (placement
    (component Pin_Headers:Pin_Header_Straight_1x12
      (place P1 120650 -57150 front 90 (PN CONN_01X12))
      (place P2 148590 -102870 front 270 (PN CONN_01X12))
    )
    (component "IN12B:russian-nixies-IN-12"
      (place N1 124460 -80010 front 0 (PN "IN-12B"))
      (place N2 144780 -80010 front 0 (PN "IN-12B"))
    )
  )
  (library
    (image Pin_Headers:Pin_Header_Straight_1x12
      (outline (path signal 50  -1750 1750  -1750 -29700))
      (outline (path signal 50  1750 1750  1750 -29700))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -29700  1750 -29700))
      (outline (path signal 150  1270 -1270  1270 -29210))
      (outline (path signal 150  1270 -29210  -1270 -29210))
      (outline (path signal 150  -1270 -29210  -1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
      (pin Oval[A]Pad_2032x1727.2_um 5 0 -10160)
      (pin Oval[A]Pad_2032x1727.2_um 6 0 -12700)
      (pin Oval[A]Pad_2032x1727.2_um 7 0 -15240)
      (pin Oval[A]Pad_2032x1727.2_um 8 0 -17780)
      (pin Oval[A]Pad_2032x1727.2_um 9 0 -20320)
      (pin Oval[A]Pad_2032x1727.2_um 10 0 -22860)
      (pin Oval[A]Pad_2032x1727.2_um 11 0 -25400)
      (pin Oval[A]Pad_2032x1727.2_um 12 0 -27940)
    )
    (image "IN12B:russian-nixies-IN-12"
      (outline (path signal 254  9525 9128.12  9525 -9128.12))
      (outline (path signal 254  -9525 -9128.12  -9525 9128.12))
      (pin Round[A]Pad_2540_um 0 5427.98 -4498.34)
      (pin Round[A]Pad_2540_um 1 -3934.46 -7815.58)
      (pin Round[A]Pad_2540_um 2 -5618.48 -4498.34)
      (pin Round[A]Pad_2540_um 3 -5745.48 0)
      (pin Round[A]Pad_2540_um 4 -5618.48 4498.34)
      (pin Round[A]Pad_2540_um 5 -3934.46 7815.58)
      (pin Round[A]Pad_2540_um 6 63.5 8816.34)
      (pin Round[A]Pad_2540_um 7 4061.46 7815.58)
      (pin Round[A]Pad_2540_um 8 5427.98 4498.34)
      (pin Round[A]Pad_2540_um 9 5554.98 0)
      (pin Round[A]Pad_2540_um A 4061.46 -7815.58)
      (pin Round[A]Pad_2540_um LHDP 63.5 -8816.34)
      (pin Round[A]Pad_5500_um @1 41 0)
    )
    (padstack Round[A]Pad_2540_um
      (shape (circle F.Cu 2540))
      (shape (circle B.Cu 2540))
      (attach off)
    )
    (padstack Round[A]Pad_5500_um
      (shape (circle F.Cu 5500))
      (shape (circle B.Cu 5500))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_700:600_um"
      (shape (circle F.Cu 700))
      (shape (circle B.Cu 700))
      (attach off)
    )
  )
  (network
    (net "Net-(N1-Pad0)"
      (pins P1-12 N1-0)
    )
    (net "Net-(N1-Pad1)"
      (pins P1-10 N1-1)
    )
    (net "Net-(N1-Pad2)"
      (pins P1-9 N1-2)
    )
    (net "Net-(N1-Pad3)"
      (pins P1-8 N1-3)
    )
    (net "Net-(N1-Pad4)"
      (pins P1-7 N1-4)
    )
    (net "Net-(N1-Pad5)"
      (pins P1-6 N1-5)
    )
    (net "Net-(N1-Pad6)"
      (pins P1-5 N1-6)
    )
    (net "Net-(N1-Pad7)"
      (pins P1-4 N1-7)
    )
    (net "Net-(N1-Pad8)"
      (pins P1-3 N1-8)
    )
    (net "Net-(N1-Pad9)"
      (pins P1-2 N1-9)
    )
    (net "Net-(N1-PadA)"
      (pins P1-1 N1-A)
    )
    (net "Net-(N1-PadLHDP)"
      (pins P1-11 N1-LHDP)
    )
    (net "Net-(N2-Pad0)"
      (pins P2-12 N2-0)
    )
    (net "Net-(N2-Pad1)"
      (pins P2-10 N2-1)
    )
    (net "Net-(N2-Pad2)"
      (pins P2-9 N2-2)
    )
    (net "Net-(N2-Pad3)"
      (pins P2-8 N2-3)
    )
    (net "Net-(N2-Pad4)"
      (pins P2-7 N2-4)
    )
    (net "Net-(N2-Pad5)"
      (pins P2-6 N2-5)
    )
    (net "Net-(N2-Pad6)"
      (pins P2-5 N2-6)
    )
    (net "Net-(N2-Pad7)"
      (pins P2-4 N2-7)
    )
    (net "Net-(N2-Pad8)"
      (pins P2-3 N2-8)
    )
    (net "Net-(N2-Pad9)"
      (pins P2-2 N2-9)
    )
    (net "Net-(N2-PadA)"
      (pins P2-1 N2-A)
    )
    (net "Net-(N2-PadLHDP)"
      (pins P2-11 N2-LHDP)
    )
    (class kicad_default "" "Net-(N1-Pad0)" "Net-(N1-Pad1)" "Net-(N1-Pad2)"
      "Net-(N1-Pad3)" "Net-(N1-Pad4)" "Net-(N1-Pad5)" "Net-(N1-Pad6)" "Net-(N1-Pad7)"
      "Net-(N1-Pad8)" "Net-(N1-Pad9)" "Net-(N1-PadA)" "Net-(N1-PadLHDP)" "Net-(N2-Pad0)"
      "Net-(N2-Pad1)" "Net-(N2-Pad2)" "Net-(N2-Pad3)" "Net-(N2-Pad4)" "Net-(N2-Pad5)"
      "Net-(N2-Pad6)" "Net-(N2-Pad7)" "Net-(N2-Pad8)" "Net-(N2-Pad9)" "Net-(N2-PadA)"
      "Net-(N2-PadLHDP)"
      (circuit
        (use_via Via[0-1]_700:600_um)
      )
      (rule
        (width 750)
        (clearance 250.1)
      )
    )
  )
  (wiring
  )
)
