// Seed: 569494112
module module_0 (
    output supply0 id_0
    , id_3,
    input wand id_1
);
  wire id_4;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    output logic id_7,
    input uwire id_8,
    input tri1 id_9,
    output uwire id_10
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  initial begin : LABEL_0
    id_7 = 1 == (-1 || 1);
  end
endmodule
