Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Dec 22 23:04:50 2016
| Host         : esit061.esit.ruhr-uni-bochum.de running 64-bit Fedora release 24 (Twenty Four)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.079        0.000                      0                77199        0.034        0.000                      0                77199        1.898        0.000                       0                 39459  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.666}        5.333           187.512         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.079        0.000                      0                77031        0.034        0.000                      0                77031        1.898        0.000                       0                 39459  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.719        0.000                      0                  168        0.282        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 0.786ns (15.319%)  route 4.345ns (84.681%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.904 - 5.333 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.375     2.807    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X69Y224        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y224        FDRE (Prop_fdre_C_Q)         0.223     3.030 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[11]_rep/Q
                         net (fo=108, routed)         4.345     7.375    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[11]_rep_n_2
    SLICE_X134Y202       LUT2 (Prop_lut2_I1_O)        0.043     7.418 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603[12]_i_3/O
                         net (fo=1, routed)           0.000     7.418    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603[12]_i_3_n_2
    SLICE_X134Y202       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.613 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.613    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[12]_i_1_n_2
    SLICE_X134Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.666 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[16]_i_1_n_2
    SLICE_X134Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.719 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[20]_i_1_n_2
    SLICE_X134Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.772 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[24]_i_1_n_2
    SLICE_X134Y206       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.938 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.938    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sum187_fu_8300_p2[26]
    SLICE_X134Y206       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.247     7.904    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X134Y206       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[26]/C
                         clock pessimism              0.151     8.055    
                         clock uncertainty           -0.087     7.968    
    SLICE_X134Y206       FDRE (Setup_fdre_C_D)        0.049     8.017    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[26]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_CS_fsm_reg[753]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.610ns (12.212%)  route 4.385ns (87.788%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 7.868 - 5.333 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.402     2.834    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X119Y217       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_CS_fsm_reg[753]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y217       FDRE (Prop_fdre_C_Q)         0.223     3.057 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_CS_fsm_reg[753]/Q
                         net (fo=75, routed)          0.910     3.967    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_sig_4753
    SLICE_X125Y231       LUT6 (Prop_lut6_I5_O)        0.043     4.010 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_139/O
                         net (fo=1, routed)           0.440     4.449    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_139_n_2
    SLICE_X117Y229       LUT6 (Prop_lut6_I5_O)        0.043     4.492 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_65/O
                         net (fo=1, routed)           0.601     5.093    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_65_n_2
    SLICE_X112Y218       LUT6 (Prop_lut6_I1_O)        0.043     5.136 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_32/O
                         net (fo=1, routed)           0.537     5.673    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_32_n_2
    SLICE_X105Y216       LUT5 (Prop_lut5_I4_O)        0.043     5.716 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_22/O
                         net (fo=1, routed)           0.675     6.391    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_22_n_2
    SLICE_X82Y215        LUT6 (Prop_lut6_I4_O)        0.043     6.434 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_19/O
                         net (fo=1, routed)           0.185     6.619    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/m_axi_pos_r_ARADDR[28]
    SLICE_X83Y215        LUT6 (Prop_lut6_I2_O)        0.043     6.662 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_15__0/O
                         net (fo=1, routed)           0.186     6.848    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_15__0_n_2
    SLICE_X82Y216        LUT6 (Prop_lut6_I0_O)        0.043     6.891 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_6__0/O
                         net (fo=1, routed)           0.373     7.264    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_6__0_n_2
    SLICE_X76Y218        LUT6 (Prop_lut6_I1_O)        0.043     7.307 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][28]_srl5_i_2/O
                         net (fo=1, routed)           0.286     7.594    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/fifo_resp_to_user/AXI_LITE_addr_13_reg_2052_reg[28]
    SLICE_X75Y220        LUT6 (Prop_lut6_I0_O)        0.043     7.637 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/fifo_resp_to_user/mem_reg[4][28]_srl5_i_1/O
                         net (fo=1, routed)           0.193     7.829    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/in[28]
    SLICE_X74Y220        SRL16E                                       r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.211     7.868    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X74Y220        SRL16E                                       r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/CLK
                         clock pessimism              0.151     8.019    
                         clock uncertainty           -0.087     7.932    
    SLICE_X74Y220        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     7.910    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 0.784ns (15.286%)  route 4.345ns (84.714%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.904 - 5.333 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.375     2.807    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X69Y224        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y224        FDRE (Prop_fdre_C_Q)         0.223     3.030 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[11]_rep/Q
                         net (fo=108, routed)         4.345     7.375    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[11]_rep_n_2
    SLICE_X134Y202       LUT2 (Prop_lut2_I1_O)        0.043     7.418 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603[12]_i_3/O
                         net (fo=1, routed)           0.000     7.418    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603[12]_i_3_n_2
    SLICE_X134Y202       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.613 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.613    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[12]_i_1_n_2
    SLICE_X134Y203       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.666 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.666    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[16]_i_1_n_2
    SLICE_X134Y204       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.719 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[20]_i_1_n_2
    SLICE_X134Y205       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.772 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.772    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[24]_i_1_n_2
    SLICE_X134Y206       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.825 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.825    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[28]_i_1_n_2
    SLICE_X134Y207       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.936 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[29]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.936    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sum187_fu_8300_p2[29]
    SLICE_X134Y207       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.247     7.904    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X134Y207       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[29]/C
                         clock pessimism              0.151     8.055    
                         clock uncertainty           -0.087     7.968    
    SLICE_X134Y207       FDRE (Setup_fdre_C_D)        0.049     8.017    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_187_reg_13603_reg[29]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.945ns (18.564%)  route 4.145ns (81.436%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 7.886 - 5.333 ) 
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.395     2.827    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X51Y218        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y218        FDRE (Prop_fdre_C_Q)         0.223     3.050 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[2]/Q
                         net (fo=169, routed)         4.138     7.188    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320[2]
    SLICE_X123Y220       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     7.426 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.426    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[3]_i_1_n_2
    SLICE_X123Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.479 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[7]_i_1_n_2
    SLICE_X123Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.532 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.532    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[11]_i_1_n_2
    SLICE_X123Y223       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.585 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.585    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[15]_i_1_n_2
    SLICE_X123Y224       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.638 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.645    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[19]_i_1_n_2
    SLICE_X123Y225       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.698 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[23]_i_1_n_2
    SLICE_X123Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.751 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.751    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[27]_i_1_n_2
    SLICE_X123Y227       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.917 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.917    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sum218_fu_9013_p2[29]
    SLICE_X123Y227       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.229     7.886    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X123Y227       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[29]/C
                         clock pessimism              0.151     8.037    
                         clock uncertainty           -0.087     7.950    
    SLICE_X123Y227       FDRE (Setup_fdre_C_D)        0.049     7.999    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_218_reg_13944_reg[29]
  -------------------------------------------------------------------
                         required time                          7.999    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_220_reg_13972_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.893ns (17.564%)  route 4.191ns (82.436%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 7.889 - 5.333 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.403     2.835    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X48Y210        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDRE (Prop_fdre_C_Q)         0.236     3.071 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[17]/Q
                         net (fo=190, routed)         4.191     7.262    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_s_fu_3951_p2[17]
    SLICE_X128Y220       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.385     7.647 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_220_reg_13972_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_220_reg_13972_reg[20]_i_1_n_2
    SLICE_X128Y221       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.700 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_220_reg_13972_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.700    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_220_reg_13972_reg[24]_i_1_n_2
    SLICE_X128Y222       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.753 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_220_reg_13972_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.753    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_220_reg_13972_reg[28]_i_1_n_2
    SLICE_X128Y223       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.919 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_220_reg_13972_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.919    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_220_fu_9074_p2[30]
    SLICE_X128Y223       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_220_reg_13972_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.232     7.889    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X128Y223       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_220_reg_13972_reg[30]/C
                         clock pessimism              0.151     8.040    
                         clock uncertainty           -0.087     7.953    
    SLICE_X128Y223       FDRE (Setup_fdre_C_D)        0.049     8.002    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_220_reg_13972_reg[30]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_CS_fsm_reg[444]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 0.610ns (11.952%)  route 4.494ns (88.048%))
  Logic Levels:           9  (LUT5=1 LUT6=8)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 7.866 - 5.333 ) 
    Source Clock Delay      (SCD):    2.812ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.380     2.812    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X95Y222        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_CS_fsm_reg[444]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y222        FDRE (Prop_fdre_C_Q)         0.223     3.035 f  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_CS_fsm_reg[444]/Q
                         net (fo=44, routed)          0.727     3.762    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_sig_3265
    SLICE_X99Y225        LUT6 (Prop_lut6_I2_O)        0.043     3.805 f  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][0]_srl5_i_191/O
                         net (fo=1, routed)           0.717     4.521    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][0]_srl5_i_191_n_2
    SLICE_X90Y224        LUT6 (Prop_lut6_I2_O)        0.043     4.564 f  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][0]_srl5_i_159/O
                         net (fo=31, routed)          0.507     5.071    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][0]_srl5_i_159_n_2
    SLICE_X83Y217        LUT5 (Prop_lut5_I4_O)        0.043     5.114 f  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][0]_srl5_i_163/O
                         net (fo=60, routed)          0.680     5.794    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][0]_srl5_i_163_n_2
    SLICE_X81Y208        LUT6 (Prop_lut6_I5_O)        0.043     5.837 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][15]_srl5_i_21/O
                         net (fo=1, routed)           0.692     6.530    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][15]_srl5_i_21_n_2
    SLICE_X91Y217        LUT6 (Prop_lut6_I2_O)        0.043     6.573 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][15]_srl5_i_19/O
                         net (fo=1, routed)           0.098     6.670    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/m_axi_pos_r_ARADDR[15]
    SLICE_X91Y217        LUT6 (Prop_lut6_I2_O)        0.043     6.713 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][15]_srl5_i_15__0/O
                         net (fo=1, routed)           0.291     7.005    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][15]_srl5_i_15__0_n_2
    SLICE_X88Y219        LUT6 (Prop_lut6_I0_O)        0.043     7.048 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][15]_srl5_i_6__0/O
                         net (fo=1, routed)           0.281     7.329    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][15]_srl5_i_6__0_n_2
    SLICE_X84Y220        LUT6 (Prop_lut6_I1_O)        0.043     7.372 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/mem_reg[4][15]_srl5_i_2/O
                         net (fo=1, routed)           0.311     7.683    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/fifo_resp_to_user/AXI_LITE_addr_13_reg_2052_reg[15]
    SLICE_X75Y221        LUT6 (Prop_lut6_I0_O)        0.043     7.726 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/fifo_resp_to_user/mem_reg[4][15]_srl5_i_1/O
                         net (fo=1, routed)           0.190     7.916    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/in[15]
    SLICE_X74Y221        SRL16E                                       r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.209     7.866    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X74Y221        SRL16E                                       r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/CLK
                         clock pessimism              0.151     8.017    
                         clock uncertainty           -0.087     7.930    
    SLICE_X74Y221        SRL16E (Setup_srl16e_CLK_D)
                                                      0.069     7.999    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5
  -------------------------------------------------------------------
                         required time                          7.999    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 0.942ns (18.448%)  route 4.164ns (81.552%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 7.875 - 5.333 ) 
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.392     2.824    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X69Y209        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y209        FDRE (Prop_fdre_C_Q)         0.204     3.028 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[8]/Q
                         net (fo=163, routed)         4.157     7.185    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_s_fu_3951_p2[8]
    SLICE_X96Y223        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     7.488 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.488    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[8]_i_1_n_2
    SLICE_X96Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.542 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.549    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[12]_i_1_n_2
    SLICE_X96Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.603 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.603    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[16]_i_1_n_2
    SLICE_X96Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.657 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.657    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[20]_i_1_n_2
    SLICE_X96Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.711 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.711    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[24]_i_1_n_2
    SLICE_X96Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.765 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.765    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[28]_i_1_n_2
    SLICE_X96Y229        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.930 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.930    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_fu_8867_p2[30]
    SLICE_X96Y229        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.218     7.875    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X96Y229        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[30]/C
                         clock pessimism              0.151     8.026    
                         clock uncertainty           -0.087     7.939    
    SLICE_X96Y229        FDRE (Setup_fdre_C_D)        0.076     8.015    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_211_reg_13873_reg[30]
  -------------------------------------------------------------------
                         required time                          8.015    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.992ns (19.065%)  route 4.211ns (80.935%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 8.018 - 5.333 ) 
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.406     2.838    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X46Y207        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y207        FDRE (Prop_fdre_C_Q)         0.259     3.097 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[6]_rep/Q
                         net (fo=178, routed)         4.210     7.307    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[6]_rep_n_2
    SLICE_X101Y247       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     7.609 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.609    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[9]_i_1_n_2
    SLICE_X101Y248       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.662 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.662    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[13]_i_1_n_2
    SLICE_X101Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.715 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.716    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[17]_i_1_n_2
    SLICE_X101Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.769 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[21]_i_1_n_2
    SLICE_X101Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.822 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[25]_i_1_n_2
    SLICE_X101Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.875 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[29]_i_1_n_2
    SLICE_X101Y253       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.041 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.041    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_fu_7533_p2[31]
    SLICE_X101Y253       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.361     8.018    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X101Y253       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[31]/C
                         clock pessimism              0.151     8.169    
                         clock uncertainty           -0.087     8.082    
    SLICE_X101Y253       FDRE (Setup_fdre_C_D)        0.049     8.131    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_153_reg_13235_reg[31]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.923ns (18.036%)  route 4.194ns (81.964%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 7.890 - 5.333 ) 
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.389     2.821    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X66Y214        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y214        FDRE (Prop_fdre_C_Q)         0.259     3.080 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320_reg[5]/Q
                         net (fo=162, routed)         4.194     7.274    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sext_cast_reg_11320[5]
    SLICE_X122Y213       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.557 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.557    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[8]_i_1_n_2
    SLICE_X122Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.611 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.611    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[12]_i_1_n_2
    SLICE_X122Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.665 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[16]_i_1_n_2
    SLICE_X122Y216       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.719 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[20]_i_1_n_2
    SLICE_X122Y217       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.773 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.773    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[24]_i_1_n_2
    SLICE_X122Y218       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.938 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.938    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sum237_fu_9450_p2[26]
    SLICE_X122Y218       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.233     7.890    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X122Y218       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[26]/C
                         clock pessimism              0.151     8.041    
                         clock uncertainty           -0.087     7.954    
    SLICE_X122Y218       FDRE (Setup_fdre_C_D)        0.076     8.030    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_237_reg_14153_reg[26]
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 0.939ns (18.402%)  route 4.164ns (81.598%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 7.891 - 5.333 ) 
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.403     2.835    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X50Y210        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y210        FDRE (Prop_fdre_C_Q)         0.259     3.094 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_2_reg_11588_reg[11]/Q
                         net (fo=190, routed)         4.164     7.258    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_s_fu_3951_p2[11]
    SLICE_X118Y211       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     7.557 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.557    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[13]_i_1_n_2
    SLICE_X118Y212       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.611 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.611    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[17]_i_1_n_2
    SLICE_X118Y213       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.665 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[21]_i_1_n_2
    SLICE_X118Y214       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.719 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.719    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[25]_i_1_n_2
    SLICE_X118Y215       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.773 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.773    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[29]_i_1_n_2
    SLICE_X118Y216       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.938 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.938    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_fu_7878_p2[31]
    SLICE_X118Y216       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.234     7.891    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X118Y216       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[31]/C
                         clock pessimism              0.151     8.042    
                         clock uncertainty           -0.087     7.955    
    SLICE_X118Y216       FDRE (Setup_fdre_C_D)        0.076     8.031    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_168_reg_13400_reg[31]
  -------------------------------------------------------------------
                         required time                          8.031    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  0.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U8/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U8/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.516%)  route 0.102ns (50.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.540     1.291    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U8/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/aclk
    SLICE_X99Y157        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U8/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDRE (Prop_fdre_C_Q)         0.100     1.391 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U8/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.102     1.493    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U8/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/out[7]
    SLICE_X98Y158        SRL16E                                       r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U8/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.746     1.545    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U8/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X98Y158        SRL16E                                       r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U8/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/CLK
                         clock pessimism             -0.240     1.305    
    SLICE_X98Y158        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.459    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U8/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/nbody_fadd_32ns_32ns_32_13_no_dsp_U30/nbody_ap_fadd_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/nbody_fadd_32ns_32ns_32_13_no_dsp_U30/nbody_ap_fadd_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.516%)  route 0.102ns (50.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.585     1.336    design_1_i/nbody_0/U0/nbody_fadd_32ns_32ns_32_13_no_dsp_U30/nbody_ap_fadd_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/aclk
    SLICE_X19Y188        FDRE                                         r  design_1_i/nbody_0/U0/nbody_fadd_32ns_32ns_32_13_no_dsp_U30/nbody_ap_fadd_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y188        FDRE (Prop_fdre_C_Q)         0.100     1.436 r  design_1_i/nbody_0/U0/nbody_fadd_32ns_32ns_32_13_no_dsp_U30/nbody_ap_fadd_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.102     1.538    design_1_i/nbody_0/U0/nbody_fadd_32ns_32ns_32_13_no_dsp_U30/nbody_ap_fadd_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/out[7]
    SLICE_X18Y189        SRL16E                                       r  design_1_i/nbody_0/U0/nbody_fadd_32ns_32ns_32_13_no_dsp_U30/nbody_ap_fadd_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.792     1.591    design_1_i/nbody_0/U0/nbody_fadd_32ns_32ns_32_13_no_dsp_U30/nbody_ap_fadd_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X18Y189        SRL16E                                       r  design_1_i/nbody_0/U0/nbody_fadd_32ns_32ns_32_13_no_dsp_U30/nbody_ap_fadd_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/CLK
                         clock pessimism             -0.241     1.350    
    SLICE_X18Y189        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.504    design_1_i/nbody_0/U0/nbody_fadd_32ns_32ns_32_13_no_dsp_U30/nbody_ap_fadd_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/posDiffx_61_reg_14376_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.337%)  route 0.137ns (53.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.569     1.320    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/aclk
    SLICE_X36Y149        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y149        FDRE (Prop_fdre_C_Q)         0.118     1.438 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/Q
                         net (fo=1, routed)           0.137     1.575    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/grp_fu_3263_p2[11]
    SLICE_X36Y150        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/posDiffx_61_reg_14376_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.757     1.556    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X36Y150        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/posDiffx_61_reg_14376_reg[11]/C
                         clock pessimism             -0.048     1.508    
    SLICE_X36Y150        FDRE (Hold_fdre_C_D)         0.032     1.540    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/posDiffx_61_reg_14376_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_137_reg_13059_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_138_reg_13064_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.197ns (64.879%)  route 0.107ns (35.121%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.603     1.354    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X90Y235        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_137_reg_13059_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y235        FDRE (Prop_fdre_C_Q)         0.118     1.472 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_137_reg_13059_reg[6]/Q
                         net (fo=2, routed)           0.107     1.579    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_137_reg_13059[6]
    SLICE_X89Y235        LUT2 (Prop_lut2_I0_O)        0.028     1.607 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_138_reg_13064[7]_i_3/O
                         net (fo=1, routed)           0.000     1.607    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_138_reg_13064[7]_i_3_n_2
    SLICE_X89Y235        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.658 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_138_reg_13064_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.658    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sum138_fu_7173_p2[6]
    SLICE_X89Y235        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_138_reg_13064_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.827     1.626    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X89Y235        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_138_reg_13064_reg[6]/C
                         clock pessimism             -0.076     1.550    
    SLICE_X89Y235        FDRE (Hold_fdre_C_D)         0.071     1.621    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_138_reg_13064_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.220ns (61.113%)  route 0.140ns (38.887%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.536     1.287    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X75Y150        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y150        FDRE (Prop_fdre_C_Q)         0.100     1.387 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]/Q
                         net (fo=2, routed)           0.140     1.527    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/B[10]
    SLICE_X74Y149        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.120     1.647 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.647    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0][11]
    SLICE_X74Y149        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.755     1.554    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X74Y149        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.048     1.506    
    SLICE_X74Y149        FDRE (Hold_fdre_C_D)         0.092     1.598    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U9/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U9/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.061%)  route 0.169ns (56.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.566     1.317    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U9/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/aclk
    SLICE_X113Y149       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U9/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y149       FDRE (Prop_fdre_C_Q)         0.100     1.417 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U9/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, routed)           0.169     1.586    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U9/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/p_0_out[1]
    SLICE_X112Y150       LUT5 (Prop_lut5_I2_O)        0.028     1.614 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U9/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.614    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U9/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/D[1]
    SLICE_X112Y150       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U9/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.754     1.553    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U9/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/aclk
    SLICE_X112Y150       FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U9/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.048     1.505    
    SLICE_X112Y150       FDRE (Hold_fdre_C_D)         0.060     1.565    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U9/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_75_reg_12377_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_76_reg_12382_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.175ns (39.510%)  route 0.268ns (60.490%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.532     1.283    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X80Y199        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_75_reg_12377_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y199        FDRE (Prop_fdre_C_Q)         0.100     1.383 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_75_reg_12377_reg[18]/Q
                         net (fo=2, routed)           0.268     1.651    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/tmp_3_75_reg_12377[18]
    SLICE_X86Y201        LUT2 (Prop_lut2_I0_O)        0.028     1.679 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_76_reg_12382[20]_i_4/O
                         net (fo=1, routed)           0.000     1.679    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_76_reg_12382[20]_i_4_n_2
    SLICE_X86Y201        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.726 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_76_reg_12382_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.726    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/sum76_fu_5747_p2[18]
    SLICE_X86Y201        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_76_reg_12382_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.835     1.634    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/ap_clk
    SLICE_X86Y201        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_76_reg_12382_reg[18]/C
                         clock pessimism             -0.056     1.578    
    SLICE_X86Y201        FDRE (Hold_fdre_C_D)         0.092     1.670    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/pos_addr_76_reg_12382_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.202ns (60.129%)  route 0.134ns (39.871%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.567     1.318    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X49Y149        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y149        FDRE (Prop_fdre_C_Q)         0.091     1.409 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=2, routed)           0.134     1.543    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL_n_7
    SLICE_X48Y150        LUT3 (Prop_lut3_I0_O)        0.064     1.607 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.607    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/mant_shifted_rnd2[6]
    SLICE_X48Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.654 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.654    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/D[6]
    SLICE_X48Y150        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.755     1.554    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X48Y150        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.048     1.506    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.092     1.598    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.190%)  route 0.090ns (26.810%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.567     1.318    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND2_DEL/i_pipe/aclk
    SLICE_X49Y149        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y149        FDRE (Prop_fdre_C_Q)         0.100     1.418 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=11, routed)          0.089     1.507    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/p_2_in
    SLICE_X48Y149        LUT3 (Prop_lut3_I2_O)        0.028     1.535 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.535    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/mant_shifted_rnd2[3]
    SLICE_X48Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     1.612 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.613    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/carry[4]
    SLICE_X48Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.654 r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.654    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/D[4]
    SLICE_X48Y150        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.755     1.554    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X48Y150        FDRE                                         r  design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.048     1.506    
    SLICE_X48Y150        FDRE (Hold_fdre_C_D)         0.092     1.598    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fsub_32ns_32ns_32_13_no_dsp_U5/nbody_ap_fsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.346%)  route 0.097ns (51.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.730     1.481    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y291        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y291        FDRE (Prop_fdre_C_Q)         0.091     1.572 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.097     1.669    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y292        SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.977     1.776    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y292        SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     1.495    
    SLICE_X30Y292        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.613    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.333       3.238      RAMB18_X0Y94   design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.333       3.238      RAMB18_X0Y94   design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.333       3.238      RAMB18_X0Y95   design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.333       3.238      RAMB18_X0Y95   design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.333       3.494      RAMB36_X3Y38   design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/posBuffer_U/nbody_nbody_part_posBuffer_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.333       3.494      RAMB36_X3Y38   design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/posBuffer_U/nbody_nbody_part_posBuffer_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.819         5.333       3.514      DSP48_X3Y65    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fmul_32ns_32ns_32_8_max_dsp_U11/nbody_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.819         5.333       3.514      DSP48_X3Y68    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fmul_32ns_32ns_32_8_max_dsp_U12/nbody_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.819         5.333       3.514      DSP48_X3Y62    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fmul_32ns_32ns_32_8_max_dsp_U13/nbody_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.819         5.333       3.514      DSP48_X2Y58    design_1_i/nbody_0/U0/grp_nbody_nbody_part_fu_205/nbody_fmul_32ns_32ns_32_8_max_dsp_U14/nbody_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.666       1.898      SLICE_X30Y272  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.666       1.898      SLICE_X30Y272  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.666       1.898      SLICE_X30Y272  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.666       1.898      SLICE_X30Y272  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.666       1.898      SLICE_X30Y272  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.666       1.898      SLICE_X30Y272  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.666       1.898      SLICE_X30Y272  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.666       1.898      SLICE_X30Y272  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.666       1.898      SLICE_X32Y265  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.666       1.898      SLICE_X32Y265  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.666       1.898      SLICE_X32Y265  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.666       1.898      SLICE_X32Y265  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.667       1.899      SLICE_X32Y265  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.667       1.899      SLICE_X32Y265  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.667       1.899      SLICE_X26Y255  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.667       1.899      SLICE_X26Y255  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.667       1.899      SLICE_X26Y255  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.667       1.899      SLICE_X26Y255  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.667       1.899      SLICE_X26Y255  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.667       1.899      SLICE_X26Y255  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.302ns (13.201%)  route 1.986ns (86.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 8.015 - 5.333 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.563     2.995    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X42Y262        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y262        FDRE (Prop_fdre_C_Q)         0.259     3.254 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.857     4.111    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y262        LUT1 (Prop_lut1_I0_O)        0.043     4.154 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=143, routed)         1.128     5.283    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X34Y269        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.358     8.015    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y269        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.261     8.276    
                         clock uncertainty           -0.087     8.189    
    SLICE_X34Y269        FDPE (Recov_fdpe_C_PRE)     -0.187     8.002    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.302ns (13.201%)  route 1.986ns (86.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 8.015 - 5.333 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.563     2.995    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X42Y262        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y262        FDRE (Prop_fdre_C_Q)         0.259     3.254 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.857     4.111    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y262        LUT1 (Prop_lut1_I0_O)        0.043     4.154 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=143, routed)         1.128     5.283    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X34Y269        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.358     8.015    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y269        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.261     8.276    
                         clock uncertainty           -0.087     8.189    
    SLICE_X34Y269        FDPE (Recov_fdpe_C_PRE)     -0.187     8.002    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.302ns (13.201%)  route 1.986ns (86.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 8.015 - 5.333 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.563     2.995    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X42Y262        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y262        FDRE (Prop_fdre_C_Q)         0.259     3.254 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.857     4.111    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y262        LUT1 (Prop_lut1_I0_O)        0.043     4.154 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=143, routed)         1.128     5.283    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X34Y269        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.358     8.015    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y269        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.261     8.276    
                         clock uncertainty           -0.087     8.189    
    SLICE_X34Y269        FDPE (Recov_fdpe_C_PRE)     -0.154     8.035    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.302ns (13.201%)  route 1.986ns (86.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 8.015 - 5.333 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.563     2.995    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X42Y262        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y262        FDRE (Prop_fdre_C_Q)         0.259     3.254 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.857     4.111    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y262        LUT1 (Prop_lut1_I0_O)        0.043     4.154 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=143, routed)         1.128     5.283    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X34Y269        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.358     8.015    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y269        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.261     8.276    
                         clock uncertainty           -0.087     8.189    
    SLICE_X34Y269        FDPE (Recov_fdpe_C_PRE)     -0.154     8.035    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.035    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.302ns (14.488%)  route 1.782ns (85.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 8.015 - 5.333 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.563     2.995    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X42Y262        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y262        FDRE (Prop_fdre_C_Q)         0.259     3.254 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.857     4.111    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y262        LUT1 (Prop_lut1_I0_O)        0.043     4.154 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=143, routed)         0.925     5.079    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y269        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.358     8.015    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y269        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.261     8.276    
                         clock uncertainty           -0.087     8.189    
    SLICE_X33Y269        FDPE (Recov_fdpe_C_PRE)     -0.178     8.011    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.302ns (14.488%)  route 1.782ns (85.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 8.015 - 5.333 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.563     2.995    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X42Y262        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y262        FDRE (Prop_fdre_C_Q)         0.259     3.254 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.857     4.111    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y262        LUT1 (Prop_lut1_I0_O)        0.043     4.154 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=143, routed)         0.925     5.079    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y269        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.358     8.015    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y269        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.261     8.276    
                         clock uncertainty           -0.087     8.189    
    SLICE_X33Y269        FDPE (Recov_fdpe_C_PRE)     -0.178     8.011    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.302ns (16.318%)  route 1.549ns (83.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 7.956 - 5.333 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.562     2.994    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X42Y263        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y263        FDPE (Prop_fdpe_C_Q)         0.259     3.253 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.373     3.626    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X42Y262        LUT2 (Prop_lut2_I0_O)        0.043     3.669 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           1.175     4.845    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X12Y245        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.299     7.956    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X12Y245        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.151     8.107    
                         clock uncertainty           -0.087     8.020    
    SLICE_X12Y245        FDPE (Recov_fdpe_C_PRE)     -0.187     7.833    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.302ns (16.318%)  route 1.549ns (83.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 7.956 - 5.333 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.562     2.994    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X42Y263        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y263        FDPE (Prop_fdpe_C_Q)         0.259     3.253 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.373     3.626    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_asreg
    SLICE_X42Y262        LUT2 (Prop_lut2_I0_O)        0.043     3.669 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           1.175     4.845    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_2
    SLICE_X12Y245        FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.299     7.956    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X12Y245        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.151     8.107    
                         clock uncertainty           -0.087     8.020    
    SLICE_X12Y245        FDPE (Recov_fdpe_C_PRE)     -0.187     7.833    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.302ns (17.199%)  route 1.454ns (82.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 8.049 - 5.333 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.563     2.995    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X42Y262        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y262        FDRE (Prop_fdre_C_Q)         0.259     3.254 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.857     4.111    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y262        LUT1 (Prop_lut1_I0_O)        0.043     4.154 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=143, routed)         0.597     4.751    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X27Y265        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.392     8.049    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y265        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.261     8.310    
                         clock uncertainty           -0.087     8.223    
    SLICE_X27Y265        FDPE (Recov_fdpe_C_PRE)     -0.178     8.045    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_fpga_0 rise@5.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.302ns (17.199%)  route 1.454ns (82.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 8.049 - 5.333 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.160ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.563     2.995    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X42Y262        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y262        FDRE (Prop_fdre_C_Q)         0.259     3.254 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.857     4.111    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y262        LUT1 (Prop_lut1_I0_O)        0.043     4.154 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=143, routed)         0.597     4.751    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X27Y265        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.333     5.333 r  
    PS7_X0Y0             PS7                          0.000     5.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     6.574    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.657 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       1.392     8.049    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y265        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.261     8.310    
                         clock uncertainty           -0.087     8.223    
    SLICE_X27Y265        FDPE (Recov_fdpe_C_PRE)     -0.178     8.045    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.045    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  3.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.725     1.476    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y265        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y265        FDPE (Prop_fdpe_C_Q)         0.091     1.567 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     1.659    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X27Y266        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.969     1.768    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y266        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.281     1.487    
    SLICE_X27Y266        FDPE (Remov_fdpe_C_PRE)     -0.110     1.377    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.702     1.453    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y269        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y269        FDPE (Prop_fdpe_C_Q)         0.091     1.544 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092     1.636    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y270        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.945     1.744    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y270        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.280     1.464    
    SLICE_X33Y270        FDPE (Remov_fdpe_C_PRE)     -0.110     1.354    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.642%)  route 0.152ns (60.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.728     1.479    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y257        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y257        FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.152     1.731    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X28Y256        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.978     1.777    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y256        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.261     1.516    
    SLICE_X28Y256        FDCE (Remov_fdce_C_CLR)     -0.069     1.447    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.642%)  route 0.152ns (60.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.728     1.479    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y257        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y257        FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.152     1.731    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X28Y256        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.978     1.777    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y256        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.261     1.516    
    SLICE_X28Y256        FDCE (Remov_fdce_C_CLR)     -0.069     1.447    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.642%)  route 0.152ns (60.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.728     1.479    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y257        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y257        FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.152     1.731    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X28Y256        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.978     1.777    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y256        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.261     1.516    
    SLICE_X28Y256        FDCE (Remov_fdce_C_CLR)     -0.069     1.447    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.642%)  route 0.152ns (60.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.728     1.479    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y257        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y257        FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=11, routed)          0.152     1.731    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]
    SLICE_X28Y256        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.978     1.777    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y256        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.261     1.516    
    SLICE_X28Y256        FDPE (Remov_fdpe_C_PRE)     -0.072     1.444    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.111%)  route 0.144ns (54.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.703     1.454    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y268        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y268        FDPE (Prop_fdpe_C_Q)         0.118     1.572 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144     1.716    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X34Y265        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.950     1.749    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y265        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.280     1.469    
    SLICE_X34Y265        FDCE (Remov_fdce_C_CLR)     -0.050     1.419    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.111%)  route 0.144ns (54.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.703     1.454    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y268        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y268        FDPE (Prop_fdpe_C_Q)         0.118     1.572 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144     1.716    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X34Y265        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.950     1.749    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y265        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.280     1.469    
    SLICE_X34Y265        FDCE (Remov_fdce_C_CLR)     -0.050     1.419    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.111%)  route 0.144ns (54.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.703     1.454    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y268        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y268        FDPE (Prop_fdpe_C_Q)         0.118     1.572 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144     1.716    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X34Y265        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.950     1.749    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y265        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.280     1.469    
    SLICE_X34Y265        FDCE (Remov_fdce_C_CLR)     -0.050     1.419    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.666ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.181%)  route 0.162ns (61.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.728     1.479    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y257        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y257        FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.162     1.741    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X29Y256        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=39460, routed)       0.978     1.777    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X29Y256        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.261     1.516    
    SLICE_X29Y256        FDPE (Remov_fdpe_C_PRE)     -0.072     1.444    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.297    





