-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem;
architecture structural of rb_dmm_subsystem is 
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_eb3366_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_a00c58_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_0c5fcf_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_d923b6_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_6f5901_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_9a13b4_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x1 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem1_x1;
architecture structural of rb_dmm_subsystem1_x1 is 
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_2deba3_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_2fad9c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_6cf9cd_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_927b38_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_55b774_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_0f9ea1_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem10 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem10;
architecture structural of rb_dmm_subsystem10 is 
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_062662_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_5e4ae2_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_6ebdf6_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_17de79_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_8102d0_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_681944_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem11
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem11 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem11;
architecture structural of rb_dmm_subsystem11 is 
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_fae823_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_74611e_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_917d64_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_921593_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_cef539_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_ff9698_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem12
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem12 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem12;
architecture structural of rb_dmm_subsystem12 is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_8102d0_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_10715c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_e3ca26_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_10715c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_e6f6ee_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_3c0a6e_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem13
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem13 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem13;
architecture structural of rb_dmm_subsystem13 is 
  signal ce_net : std_logic;
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_78b819_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_9cbe59_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_99f064_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_c4e9ad_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_6adbc5_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_187775_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem2;
architecture structural of rb_dmm_subsystem2 is 
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_3888c7_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_824077_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_e128e9_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_8ea64b_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_6ab30c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_11f991_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem3;
architecture structural of rb_dmm_subsystem3 is 
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_de9964_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_5fc84a_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_0e1f7f_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_8637c3_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_877238_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_6dc4e2_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem4 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem4;
architecture structural of rb_dmm_subsystem4 is 
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_8102d0_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_7a1d34_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_c93c9e_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_85dca2_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_4d253c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_3a18ea_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem5 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem5;
architecture structural of rb_dmm_subsystem5 is 
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_80de5c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_3586dc_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_4cf320_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_36d789_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_bc9cf5_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_e0bdcc_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem6 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem6;
architecture structural of rb_dmm_subsystem6 is 
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_b82b36_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_848f9c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_99f064_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_8ce84d_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_d9b580_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_477a1b_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem7 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem7;
architecture structural of rb_dmm_subsystem7 is 
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal clk_net : std_logic;
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_ed23d5_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_05203a_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_ddb79a_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_26a429_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_5642c9_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_9915f8_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem8 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem8;
architecture structural of rb_dmm_subsystem8 is 
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_8102d0_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_79b1ca_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_6d3b37_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_dc8709_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_cd9798_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_dae6f0_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1/Subsystem9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem9 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem9;
architecture structural of rb_dmm_subsystem9 is 
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_f99caf_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_855052_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_99f064_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_88a81a_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_13fb91_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_7ce649_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_rows : out std_logic_vector( 2940-1 downto 0 )
  );
end rb_dmm_subsystem1_x0;
architecture structural of rb_dmm_subsystem1_x0 is 
  signal concat_y_net_x11 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x10 : std_logic_vector( 2-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 2940-1 downto 0 );
  signal concat_y_net_x9 : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x12 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x13 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x4 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x5 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x7 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x8 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x6 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 210-1 downto 0 );
begin
  p_rows <= concat2_y_net;
  concat_y_net_x10 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x12
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x1 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x13
  );
  subsystem10 : entity xil_defaultlib.rb_dmm_subsystem10 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x11
  );
  subsystem11 : entity xil_defaultlib.rb_dmm_subsystem11 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x9
  );
  subsystem12 : entity xil_defaultlib.rb_dmm_subsystem12 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x8
  );
  subsystem13 : entity xil_defaultlib.rb_dmm_subsystem13 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x7
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x6
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x5
  );
  subsystem4 : entity xil_defaultlib.rb_dmm_subsystem4 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x4
  );
  subsystem5 : entity xil_defaultlib.rb_dmm_subsystem5 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x3
  );
  subsystem6 : entity xil_defaultlib.rb_dmm_subsystem6 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x2
  );
  subsystem7 : entity xil_defaultlib.rb_dmm_subsystem7 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x1
  );
  subsystem8 : entity xil_defaultlib.rb_dmm_subsystem8 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x0
  );
  subsystem9 : entity xil_defaultlib.rb_dmm_subsystem9 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net
  );
  concat2 : entity xil_defaultlib.sysgen_concat_3aa6d81dab 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x12,
    in1 => concat_y_net_x13,
    in2 => concat_y_net_x6,
    in3 => concat_y_net_x5,
    in4 => concat_y_net_x4,
    in5 => concat_y_net_x3,
    in6 => concat_y_net_x2,
    in7 => concat_y_net_x1,
    in8 => concat_y_net_x0,
    in9 => concat_y_net,
    in10 => concat_y_net_x11,
    in11 => concat_y_net_x9,
    in12 => concat_y_net_x8,
    in13 => concat_y_net_x7,
    y => concat2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem2/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem_x0;
architecture structural of rb_dmm_subsystem_x0 is 
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_96abc6_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_51ef4b_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_ae3954_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_b6470a_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_aaeb62_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_60e842_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x2 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem1_x2;
architecture structural of rb_dmm_subsystem1_x2 is 
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_10715c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_090d9c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_7de8b1_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_404d3a_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_d20166_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_5bf396_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem2/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x1 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem2_x1;
architecture structural of rb_dmm_subsystem2_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_4977c6_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_bd54f8_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_7b4d4c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_fb5583_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_edb8db_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_bbb8c0_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem2/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem3_x0;
architecture structural of rb_dmm_subsystem3_x0 is 
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_8102d0_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_124715_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_4b1ddd_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_f18498_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_1acd4e_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_51145d_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_rows : out std_logic_vector( 840-1 downto 0 )
  );
end rb_dmm_subsystem2_x0;
architecture structural of rb_dmm_subsystem2_x0 is 
  signal clk_net : std_logic;
  signal concat_y_net_x1 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal ce_net : std_logic;
  signal concat2_y_net : std_logic_vector( 840-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 2-1 downto 0 );
begin
  p_rows <= concat2_y_net;
  concat_y_net_x3 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x0 
  port map (
    addr => concat_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x2 
  port map (
    addr => concat_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x1 
  port map (
    addr => concat_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x0 
  port map (
    addr => concat_y_net_x3,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net
  );
  concat2 : entity xil_defaultlib.sysgen_concat_4d78427a72 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x2,
    in1 => concat_y_net_x1,
    in2 => concat_y_net_x0,
    in3 => concat_y_net,
    y => concat2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x1 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem_x1;
architecture structural of rb_dmm_subsystem_x1 is 
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_758043_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_7bd52a_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_efe5ac_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_2b8fed_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_f9f4b2_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_aebe9e_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x3 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem1_x3;
architecture structural of rb_dmm_subsystem1_x3 is 
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_131d5e_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_1587dd_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_79abe1_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_ae93f2_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_7d36bc_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_32bc0b_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem10_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem10_x0;
architecture structural of rb_dmm_subsystem10_x0 is 
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal clk_net : std_logic;
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_c75d87_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_37bef1_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_256ca0_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_d401fb_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_93ae84_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_086b86_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem11
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem11_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem11_x0;
architecture structural of rb_dmm_subsystem11_x0 is 
  signal clk_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_773c6f_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_a9eea7_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_311c59_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_2f2a0a_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_b862b6_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_180dc5_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem12
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem12_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem12_x0;
architecture structural of rb_dmm_subsystem12_x0 is 
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_794d08_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_43c884_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_a7d51c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_b7a94d_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_4c03a6_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_056f1b_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem13
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem13_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem13_x0;
architecture structural of rb_dmm_subsystem13_x0 is 
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_e1d43f_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_7c7270_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_872425_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_130dcb_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_cb7a2e_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_2ef519_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x2 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem2_x2;
architecture structural of rb_dmm_subsystem2_x2 is 
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_ac3e0d_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_b30339_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_4e6c5a_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_372fdb_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_810b52_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_eac635_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x1 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem3_x1;
architecture structural of rb_dmm_subsystem3_x1 is 
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_254cc8_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_c889bc_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_4dd17a_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_9f6dfe_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_0c6f20_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_ee17fc_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem4_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem4_x0;
architecture structural of rb_dmm_subsystem4_x0 is 
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_d0b3e9_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_4f077e_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_71a644_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_96b91f_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_1c9be2_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_2000df_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem5_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem5_x0;
architecture structural of rb_dmm_subsystem5_x0 is 
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_147bab_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_9f939a_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_ba8025_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_56d04d_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_3be4d0_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_b4441b_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem6_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem6_x0;
architecture structural of rb_dmm_subsystem6_x0 is 
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_250acc_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_c57b8d_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_600a82_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_a3d795_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_7136bc_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_da7fd5_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem7_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem7_x0;
architecture structural of rb_dmm_subsystem7_x0 is 
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_ad4126_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_cca0ce_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_90cca6_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_eb5a7f_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_7382be_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_6894ff_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem8_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem8_x0;
architecture structural of rb_dmm_subsystem8_x0 is 
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_e1aec3_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_887051_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_647574_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_6a882f_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_2a4a7a_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_08c59c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28/Subsystem9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem9_x0 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem9_x0;
architecture structural of rb_dmm_subsystem9_x0 is 
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  concat_y_net_x0 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_18b4a2_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_41985c_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_66f89f_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_314ead_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_ce4ee7_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 2,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_495e43_vivado.mem",
    mem_size => 140,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => concat_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM/Subsystem28
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem28 is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    p_rows : out std_logic_vector( 2940-1 downto 0 )
  );
end rb_dmm_subsystem28;
architecture structural of rb_dmm_subsystem28 is 
  signal concat_y_net_x9 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x7 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x10 : std_logic_vector( 2-1 downto 0 );
  signal concat_y_net_x13 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x4 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x6 : std_logic_vector( 210-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 2940-1 downto 0 );
  signal concat_y_net_x5 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x12 : std_logic_vector( 210-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal concat_y_net_x3 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x8 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x11 : std_logic_vector( 210-1 downto 0 );
begin
  p_rows <= concat2_y_net;
  concat_y_net_x10 <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x1 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x12
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x3 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x13
  );
  subsystem10 : entity xil_defaultlib.rb_dmm_subsystem10_x0 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x11
  );
  subsystem11 : entity xil_defaultlib.rb_dmm_subsystem11_x0 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x9
  );
  subsystem12 : entity xil_defaultlib.rb_dmm_subsystem12_x0 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x8
  );
  subsystem13 : entity xil_defaultlib.rb_dmm_subsystem13_x0 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x7
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x2 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x6
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x1 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x5
  );
  subsystem4 : entity xil_defaultlib.rb_dmm_subsystem4_x0 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x4
  );
  subsystem5 : entity xil_defaultlib.rb_dmm_subsystem5_x0 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x3
  );
  subsystem6 : entity xil_defaultlib.rb_dmm_subsystem6_x0 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x2
  );
  subsystem7 : entity xil_defaultlib.rb_dmm_subsystem7_x0 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x1
  );
  subsystem8 : entity xil_defaultlib.rb_dmm_subsystem8_x0 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x0
  );
  subsystem9 : entity xil_defaultlib.rb_dmm_subsystem9_x0 
  port map (
    addr => concat_y_net_x10,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net
  );
  concat2 : entity xil_defaultlib.sysgen_concat_3aa6d81dab 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x12,
    in1 => concat_y_net_x13,
    in2 => concat_y_net_x6,
    in3 => concat_y_net_x5,
    in4 => concat_y_net_x4,
    in5 => concat_y_net_x3,
    in6 => concat_y_net_x2,
    in7 => concat_y_net_x1,
    in8 => concat_y_net_x0,
    in9 => concat_y_net,
    in10 => concat_y_net_x11,
    in11 => concat_y_net_x9,
    in12 => concat_y_net_x8,
    in13 => concat_y_net_x7,
    y => concat2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/P_mtxROM
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_p_mtxrom is
  port (
    addr : in std_logic_vector( 2-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    rows1_14 : out std_logic_vector( 2940-1 downto 0 );
    rows15_28 : out std_logic_vector( 2940-1 downto 0 );
    rows29_32 : out std_logic_vector( 840-1 downto 0 )
  );
end rb_dmm_p_mtxrom;
architecture structural of rb_dmm_p_mtxrom is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat2_y_net_x0 : std_logic_vector( 840-1 downto 0 );
  signal concat2_y_net_x1 : std_logic_vector( 2940-1 downto 0 );
  signal concat_y_net : std_logic_vector( 2-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 2940-1 downto 0 );
begin
  rows1_14 <= concat2_y_net;
  rows15_28 <= concat2_y_net_x1;
  rows29_32 <= concat2_y_net_x0;
  concat_y_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x0 
  port map (
    addr => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_rows => concat2_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x0 
  port map (
    addr => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_rows => concat2_y_net_x0
  );
  subsystem28 : entity xil_defaultlib.rb_dmm_subsystem28 
  port map (
    addr => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    p_rows => concat2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_00/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x2 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x2;
architecture structural of rb_dmm_subsystem_x2 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1116,
    new_msb => 1151,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_00/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x4 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x4;
architecture structural of rb_dmm_subsystem1_x4 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1080,
    new_msb => 1115,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_00/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x3 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x3;
architecture structural of rb_dmm_subsystem2_x3 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1044,
    new_msb => 1079,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_00/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x2 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x2;
architecture structural of rb_dmm_subsystem3_x2 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1008,
    new_msb => 1043,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_00
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_00 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_00;
architecture structural of rb_dmm_comb_00 is 
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x2 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x4 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x3 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x2 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => slice7_y_net_x2,
    d1 => slice7_y_net_x1,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x3 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x3;
architecture structural of rb_dmm_subsystem_x3 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1008,
    new_msb => 1043,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x5 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x5;
architecture structural of rb_dmm_subsystem1_x5 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 972,
    new_msb => 1007,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_1/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x4 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x4;
architecture structural of rb_dmm_subsystem2_x4 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 936,
    new_msb => 971,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_1/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x3 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x3;
architecture structural of rb_dmm_subsystem3_x3 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 900,
    new_msb => 935,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_1 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_1;
architecture structural of rb_dmm_comb_1 is 
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x3 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x5 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x4 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x3 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_f21e2d0e8f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x1,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_10/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x4 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x4;
architecture structural of rb_dmm_subsystem_x4 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 864,
    new_msb => 899,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_10/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x6 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x6;
architecture structural of rb_dmm_subsystem1_x6 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 360,
    new_msb => 395,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_10/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x5 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x5;
architecture structural of rb_dmm_subsystem2_x5 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 216,
    new_msb => 251,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_10/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x4 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x4;
architecture structural of rb_dmm_subsystem3_x4 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 180,
    new_msb => 215,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_10 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_10;
architecture structural of rb_dmm_comb_10 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x4 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x6 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x5 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x4 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_670715ac94 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_11/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x5 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x5;
architecture structural of rb_dmm_subsystem_x5 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 756,
    new_msb => 791,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_11/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x7 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x7;
architecture structural of rb_dmm_subsystem1_x7 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 252,
    new_msb => 287,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_11/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x6 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x6;
architecture structural of rb_dmm_subsystem2_x6 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 180,
    new_msb => 215,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_11/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x5 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x5;
architecture structural of rb_dmm_subsystem3_x5 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 144,
    new_msb => 179,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_11
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_11 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_11;
architecture structural of rb_dmm_comb_11 is 
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x5 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x7 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x6 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x5 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_1b5688d2ad 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => inverter2_op_net,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_12/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x6 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x6;
architecture structural of rb_dmm_subsystem_x6 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 684,
    new_msb => 719,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_12/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x8 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x8;
architecture structural of rb_dmm_subsystem1_x8 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 396,
    new_msb => 431,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_12/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x7 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x7;
architecture structural of rb_dmm_subsystem2_x7 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 108,
    new_msb => 143,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_12/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x6 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x6;
architecture structural of rb_dmm_subsystem3_x6 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 72,
    new_msb => 107,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_12
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_12 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_12;
architecture structural of rb_dmm_comb_12 is 
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x6 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x8 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x7 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x6 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_6ce00461bb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_13/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x7 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x7;
architecture structural of rb_dmm_subsystem_x7 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 576,
    new_msb => 611,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_13/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1;
architecture structural of rb_dmm_subsystem1 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 288,
    new_msb => 323,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_13/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x8 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x8;
architecture structural of rb_dmm_subsystem2_x8 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 72,
    new_msb => 107,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_13/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x7 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x7;
architecture structural of rb_dmm_subsystem3_x7 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_13
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_13 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_13;
architecture structural of rb_dmm_comb_13 is 
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x7 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x8 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x7 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_a2166eef8f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => inverter2_op_net,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_14/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x8 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x8;
architecture structural of rb_dmm_subsystem_x8 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 504,
    new_msb => 539,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_14/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x9 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x9;
architecture structural of rb_dmm_subsystem1_x9 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 216,
    new_msb => 251,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_14/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x9 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x9;
architecture structural of rb_dmm_subsystem2_x9 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 108,
    new_msb => 143,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_14/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x8 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x8;
architecture structural of rb_dmm_subsystem3_x8 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_14
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_14 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_14;
architecture structural of rb_dmm_comb_14 is 
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x8 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x9 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x9 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x8 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_d17e2e556c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => inverter2_op_net,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_15/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x9 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x9;
architecture structural of rb_dmm_subsystem_x9 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 432,
    new_msb => 467,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_15/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x10 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x10;
architecture structural of rb_dmm_subsystem1_x10 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 144,
    new_msb => 179,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_15/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x10 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x10;
architecture structural of rb_dmm_subsystem2_x10 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_15/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x9 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x9;
architecture structural of rb_dmm_subsystem3_x9 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_15
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_15 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_15;
architecture structural of rb_dmm_comb_15 is 
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter3_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x9 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x10 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x10 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x9 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_433230912d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  inverter3 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter3_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => inverter2_op_net,
    d3 => inverter3_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_2/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x10 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x10;
architecture structural of rb_dmm_subsystem_x10 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1044,
    new_msb => 1079,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x11 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x11;
architecture structural of rb_dmm_subsystem1_x11 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 864,
    new_msb => 899,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_2/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x11 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x11;
architecture structural of rb_dmm_subsystem2_x11 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 828,
    new_msb => 863,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_2/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x10 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x10;
architecture structural of rb_dmm_subsystem3_x10 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 792,
    new_msb => 827,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_2 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_2;
architecture structural of rb_dmm_comb_2 is 
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x10 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x11 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x11 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x10 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_9c397d4c1e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x1,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_3/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x11 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x11;
architecture structural of rb_dmm_subsystem_x11 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 900,
    new_msb => 935,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_3/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x12 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x12;
architecture structural of rb_dmm_subsystem1_x12 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 792,
    new_msb => 827,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_3/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x12 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x12;
architecture structural of rb_dmm_subsystem2_x12 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 756,
    new_msb => 791,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_3/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x11 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x11;
architecture structural of rb_dmm_subsystem3_x11 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 720,
    new_msb => 755,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_3 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_3;
architecture structural of rb_dmm_comb_3 is 
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x11 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x12 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x12 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x11 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_b930a0c019 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_4/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x12 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x12;
architecture structural of rb_dmm_subsystem_x12 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1080,
    new_msb => 1115,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_4/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x13 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x13;
architecture structural of rb_dmm_subsystem1_x13 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 684,
    new_msb => 719,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_4/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x13 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x13;
architecture structural of rb_dmm_subsystem2_x13 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 648,
    new_msb => 683,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_4/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x12 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x12;
architecture structural of rb_dmm_subsystem3_x12 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 612,
    new_msb => 647,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_4_x0 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_4_x0;
architecture structural of rb_dmm_comb_4_x0 is 
  signal ce_net : std_logic;
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x12 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x13 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x13 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x12 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_9b2253139e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x1,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_5/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x13 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x13;
architecture structural of rb_dmm_subsystem_x13 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 936,
    new_msb => 971,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_5/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x14 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x14;
architecture structural of rb_dmm_subsystem1_x14 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 612,
    new_msb => 647,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_5/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x14 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x14;
architecture structural of rb_dmm_subsystem2_x14 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 576,
    new_msb => 611,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_5/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x13 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x13;
architecture structural of rb_dmm_subsystem3_x13 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 540,
    new_msb => 575,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_5 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_5;
architecture structural of rb_dmm_comb_5 is 
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x13 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x14 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x14 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x13 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_274530a395 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_6/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x14 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x14;
architecture structural of rb_dmm_subsystem_x14 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 828,
    new_msb => 863,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_6/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x15 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x15;
architecture structural of rb_dmm_subsystem1_x15 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 648,
    new_msb => 683,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_6/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x15 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x15;
architecture structural of rb_dmm_subsystem2_x15 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 504,
    new_msb => 539,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_6/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x14 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x14;
architecture structural of rb_dmm_subsystem3_x14 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 468,
    new_msb => 503,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_6 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_6;
architecture structural of rb_dmm_comb_6 is 
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal ce_net : std_logic;
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x14 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x15 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x15 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x14 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_03601f29ba 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_7/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x15 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x15;
architecture structural of rb_dmm_subsystem_x15 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 720,
    new_msb => 755,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_7/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x16 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x16;
architecture structural of rb_dmm_subsystem1_x16 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 540,
    new_msb => 575,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_7/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x16 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x16;
architecture structural of rb_dmm_subsystem2_x16 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 468,
    new_msb => 503,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_7/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x15 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x15;
architecture structural of rb_dmm_subsystem3_x15 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 432,
    new_msb => 467,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_7 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_7;
architecture structural of rb_dmm_comb_7 is 
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x15 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x16 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x16 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x15 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_adfc5bddd8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => inverter2_op_net,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_8/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x16 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x16;
architecture structural of rb_dmm_subsystem_x16 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1116,
    new_msb => 1151,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_8/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x17 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x17;
architecture structural of rb_dmm_subsystem1_x17 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 396,
    new_msb => 431,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_8/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x17 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x17;
architecture structural of rb_dmm_subsystem2_x17 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 360,
    new_msb => 395,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_8/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x16 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x16;
architecture structural of rb_dmm_subsystem3_x16 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 324,
    new_msb => 359,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_8 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_8;
architecture structural of rb_dmm_comb_8 is 
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x16 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x17 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x17 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x16 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_2036722bbf 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x1,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_9/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x17 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x17;
architecture structural of rb_dmm_subsystem_x17 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 972,
    new_msb => 1007,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_9/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x18 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x18;
architecture structural of rb_dmm_subsystem1_x18 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 324,
    new_msb => 359,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_9/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x18 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x18;
architecture structural of rb_dmm_subsystem2_x18 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 288,
    new_msb => 323,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_9/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x17 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem3_x17;
architecture structural of rb_dmm_subsystem3_x17 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 252,
    new_msb => 287,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00/comb_9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_9 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_comb_9;
architecture structural of rb_dmm_comb_9 is 
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice7_y_net_x2 : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 4-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 4-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x17 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x2
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x18 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x18 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x17 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_769ab5802f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_01e55b6882 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x2,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_63e64912cd 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net_x0,
    d3 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_a7343b0634 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_00
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_fdmm_00 is
  port (
    pvalues : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    comb : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_fdmm_00;
architecture structural of rb_dmm_fdmm_00 is 
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x3 : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x6 : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x11 : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal mux_y_net_x4 : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x7 : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x2 : std_logic_vector( 4-1 downto 0 );
  signal ce_net : std_logic;
  signal mux_y_net_x5 : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x8 : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x9 : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x10 : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x12 : std_logic_vector( 4-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x14 : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x13 : std_logic_vector( 4-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 4-1 downto 0 );
begin
  comb <= reinterpret_output_port_net;
  concat1_y_net <= pvalues;
  clk_net <= clk_1;
  ce_net <= ce_1;
  comb_00 : entity xil_defaultlib.rb_dmm_comb_00 
  port map (
    din => concat1_y_net,
    dout => mux_y_net_x0
  );
  comb_1 : entity xil_defaultlib.rb_dmm_comb_1 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net
  );
  comb_10 : entity xil_defaultlib.rb_dmm_comb_10 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x1
  );
  comb_11 : entity xil_defaultlib.rb_dmm_comb_11 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x2
  );
  comb_12 : entity xil_defaultlib.rb_dmm_comb_12 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x3
  );
  comb_13 : entity xil_defaultlib.rb_dmm_comb_13 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x11
  );
  comb_14 : entity xil_defaultlib.rb_dmm_comb_14 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x4
  );
  comb_15 : entity xil_defaultlib.rb_dmm_comb_15 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x5
  );
  comb_2 : entity xil_defaultlib.rb_dmm_comb_2 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x6
  );
  comb_3 : entity xil_defaultlib.rb_dmm_comb_3 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x7
  );
  comb_4 : entity xil_defaultlib.rb_dmm_comb_4_x0 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x8
  );
  comb_5 : entity xil_defaultlib.rb_dmm_comb_5 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x9
  );
  comb_6 : entity xil_defaultlib.rb_dmm_comb_6 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x10
  );
  comb_7 : entity xil_defaultlib.rb_dmm_comb_7 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x12
  );
  comb_8 : entity xil_defaultlib.rb_dmm_comb_8 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x13
  );
  comb_9 : entity xil_defaultlib.rb_dmm_comb_9 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x14
  );
  logical1 : entity xil_defaultlib.sysgen_logical_30f8e92bab 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net_x0,
    d1 => mux_y_net,
    d2 => mux_y_net_x6,
    d3 => mux_y_net_x7,
    d4 => mux_y_net_x8,
    d5 => mux_y_net_x9,
    d6 => mux_y_net_x10,
    d7 => mux_y_net_x12,
    d8 => mux_y_net_x13,
    d9 => mux_y_net_x14,
    d10 => mux_y_net_x1,
    d11 => mux_y_net_x2,
    d12 => mux_y_net_x3,
    d13 => mux_y_net_x11,
    d14 => mux_y_net_x4,
    d15 => mux_y_net_x5,
    y => logical1_y_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_f6bbbc67fe 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => logical1_y_net,
    output_port => reinterpret_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_00/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x18 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x18;
architecture structural of rb_dmm_subsystem_x18 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1116,
    new_msb => 1151,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_00/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x19 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x19;
architecture structural of rb_dmm_subsystem1_x19 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1080,
    new_msb => 1115,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_00/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x19 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x19;
architecture structural of rb_dmm_subsystem2_x19 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1044,
    new_msb => 1079,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_00
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_00_x0 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_00_x0;
architecture structural of rb_dmm_comb_00_x0 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x18 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x19 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x19 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => slice7_y_net_x1,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x19 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x19;
architecture structural of rb_dmm_subsystem_x19 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1044,
    new_msb => 1079,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x20 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x20;
architecture structural of rb_dmm_subsystem1_x20 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1008,
    new_msb => 1043,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_1/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x20 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x20;
architecture structural of rb_dmm_subsystem2_x20 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 972,
    new_msb => 1007,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_1_x0 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_1_x0;
architecture structural of rb_dmm_comb_1_x0 is 
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal clk_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x19 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x20 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x20 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_08a7528f34 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_2/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x20 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x20;
architecture structural of rb_dmm_subsystem_x20 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1080,
    new_msb => 1115,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x21 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x21;
architecture structural of rb_dmm_subsystem1_x21 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 936,
    new_msb => 971,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_2/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x21 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x21;
architecture structural of rb_dmm_subsystem2_x21 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 900,
    new_msb => 935,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_2_x0 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_2_x0;
architecture structural of rb_dmm_comb_2_x0 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x20 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x21 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x21 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_2f68f5d7a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_3/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x21 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x21;
architecture structural of rb_dmm_subsystem_x21 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 972,
    new_msb => 1007,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_3/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x22 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x22;
architecture structural of rb_dmm_subsystem1_x22 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 900,
    new_msb => 935,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_3/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x22 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x22;
architecture structural of rb_dmm_subsystem2_x22 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 864,
    new_msb => 899,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_3_x0 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_3_x0;
architecture structural of rb_dmm_comb_3_x0 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x21 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x22 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x22 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_0920ad59fb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_4/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x22 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x22;
architecture structural of rb_dmm_subsystem_x22 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1116,
    new_msb => 1151,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_4/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x23 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x23;
architecture structural of rb_dmm_subsystem1_x23 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 828,
    new_msb => 863,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_4/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x23 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x23;
architecture structural of rb_dmm_subsystem2_x23 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 792,
    new_msb => 827,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_4 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_4;
architecture structural of rb_dmm_comb_4 is 
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal ce_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x22 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x23 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x23 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_d4d85eba55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_5/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x23 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x23;
architecture structural of rb_dmm_subsystem_x23 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1008,
    new_msb => 1043,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_5/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x24 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x24;
architecture structural of rb_dmm_subsystem1_x24 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 792,
    new_msb => 827,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_5/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x24 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x24;
architecture structural of rb_dmm_subsystem2_x24 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 756,
    new_msb => 791,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_5_x0 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_5_x0;
architecture structural of rb_dmm_comb_5_x0 is 
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x23 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x24 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x24 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_0c2a1567b3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_6/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x24 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x24;
architecture structural of rb_dmm_subsystem_x24 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 936,
    new_msb => 971,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_6/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x25 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x25;
architecture structural of rb_dmm_subsystem1_x25 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 828,
    new_msb => 863,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_6/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x25 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x25;
architecture structural of rb_dmm_subsystem2_x25 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 720,
    new_msb => 755,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_6_x0 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_6_x0;
architecture structural of rb_dmm_comb_6_x0 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x24 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x25 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x25 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_4e132f9065 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_7/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x25 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x25;
architecture structural of rb_dmm_subsystem_x25 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 864,
    new_msb => 899,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_7/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x26 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x26;
architecture structural of rb_dmm_subsystem1_x26 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 756,
    new_msb => 791,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_7/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x26 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x26;
architecture structural of rb_dmm_subsystem2_x26 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 720,
    new_msb => 755,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01/comb_7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_7_x0 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_7_x0;
architecture structural of rb_dmm_comb_7_x0 is 
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x25 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x26 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x26 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_b1436ff173 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => inverter2_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_01
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_fdmm_01 is
  port (
    pvalues : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    comb : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_fdmm_01;
architecture structural of rb_dmm_fdmm_01 is 
  signal concat_y_net : std_logic_vector( 4-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal clk_net : std_logic;
  signal mux_y_net_x6 : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal mux_y_net_x1 : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net_x2 : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net_x3 : std_logic_vector( 3-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net_x4 : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net_x5 : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 3-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 1-1 downto 0 );
begin
  comb <= concat_y_net;
  concat1_y_net <= pvalues;
  clk_net <= clk_1;
  ce_net <= ce_1;
  comb_00 : entity xil_defaultlib.rb_dmm_comb_00_x0 
  port map (
    din => concat1_y_net,
    dout => mux_y_net_x6
  );
  comb_1 : entity xil_defaultlib.rb_dmm_comb_1_x0 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x4
  );
  comb_2 : entity xil_defaultlib.rb_dmm_comb_2_x0 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x5
  );
  comb_3 : entity xil_defaultlib.rb_dmm_comb_3_x0 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x3
  );
  comb_4 : entity xil_defaultlib.rb_dmm_comb_4 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x2
  );
  comb_5 : entity xil_defaultlib.rb_dmm_comb_5_x0 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x1
  );
  comb_6 : entity xil_defaultlib.rb_dmm_comb_6_x0 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x0
  );
  comb_7 : entity xil_defaultlib.rb_dmm_comb_7_x0 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_fff1e0ddf1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => slice6_y_net,
    in1 => constant_op_net,
    in2 => slice1_y_net,
    in3 => slice2_y_net,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_3251afbad9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_9354294348 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net_x6,
    d1 => mux_y_net_x4,
    d2 => mux_y_net_x5,
    d3 => mux_y_net_x3,
    d4 => mux_y_net_x2,
    d5 => mux_y_net_x1,
    d6 => mux_y_net_x0,
    d7 => mux_y_net,
    y => logical1_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => logical1_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => logical1_y_net,
    y => slice2_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => logical1_y_net,
    y => slice6_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_00/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x26 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x26;
architecture structural of rb_dmm_subsystem_x26 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1116,
    new_msb => 1151,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_00/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x27 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x27;
architecture structural of rb_dmm_subsystem1_x27 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1080,
    new_msb => 1115,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_00/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x27 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x27;
architecture structural of rb_dmm_subsystem2_x27 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1044,
    new_msb => 1079,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_00
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_00_x1 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_00_x1;
architecture structural of rb_dmm_comb_00_x1 is 
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x26 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x27 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x27 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => slice7_y_net_x1,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x27 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x27;
architecture structural of rb_dmm_subsystem_x27 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1044,
    new_msb => 1079,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x28 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x28;
architecture structural of rb_dmm_subsystem1_x28 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1008,
    new_msb => 1043,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_1/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x28 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x28;
architecture structural of rb_dmm_subsystem2_x28 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 972,
    new_msb => 1007,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_1_x1 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_1_x1;
architecture structural of rb_dmm_comb_1_x1 is 
  signal ce_net : std_logic;
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x27 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x28 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x28 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_08a7528f34 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_2/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x28 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x28;
architecture structural of rb_dmm_subsystem_x28 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1080,
    new_msb => 1115,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x29 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x29;
architecture structural of rb_dmm_subsystem1_x29 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 936,
    new_msb => 971,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_2/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x29 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x29;
architecture structural of rb_dmm_subsystem2_x29 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 900,
    new_msb => 935,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_2_x1 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_2_x1;
architecture structural of rb_dmm_comb_2_x1 is 
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal ce_net : std_logic;
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x28 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x29 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x29 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_2f68f5d7a4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_3/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x29 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x29;
architecture structural of rb_dmm_subsystem_x29 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 972,
    new_msb => 1007,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_3/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x30 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x30;
architecture structural of rb_dmm_subsystem1_x30 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 900,
    new_msb => 935,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_3/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x30 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x30;
architecture structural of rb_dmm_subsystem2_x30 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 864,
    new_msb => 899,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_3_x1 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_3_x1;
architecture structural of rb_dmm_comb_3_x1 is 
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal ce_net : std_logic;
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x29 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x30 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x30 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_0920ad59fb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_4/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x30 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x30;
architecture structural of rb_dmm_subsystem_x30 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1116,
    new_msb => 1151,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_4/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x31 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x31;
architecture structural of rb_dmm_subsystem1_x31 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 828,
    new_msb => 863,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_4/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x31 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x31;
architecture structural of rb_dmm_subsystem2_x31 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 792,
    new_msb => 827,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_4_x1 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_4_x1;
architecture structural of rb_dmm_comb_4_x1 is 
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x30 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x31 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x31 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_d4d85eba55 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net_x0,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_5/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x31 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x31;
architecture structural of rb_dmm_subsystem_x31 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1008,
    new_msb => 1043,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_5/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x32 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x32;
architecture structural of rb_dmm_subsystem1_x32 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 792,
    new_msb => 827,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_5/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x32 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x32;
architecture structural of rb_dmm_subsystem2_x32 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 756,
    new_msb => 791,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_5_x1 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_5_x1;
architecture structural of rb_dmm_comb_5_x1 is 
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal ce_net : std_logic;
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x31 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x32 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x32 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_0c2a1567b3 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_6/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x32 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x32;
architecture structural of rb_dmm_subsystem_x32 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 936,
    new_msb => 971,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_6/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x33 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x33;
architecture structural of rb_dmm_subsystem1_x33 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 828,
    new_msb => 863,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_6/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x33 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x33;
architecture structural of rb_dmm_subsystem2_x33 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 720,
    new_msb => 755,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_6_x1 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_6_x1;
architecture structural of rb_dmm_comb_6_x1 is 
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x32 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x33 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x33 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_4e132f9065 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_7/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x33 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x33;
architecture structural of rb_dmm_subsystem_x33 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 864,
    new_msb => 899,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_7/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x34 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x34;
architecture structural of rb_dmm_subsystem1_x34 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 756,
    new_msb => 791,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_7/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x34 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem2_x34;
architecture structural of rb_dmm_subsystem2_x34 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 720,
    new_msb => 755,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10/comb_7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_7_x1 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 3-1 downto 0 )
  );
end rb_dmm_comb_7_x1;
architecture structural of rb_dmm_comb_7_x1 is 
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter2_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal constant1_op_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net_x1 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x33 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x1
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x34 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x34 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_5b6a7d0edb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_b1436ff173 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x1,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  inverter2 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter2_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_f6ce7eeac6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    d2 => inverter2_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_9fbe598d30 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_fdmm_10 is
  port (
    pvalues : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    comb : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_fdmm_10;
architecture structural of rb_dmm_fdmm_10 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal mux_y_net_x3 : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net_x4 : std_logic_vector( 3-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net_x5 : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net_x1 : std_logic_vector( 3-1 downto 0 );
  signal mux_y_net_x6 : std_logic_vector( 3-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 3-1 downto 0 );
  signal ce_net : std_logic;
  signal mux_y_net_x0 : std_logic_vector( 3-1 downto 0 );
  signal clk_net : std_logic;
  signal slice6_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 4-1 downto 0 );
  signal mux_y_net_x2 : std_logic_vector( 3-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  comb <= concat_y_net;
  concat1_y_net <= pvalues;
  clk_net <= clk_1;
  ce_net <= ce_1;
  comb_00 : entity xil_defaultlib.rb_dmm_comb_00_x1 
  port map (
    din => concat1_y_net,
    dout => mux_y_net_x6
  );
  comb_1 : entity xil_defaultlib.rb_dmm_comb_1_x1 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x4
  );
  comb_2 : entity xil_defaultlib.rb_dmm_comb_2_x1 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x5
  );
  comb_3 : entity xil_defaultlib.rb_dmm_comb_3_x1 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x3
  );
  comb_4 : entity xil_defaultlib.rb_dmm_comb_4_x1 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x2
  );
  comb_5 : entity xil_defaultlib.rb_dmm_comb_5_x1 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x1
  );
  comb_6 : entity xil_defaultlib.rb_dmm_comb_6_x1 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x0
  );
  comb_7 : entity xil_defaultlib.rb_dmm_comb_7_x1 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_fff1e0ddf1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => constant_op_net,
    in1 => slice6_y_net,
    in2 => slice1_y_net,
    in3 => slice2_y_net,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_3251afbad9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_9354294348 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net_x6,
    d1 => mux_y_net_x4,
    d2 => mux_y_net_x5,
    d3 => mux_y_net_x3,
    d4 => mux_y_net_x2,
    d5 => mux_y_net_x1,
    d6 => mux_y_net_x0,
    d7 => mux_y_net,
    y => logical1_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => logical1_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => logical1_y_net,
    y => slice2_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 2,
    new_msb => 2,
    x_width => 3,
    y_width => 1
  )
  port map (
    x => logical1_y_net,
    y => slice6_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11/comb_00/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x34 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x34;
architecture structural of rb_dmm_subsystem_x34 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1116,
    new_msb => 1151,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11/comb_00/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x35 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x35;
architecture structural of rb_dmm_subsystem1_x35 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1080,
    new_msb => 1115,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11/comb_00
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_00_x2 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    dout : out std_logic_vector( 2-1 downto 0 )
  );
end rb_dmm_comb_00_x2;
architecture structural of rb_dmm_comb_00_x2 is 
  signal mux_y_net : std_logic_vector( 2-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 2-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 2-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x34 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x35 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6253e822c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_6253e822c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_360ecd6306 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => slice7_y_net_x0,
    d1 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_5605b91dbb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11/comb_1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x35 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x35;
architecture structural of rb_dmm_subsystem_x35 is 
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1080,
    new_msb => 1115,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11/comb_1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x36 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x36;
architecture structural of rb_dmm_subsystem1_x36 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1044,
    new_msb => 1079,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11/comb_1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_1_x2 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 2-1 downto 0 )
  );
end rb_dmm_comb_1_x2;
architecture structural of rb_dmm_comb_1_x2 is 
  signal constant1_op_net : std_logic_vector( 2-1 downto 0 );
  signal constant_op_net : std_logic_vector( 2-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal mux_y_net : std_logic_vector( 2-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x35 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x36 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6253e822c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_33139ea91d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_360ecd6306 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_5605b91dbb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11/comb_2/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x36 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x36;
architecture structural of rb_dmm_subsystem_x36 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1116,
    new_msb => 1151,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11/comb_2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x37 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x37;
architecture structural of rb_dmm_subsystem1_x37 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1008,
    new_msb => 1043,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11/comb_2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_2_x2 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 2-1 downto 0 )
  );
end rb_dmm_comb_2_x2;
architecture structural of rb_dmm_comb_2_x2 is 
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 2-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal clk_net : std_logic;
  signal mux_y_net : std_logic_vector( 2-1 downto 0 );
  signal constant_op_net : std_logic_vector( 2-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x36 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x37 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6253e822c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_1d76ee6be1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_360ecd6306 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => slice7_y_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_5605b91dbb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11/comb_3/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x37 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x37;
architecture structural of rb_dmm_subsystem_x37 is 
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1044,
    new_msb => 1079,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11/comb_3/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x38 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    sign : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem1_x38;
architecture structural of rb_dmm_subsystem1_x38 is 
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
begin
  sign <= slice7_y_net;
  concat1_y_net <= din;
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1008,
    new_msb => 1043,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 35,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11/comb_3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_comb_3_x2 is
  port (
    din : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    dout : out std_logic_vector( 2-1 downto 0 )
  );
end rb_dmm_comb_3_x2;
architecture structural of rb_dmm_comb_3_x2 is 
  signal clk_net : std_logic;
  signal logical_y_net : std_logic_vector( 1-1 downto 0 );
  signal inverter1_op_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 2-1 downto 0 );
  signal ce_net : std_logic;
  signal constant1_op_net : std_logic_vector( 2-1 downto 0 );
  signal inverter_op_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 2-1 downto 0 );
begin
  dout <= mux_y_net;
  concat1_y_net <= din;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x37 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net_x0
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x38 
  port map (
    din => concat1_y_net,
    sign => slice7_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_6253e822c8 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_d68755e161 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  inverter : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net_x0,
    clk => clk_net,
    ce => ce_net,
    op => inverter_op_net
  );
  inverter1 : entity xil_defaultlib.sysgen_inverter_f1c3b82320 
  port map (
    clr => '0',
    ip => slice7_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter1_op_net
  );
  logical : entity xil_defaultlib.sysgen_logical_360ecd6306 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => inverter_op_net,
    d1 => inverter1_op_net,
    y => logical_y_net
  );
  mux : entity xil_defaultlib.sysgen_mux_5605b91dbb 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => logical_y_net,
    d0 => constant_op_net,
    d1 => constant1_op_net,
    y => mux_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/fDMM_11
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_fdmm_11 is
  port (
    pvalues : in std_logic_vector( 1152-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    comb : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_fdmm_11;
architecture structural of rb_dmm_fdmm_11 is 
  signal ce_net : std_logic;
  signal mux_y_net_x1 : std_logic_vector( 2-1 downto 0 );
  signal concat_y_net : std_logic_vector( 4-1 downto 0 );
  signal clk_net : std_logic;
  signal mux_y_net_x2 : std_logic_vector( 2-1 downto 0 );
  signal mux_y_net_x0 : std_logic_vector( 2-1 downto 0 );
  signal mux_y_net : std_logic_vector( 2-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 2-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
begin
  comb <= concat_y_net;
  concat1_y_net <= pvalues;
  clk_net <= clk_1;
  ce_net <= ce_1;
  comb_00 : entity xil_defaultlib.rb_dmm_comb_00_x2 
  port map (
    din => concat1_y_net,
    dout => mux_y_net_x2
  );
  comb_1 : entity xil_defaultlib.rb_dmm_comb_1_x2 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x1
  );
  comb_2 : entity xil_defaultlib.rb_dmm_comb_2_x2 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net_x0
  );
  comb_3 : entity xil_defaultlib.rb_dmm_comb_3_x2 
  port map (
    din => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    dout => mux_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_fff1e0ddf1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => constant_op_net,
    in1 => constant1_op_net,
    in2 => slice1_y_net,
    in3 => slice2_y_net,
    y => concat_y_net
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_3251afbad9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_3251afbad9 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_a317350c0d 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    d0 => mux_y_net_x2,
    d1 => mux_y_net_x1,
    d2 => mux_y_net_x0,
    d3 => mux_y_net,
    y => logical1_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 1,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => logical1_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 2,
    y_width => 1
  )
  port map (
    x => logical1_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit1/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x38 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x38;
architecture structural of rb_dmm_subsystem_x38 is 
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit1/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete;
architecture structural of rb_dmm_reinterprete is 
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit1/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1;
architecture structural of rb_dmm_reinterprete1 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit1/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2;
architecture structural of rb_dmm_reinterprete2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit1/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3;
architecture structural of rb_dmm_reinterprete3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit1/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4;
architecture structural of rb_dmm_reinterprete4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit1/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5;
architecture structural of rb_dmm_reinterprete5 is 
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x39 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x39;
architecture structural of rb_dmm_subsystem1_x39 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal ce_net : std_logic;
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x38 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit1 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit1;
architecture structural of rb_dmm_dpunit1 is 
  signal ce_net : std_logic;
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x39 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net_x0,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net_x0
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit10/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x39 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x39;
architecture structural of rb_dmm_subsystem_x39 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit10/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x0;
architecture structural of rb_dmm_reinterprete_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit10/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x0;
architecture structural of rb_dmm_reinterprete1_x0 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit10/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x0;
architecture structural of rb_dmm_reinterprete2_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit10/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x0;
architecture structural of rb_dmm_reinterprete3_x0 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit10/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x0;
architecture structural of rb_dmm_reinterprete4_x0 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit10/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x0 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x0;
architecture structural of rb_dmm_reinterprete5_x0 is 
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit10/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x40 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x40;
architecture structural of rb_dmm_subsystem1_x40 is 
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x39 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x0 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x0 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x0 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x0 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x0 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x0 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit10 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit10;
architecture structural of rb_dmm_dpunit10 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 210-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice9_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x40 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice9_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice9_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice9_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice9_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice9_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice9_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit11/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x40 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x40;
architecture structural of rb_dmm_subsystem_x40 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit11/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x1;
architecture structural of rb_dmm_reinterprete_x1 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit11/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x1;
architecture structural of rb_dmm_reinterprete1_x1 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit11/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x1;
architecture structural of rb_dmm_reinterprete2_x1 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit11/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x1;
architecture structural of rb_dmm_reinterprete3_x1 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit11/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x1;
architecture structural of rb_dmm_reinterprete4_x1 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit11/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x1 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x1;
architecture structural of rb_dmm_reinterprete5_x1 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit11/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x41 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x41;
architecture structural of rb_dmm_subsystem1_x41 is 
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x40 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x1 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x1 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x1 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x1 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x1 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x1 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit11
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit11 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit11;
architecture structural of rb_dmm_dpunit11 is 
  signal clk_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice10_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x41 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice10_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice10_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice10_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice10_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice10_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice10_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit12/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x41 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x41;
architecture structural of rb_dmm_subsystem_x41 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit12/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x2;
architecture structural of rb_dmm_reinterprete_x2 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit12/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x2;
architecture structural of rb_dmm_reinterprete1_x2 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit12/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x2;
architecture structural of rb_dmm_reinterprete2_x2 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit12/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x2;
architecture structural of rb_dmm_reinterprete3_x2 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit12/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x2;
architecture structural of rb_dmm_reinterprete4_x2 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit12/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x2 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x2;
architecture structural of rb_dmm_reinterprete5_x2 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit12/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x42 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x42;
architecture structural of rb_dmm_subsystem1_x42 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x41 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x2 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x2 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x2 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x2 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x2 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x2 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit12
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit12 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit12;
architecture structural of rb_dmm_dpunit12 is 
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice11_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x42 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net_x0,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice11_y_net_x0
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit13/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x42 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x42;
architecture structural of rb_dmm_subsystem_x42 is 
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit13/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x3;
architecture structural of rb_dmm_reinterprete_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit13/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x3;
architecture structural of rb_dmm_reinterprete1_x3 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit13/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x3;
architecture structural of rb_dmm_reinterprete2_x3 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit13/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x3;
architecture structural of rb_dmm_reinterprete3_x3 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit13/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x3;
architecture structural of rb_dmm_reinterprete4_x3 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit13/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x3 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x3;
architecture structural of rb_dmm_reinterprete5_x3 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit13/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x43 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x43;
architecture structural of rb_dmm_subsystem1_x43 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x42 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x3 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x3 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x3 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x3 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x3 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x3 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit13
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit13 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit13;
architecture structural of rb_dmm_dpunit13 is 
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 210-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice12_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x43 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net_x0,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice12_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice12_y_net,
    y => slice12_y_net_x0
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice12_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice12_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice12_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice12_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit14/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x43 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x43;
architecture structural of rb_dmm_subsystem_x43 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit14/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x4;
architecture structural of rb_dmm_reinterprete_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit14/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x4;
architecture structural of rb_dmm_reinterprete1_x4 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit14/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x4;
architecture structural of rb_dmm_reinterprete2_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit14/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x4;
architecture structural of rb_dmm_reinterprete3_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit14/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x4;
architecture structural of rb_dmm_reinterprete4_x4 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit14/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x4 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x4;
architecture structural of rb_dmm_reinterprete5_x4 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit14/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x44 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x44;
architecture structural of rb_dmm_subsystem1_x44 is 
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x43 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x4 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x4 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x4 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x4 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x4 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x4 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit14
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit14 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit14;
architecture structural of rb_dmm_dpunit14 is 
  signal slice13_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice13_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x44 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net_x0,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice13_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice13_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice13_y_net,
    y => slice13_y_net_x0
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice13_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice13_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice13_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit2/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x44 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x44;
architecture structural of rb_dmm_subsystem_x44 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit2/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x5;
architecture structural of rb_dmm_reinterprete_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit2/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x5;
architecture structural of rb_dmm_reinterprete1_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit2/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x5;
architecture structural of rb_dmm_reinterprete2_x5 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit2/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x5;
architecture structural of rb_dmm_reinterprete3_x5 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit2/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x5;
architecture structural of rb_dmm_reinterprete4_x5 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit2/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x5 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x5;
architecture structural of rb_dmm_reinterprete5_x5 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x45 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x45;
architecture structural of rb_dmm_subsystem1_x45 is 
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal ce_net : std_logic;
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal clk_net : std_logic;
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x44 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x5 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x5 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x5 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x5 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x5 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x5 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit2 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit2;
architecture structural of rb_dmm_dpunit2 is 
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice1_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x45 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net_x0,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net_x0
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit3/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x45 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x45;
architecture structural of rb_dmm_subsystem_x45 is 
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit3/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x6 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x6;
architecture structural of rb_dmm_reinterprete_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit3/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x6 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x6;
architecture structural of rb_dmm_reinterprete1_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit3/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x6 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x6;
architecture structural of rb_dmm_reinterprete2_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit3/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x6 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x6;
architecture structural of rb_dmm_reinterprete3_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit3/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x6 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x6;
architecture structural of rb_dmm_reinterprete4_x6 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit3/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x6 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x6;
architecture structural of rb_dmm_reinterprete5_x6 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit3/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x46 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x46;
architecture structural of rb_dmm_subsystem1_x46 is 
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x45 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x6 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x6 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x6 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x6 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x6 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x6 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit3 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit3;
architecture structural of rb_dmm_dpunit3 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 210-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice2_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x46 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net_x0
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit4/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x46 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x46;
architecture structural of rb_dmm_subsystem_x46 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit4/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x7 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x7;
architecture structural of rb_dmm_reinterprete_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit4/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x7 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x7;
architecture structural of rb_dmm_reinterprete1_x7 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit4/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x7 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x7;
architecture structural of rb_dmm_reinterprete2_x7 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit4/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x7 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x7;
architecture structural of rb_dmm_reinterprete3_x7 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit4/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x7 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x7;
architecture structural of rb_dmm_reinterprete4_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit4/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x7 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x7;
architecture structural of rb_dmm_reinterprete5_x7 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit4/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x47 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x47;
architecture structural of rb_dmm_subsystem1_x47 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x46 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x7 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x7 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x7 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x7 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x7 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x7 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit4 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit4;
architecture structural of rb_dmm_dpunit4 is 
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 210-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice3_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice3_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x47 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net_x0
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit5/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x47 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x47;
architecture structural of rb_dmm_subsystem_x47 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit5/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x8 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x8;
architecture structural of rb_dmm_reinterprete_x8 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit5/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x8 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x8;
architecture structural of rb_dmm_reinterprete1_x8 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit5/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x8 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x8;
architecture structural of rb_dmm_reinterprete2_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit5/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x8 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x8;
architecture structural of rb_dmm_reinterprete3_x8 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit5/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x8 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x8;
architecture structural of rb_dmm_reinterprete4_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit5/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x8 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x8;
architecture structural of rb_dmm_reinterprete5_x8 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit5/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x48 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x48;
architecture structural of rb_dmm_subsystem1_x48 is 
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x47 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x8 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x8 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x8 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x8 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x8 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x8 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit5 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit5;
architecture structural of rb_dmm_dpunit5 is 
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice4_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x48 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net_x0,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net_x0
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit6/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x48 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x48;
architecture structural of rb_dmm_subsystem_x48 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit6/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x9 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x9;
architecture structural of rb_dmm_reinterprete_x9 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit6/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x9 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x9;
architecture structural of rb_dmm_reinterprete1_x9 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit6/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x9 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x9;
architecture structural of rb_dmm_reinterprete2_x9 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit6/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x9 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x9;
architecture structural of rb_dmm_reinterprete3_x9 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit6/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x9 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x9;
architecture structural of rb_dmm_reinterprete4_x9 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit6/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x9 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x9;
architecture structural of rb_dmm_reinterprete5_x9 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit6/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x49 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x49;
architecture structural of rb_dmm_subsystem1_x49 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x48 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x9 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x9 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x9 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x9 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x9 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x9 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit6 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit6;
architecture structural of rb_dmm_dpunit6 is 
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice5_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x49 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net_x0,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice5_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice5_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice5_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice5_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net_x0
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice5_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice5_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit7/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x49 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x49;
architecture structural of rb_dmm_subsystem_x49 is 
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit7/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x10 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x10;
architecture structural of rb_dmm_reinterprete_x10 is 
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit7/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x10 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x10;
architecture structural of rb_dmm_reinterprete1_x10 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit7/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x10 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x10;
architecture structural of rb_dmm_reinterprete2_x10 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit7/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x10 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x10;
architecture structural of rb_dmm_reinterprete3_x10 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit7/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x10 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x10;
architecture structural of rb_dmm_reinterprete4_x10 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit7/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x10 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x10;
architecture structural of rb_dmm_reinterprete5_x10 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit7/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x50 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x50;
architecture structural of rb_dmm_subsystem1_x50 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal clk_net : std_logic;
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x49 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x10 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x10 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x10 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x10 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x10 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x10 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit7 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit7;
architecture structural of rb_dmm_dpunit7 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice6_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x50 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net_x0,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice6_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice6_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice6_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice6_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice6_y_net,
    y => slice6_y_net_x0
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit8/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x50 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x50;
architecture structural of rb_dmm_subsystem_x50 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit8/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x11 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x11;
architecture structural of rb_dmm_reinterprete_x11 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit8/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x11 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x11;
architecture structural of rb_dmm_reinterprete1_x11 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit8/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x11 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x11;
architecture structural of rb_dmm_reinterprete2_x11 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit8/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x11 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x11;
architecture structural of rb_dmm_reinterprete3_x11 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit8/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x11 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x11;
architecture structural of rb_dmm_reinterprete4_x11 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit8/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x11 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x11;
architecture structural of rb_dmm_reinterprete5_x11 is 
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit8/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x51 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x51;
architecture structural of rb_dmm_subsystem1_x51 is 
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x50 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x11 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x11 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x11 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x11 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x11 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x11 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit8 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit8;
architecture structural of rb_dmm_dpunit8 is 
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice7_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x51 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net_x0,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice7_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice7_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice7_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice7_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice7_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice7_y_net,
    y => slice7_y_net_x0
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit9/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x51 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x51;
architecture structural of rb_dmm_subsystem_x51 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit9/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x12 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x12;
architecture structural of rb_dmm_reinterprete_x12 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit9/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x12 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x12;
architecture structural of rb_dmm_reinterprete1_x12 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit9/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x12 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x12;
architecture structural of rb_dmm_reinterprete2_x12 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit9/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x12 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x12;
architecture structural of rb_dmm_reinterprete3_x12 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit9/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x12 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x12;
architecture structural of rb_dmm_reinterprete4_x12 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit9/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x12 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x12;
architecture structural of rb_dmm_reinterprete5_x12 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit9/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x52 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x52;
architecture structural of rb_dmm_subsystem1_x52 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x51 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x12 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x12 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x12 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x12 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x12 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x12 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14/dpUnit9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit9 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit9;
architecture structural of rb_dmm_dpunit9 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice8_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x52 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice8_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice8_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice8_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice8_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice8_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice8_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz/rows1-14
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_rows1_14 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    pmtx : in std_logic_vector( 2940-1 downto 0 );
    enable : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 504-1 downto 0 )
  );
end rb_dmm_rows1_14;
architecture structural of rb_dmm_rows1_14 is 
  signal concat_y_net_x5 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x10 : std_logic_vector( 36-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x13 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x6 : std_logic_vector( 36-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x8 : std_logic_vector( 36-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x12 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x11 : std_logic_vector( 36-1 downto 0 );
  signal concat2_y_net_x0 : std_logic_vector( 2940-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x7 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x9 : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 504-1 downto 0 );
begin
  out1 <= concat2_y_net;
  concat_y_net_x13 <= z;
  concat2_y_net_x0 <= pmtx;
  delay_q_net <= enable;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dpunit1 : entity xil_defaultlib.rb_dmm_dpunit1 
  port map (
    z => concat_y_net_x13,
    p => slice_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x12
  );
  dpunit10 : entity xil_defaultlib.rb_dmm_dpunit10 
  port map (
    z => concat_y_net_x13,
    p => slice9_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x11
  );
  dpunit11 : entity xil_defaultlib.rb_dmm_dpunit11 
  port map (
    z => concat_y_net_x13,
    p => slice10_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x10
  );
  dpunit12 : entity xil_defaultlib.rb_dmm_dpunit12 
  port map (
    z => concat_y_net_x13,
    p => slice11_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x9
  );
  dpunit13 : entity xil_defaultlib.rb_dmm_dpunit13 
  port map (
    z => concat_y_net_x13,
    p => slice12_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x8
  );
  dpunit14 : entity xil_defaultlib.rb_dmm_dpunit14 
  port map (
    z => concat_y_net_x13,
    p => slice13_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x7
  );
  dpunit2 : entity xil_defaultlib.rb_dmm_dpunit2 
  port map (
    z => concat_y_net_x13,
    p => slice1_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x6
  );
  dpunit3 : entity xil_defaultlib.rb_dmm_dpunit3 
  port map (
    z => concat_y_net_x13,
    p => slice2_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x5
  );
  dpunit4 : entity xil_defaultlib.rb_dmm_dpunit4 
  port map (
    z => concat_y_net_x13,
    p => slice3_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x4
  );
  dpunit5 : entity xil_defaultlib.rb_dmm_dpunit5 
  port map (
    z => concat_y_net_x13,
    p => slice4_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x3
  );
  dpunit6 : entity xil_defaultlib.rb_dmm_dpunit6 
  port map (
    z => concat_y_net_x13,
    p => slice5_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x2
  );
  dpunit7 : entity xil_defaultlib.rb_dmm_dpunit7 
  port map (
    z => concat_y_net_x13,
    p => slice6_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x1
  );
  dpunit8 : entity xil_defaultlib.rb_dmm_dpunit8 
  port map (
    z => concat_y_net_x13,
    p => slice7_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x0
  );
  dpunit9 : entity xil_defaultlib.rb_dmm_dpunit9 
  port map (
    z => concat_y_net_x13,
    p => slice8_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net
  );
  concat2 : entity xil_defaultlib.sysgen_concat_29f1ed0142 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x12,
    in1 => concat_y_net_x6,
    in2 => concat_y_net_x5,
    in3 => concat_y_net_x4,
    in4 => concat_y_net_x3,
    in5 => concat_y_net_x2,
    in6 => concat_y_net_x1,
    in7 => concat_y_net_x0,
    in8 => concat_y_net,
    in9 => concat_y_net_x11,
    in10 => concat_y_net_x10,
    in11 => concat_y_net_x9,
    in12 => concat_y_net_x8,
    in13 => concat_y_net_x7,
    y => concat2_y_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 2730,
    new_msb => 2939,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 2520,
    new_msb => 2729,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 630,
    new_msb => 839,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 420,
    new_msb => 629,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 419,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 209,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice13_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 2310,
    new_msb => 2519,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 2100,
    new_msb => 2309,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1890,
    new_msb => 2099,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1680,
    new_msb => 1889,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1470,
    new_msb => 1679,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1260,
    new_msb => 1469,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1050,
    new_msb => 1259,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 840,
    new_msb => 1049,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_pxz is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    mtx : in std_logic_vector( 2940-1 downto 0 );
    en_pxz : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pxz_vect : out std_logic_vector( 504-1 downto 0 )
  );
end rb_dmm_pxz;
architecture structural of rb_dmm_pxz is 
  signal clk_net : std_logic;
  signal concat2_y_net : std_logic_vector( 504-1 downto 0 );
  signal concat2_y_net_x0 : std_logic_vector( 2940-1 downto 0 );
  signal ce_net : std_logic;
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
begin
  pxz_vect <= concat2_y_net;
  concat_y_net <= z;
  concat2_y_net_x0 <= mtx;
  delay_q_net <= en_pxz;
  clk_net <= clk_1;
  ce_net <= ce_1;
  rows1_14 : entity xil_defaultlib.rb_dmm_rows1_14 
  port map (
    z => concat_y_net,
    pmtx => concat2_y_net_x0,
    enable => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => concat2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit1/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x52 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x52;
architecture structural of rb_dmm_subsystem_x52 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit1/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x13 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x13;
architecture structural of rb_dmm_reinterprete_x13 is 
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit1/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x13 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x13;
architecture structural of rb_dmm_reinterprete1_x13 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit1/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x13 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x13;
architecture structural of rb_dmm_reinterprete2_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit1/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x13 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x13;
architecture structural of rb_dmm_reinterprete3_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit1/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x13 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x13;
architecture structural of rb_dmm_reinterprete4_x13 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit1/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x13 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x13;
architecture structural of rb_dmm_reinterprete5_x13 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x53 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x53;
architecture structural of rb_dmm_subsystem1_x53 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal ce_net : std_logic;
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal clk_net : std_logic;
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x52 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x13 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x13 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x13 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x13 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x13 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x13 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit1_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit1_x0;
architecture structural of rb_dmm_dpunit1_x0 is 
  signal clk_net : std_logic;
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x53 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net_x0,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net_x0
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit10/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x53 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x53;
architecture structural of rb_dmm_subsystem_x53 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit10/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x14 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x14;
architecture structural of rb_dmm_reinterprete_x14 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit10/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x14 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x14;
architecture structural of rb_dmm_reinterprete1_x14 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit10/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x14 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x14;
architecture structural of rb_dmm_reinterprete2_x14 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit10/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x14 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x14;
architecture structural of rb_dmm_reinterprete3_x14 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit10/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x14 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x14;
architecture structural of rb_dmm_reinterprete4_x14 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit10/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x14 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x14;
architecture structural of rb_dmm_reinterprete5_x14 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit10/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x54 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x54;
architecture structural of rb_dmm_subsystem1_x54 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x53 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x14 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x14 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x14 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x14 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x14 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x14 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit10
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit10_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit10_x0;
architecture structural of rb_dmm_dpunit10_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice9_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x54 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice9_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice9_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice9_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice9_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice9_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice9_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit11/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x54 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x54;
architecture structural of rb_dmm_subsystem_x54 is 
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit11/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x15 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x15;
architecture structural of rb_dmm_reinterprete_x15 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit11/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x15 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x15;
architecture structural of rb_dmm_reinterprete1_x15 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit11/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x15 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x15;
architecture structural of rb_dmm_reinterprete2_x15 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit11/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x15 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x15;
architecture structural of rb_dmm_reinterprete3_x15 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit11/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x15 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x15;
architecture structural of rb_dmm_reinterprete4_x15 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit11/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x15 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x15;
architecture structural of rb_dmm_reinterprete5_x15 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit11/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x55 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x55;
architecture structural of rb_dmm_subsystem1_x55 is 
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal ce_net : std_logic;
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x54 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x15 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x15 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x15 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x15 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x15 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x15 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit11
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit11_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit11_x0;
architecture structural of rb_dmm_dpunit11_x0 is 
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice10_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x55 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice10_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice10_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice10_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice10_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice10_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice10_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit12/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x55 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x55;
architecture structural of rb_dmm_subsystem_x55 is 
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit12/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x16 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x16;
architecture structural of rb_dmm_reinterprete_x16 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit12/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x16 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x16;
architecture structural of rb_dmm_reinterprete1_x16 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit12/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x16 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x16;
architecture structural of rb_dmm_reinterprete2_x16 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit12/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x16 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x16;
architecture structural of rb_dmm_reinterprete3_x16 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit12/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x16 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x16;
architecture structural of rb_dmm_reinterprete4_x16 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit12/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x16 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x16;
architecture structural of rb_dmm_reinterprete5_x16 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit12/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x56 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x56;
architecture structural of rb_dmm_subsystem1_x56 is 
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x55 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x16 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x16 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x16 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x16 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x16 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x16 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit12
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit12_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit12_x0;
architecture structural of rb_dmm_dpunit12_x0 is 
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 210-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice11_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x56 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net_x0,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice11_y_net_x0
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice11_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit13/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x56 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x56;
architecture structural of rb_dmm_subsystem_x56 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit13/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x17 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x17;
architecture structural of rb_dmm_reinterprete_x17 is 
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit13/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x17 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x17;
architecture structural of rb_dmm_reinterprete1_x17 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit13/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x17 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x17;
architecture structural of rb_dmm_reinterprete2_x17 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit13/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x17 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x17;
architecture structural of rb_dmm_reinterprete3_x17 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit13/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x17 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x17;
architecture structural of rb_dmm_reinterprete4_x17 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit13/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x17 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x17;
architecture structural of rb_dmm_reinterprete5_x17 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit13/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x57 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x57;
architecture structural of rb_dmm_subsystem1_x57 is 
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x56 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x17 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x17 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x17 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x17 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x17 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x17 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit13
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit13_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit13_x0;
architecture structural of rb_dmm_dpunit13_x0 is 
  signal clk_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice12_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x57 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net_x0,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice12_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice12_y_net,
    y => slice12_y_net_x0
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice12_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice12_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice12_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice12_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit14/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x57 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x57;
architecture structural of rb_dmm_subsystem_x57 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit14/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x18 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x18;
architecture structural of rb_dmm_reinterprete_x18 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit14/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x18 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x18;
architecture structural of rb_dmm_reinterprete1_x18 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit14/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x18 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x18;
architecture structural of rb_dmm_reinterprete2_x18 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit14/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x18 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x18;
architecture structural of rb_dmm_reinterprete3_x18 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit14/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x18 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x18;
architecture structural of rb_dmm_reinterprete4_x18 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit14/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x18 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x18;
architecture structural of rb_dmm_reinterprete5_x18 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit14/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x58 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x58;
architecture structural of rb_dmm_subsystem1_x58 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x57 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x18 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x18 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x18 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x18 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x18 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x18 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit14
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit14_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit14_x0;
architecture structural of rb_dmm_dpunit14_x0 is 
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice13_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x58 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net_x0,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice13_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice13_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice13_y_net,
    y => slice13_y_net_x0
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice13_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice13_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice13_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit2/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x58 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x58;
architecture structural of rb_dmm_subsystem_x58 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit2/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x19 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x19;
architecture structural of rb_dmm_reinterprete_x19 is 
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit2/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x19 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x19;
architecture structural of rb_dmm_reinterprete1_x19 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit2/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x19 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x19;
architecture structural of rb_dmm_reinterprete2_x19 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit2/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x19 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x19;
architecture structural of rb_dmm_reinterprete3_x19 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit2/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x19 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x19;
architecture structural of rb_dmm_reinterprete4_x19 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit2/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x19 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x19;
architecture structural of rb_dmm_reinterprete5_x19 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x59 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x59;
architecture structural of rb_dmm_subsystem1_x59 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal ce_net : std_logic;
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x58 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x19 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x19 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x19 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x19 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x19 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x19 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit2_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit2_x0;
architecture structural of rb_dmm_dpunit2_x0 is 
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal slice1_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice1_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x59 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net_x0,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net_x0
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit3/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x59 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x59;
architecture structural of rb_dmm_subsystem_x59 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit3/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x20 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x20;
architecture structural of rb_dmm_reinterprete_x20 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit3/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x20 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x20;
architecture structural of rb_dmm_reinterprete1_x20 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit3/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x20 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x20;
architecture structural of rb_dmm_reinterprete2_x20 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit3/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x20 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x20;
architecture structural of rb_dmm_reinterprete3_x20 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit3/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x20 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x20;
architecture structural of rb_dmm_reinterprete4_x20 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit3/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x20 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x20;
architecture structural of rb_dmm_reinterprete5_x20 is 
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit3/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x60 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x60;
architecture structural of rb_dmm_subsystem1_x60 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x59 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x20 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x20 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x20 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x20 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x20 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x20 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit3_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit3_x0;
architecture structural of rb_dmm_dpunit3_x0 is 
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice2_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x60 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net_x0
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit4/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x60 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x60;
architecture structural of rb_dmm_subsystem_x60 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit4/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x21 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x21;
architecture structural of rb_dmm_reinterprete_x21 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit4/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x21 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x21;
architecture structural of rb_dmm_reinterprete1_x21 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit4/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x21 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x21;
architecture structural of rb_dmm_reinterprete2_x21 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit4/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x21 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x21;
architecture structural of rb_dmm_reinterprete3_x21 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit4/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x21 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x21;
architecture structural of rb_dmm_reinterprete4_x21 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit4/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x21 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x21;
architecture structural of rb_dmm_reinterprete5_x21 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit4/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x61 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x61;
architecture structural of rb_dmm_subsystem1_x61 is 
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x60 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x21 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x21 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x21 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x21 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x21 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x21 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit4_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit4_x0;
architecture structural of rb_dmm_dpunit4_x0 is 
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice3_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x61 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net_x0
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit5/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x61 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x61;
architecture structural of rb_dmm_subsystem_x61 is 
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit5/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x22 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x22;
architecture structural of rb_dmm_reinterprete_x22 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit5/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x22 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x22;
architecture structural of rb_dmm_reinterprete1_x22 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit5/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x22 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x22;
architecture structural of rb_dmm_reinterprete2_x22 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit5/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x22 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x22;
architecture structural of rb_dmm_reinterprete3_x22 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit5/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x22 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x22;
architecture structural of rb_dmm_reinterprete4_x22 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit5/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x22 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x22;
architecture structural of rb_dmm_reinterprete5_x22 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit5/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x62 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x62;
architecture structural of rb_dmm_subsystem1_x62 is 
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x61 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x22 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x22 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x22 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x22 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x22 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x22 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit5_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit5_x0;
architecture structural of rb_dmm_dpunit5_x0 is 
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 210-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice4_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x62 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net_x0,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net_x0
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit6/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x62 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x62;
architecture structural of rb_dmm_subsystem_x62 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit6/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x23 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x23;
architecture structural of rb_dmm_reinterprete_x23 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit6/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x23 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x23;
architecture structural of rb_dmm_reinterprete1_x23 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit6/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x23 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x23;
architecture structural of rb_dmm_reinterprete2_x23 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit6/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x23 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x23;
architecture structural of rb_dmm_reinterprete3_x23 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit6/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x23 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x23;
architecture structural of rb_dmm_reinterprete4_x23 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit6/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x23 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x23;
architecture structural of rb_dmm_reinterprete5_x23 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit6/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x63 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x63;
architecture structural of rb_dmm_subsystem1_x63 is 
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x62 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x23 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x23 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x23 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x23 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x23 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x23 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit6_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit6_x0;
architecture structural of rb_dmm_dpunit6_x0 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice5_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net_x0 : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice5_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x63 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net_x0,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice5_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice5_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice5_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice5_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net_x0
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice5_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice5_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit7/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x63 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x63;
architecture structural of rb_dmm_subsystem_x63 is 
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit7/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x24 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x24;
architecture structural of rb_dmm_reinterprete_x24 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit7/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x24 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x24;
architecture structural of rb_dmm_reinterprete1_x24 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit7/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x24 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x24;
architecture structural of rb_dmm_reinterprete2_x24 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit7/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x24 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x24;
architecture structural of rb_dmm_reinterprete3_x24 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit7/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x24 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x24;
architecture structural of rb_dmm_reinterprete4_x24 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit7/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x24 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x24;
architecture structural of rb_dmm_reinterprete5_x24 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit7/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x64 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x64;
architecture structural of rb_dmm_subsystem1_x64 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x63 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x24 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x24 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x24 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x24 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x24 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x24 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit7
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit7_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit7_x0;
architecture structural of rb_dmm_dpunit7_x0 is 
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net_x0 : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice6_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x64 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net_x0,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice6_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice6_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice6_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice6_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice6_y_net,
    y => slice6_y_net_x0
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit8/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x64 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x64;
architecture structural of rb_dmm_subsystem_x64 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit8/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x25 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x25;
architecture structural of rb_dmm_reinterprete_x25 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit8/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x25 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x25;
architecture structural of rb_dmm_reinterprete1_x25 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit8/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x25 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x25;
architecture structural of rb_dmm_reinterprete2_x25 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit8/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x25 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x25;
architecture structural of rb_dmm_reinterprete3_x25 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit8/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x25 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x25;
architecture structural of rb_dmm_reinterprete4_x25 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit8/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x25 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x25;
architecture structural of rb_dmm_reinterprete5_x25 is 
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit8/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x65 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x65;
architecture structural of rb_dmm_subsystem1_x65 is 
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal clk_net : std_logic;
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x64 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x25 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x25 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x25 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x25 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x25 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x25 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit8
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit8_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit8_x0;
architecture structural of rb_dmm_dpunit8_x0 is 
  signal slice7_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice7_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x65 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net_x0,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice7_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice7_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice7_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice7_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice7_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice7_y_net,
    y => slice7_y_net_x0
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit9/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x65 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x65;
architecture structural of rb_dmm_subsystem_x65 is 
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit9/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x26 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x26;
architecture structural of rb_dmm_reinterprete_x26 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit9/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x26 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x26;
architecture structural of rb_dmm_reinterprete1_x26 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit9/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x26 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x26;
architecture structural of rb_dmm_reinterprete2_x26 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit9/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x26 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x26;
architecture structural of rb_dmm_reinterprete3_x26 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit9/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x26 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x26;
architecture structural of rb_dmm_reinterprete4_x26 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit9/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x26 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x26;
architecture structural of rb_dmm_reinterprete5_x26 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit9/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x66 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x66;
architecture structural of rb_dmm_subsystem1_x66 is 
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x65 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x26 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x26 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x26 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x26 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x26 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x26 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14/dpUnit9
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit9_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit9_x0;
architecture structural of rb_dmm_dpunit9_x0 is 
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal slice8_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice8_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x66 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice8_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice8_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice8_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice8_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice8_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice8_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1/rows1-14
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_rows1_14_x0 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    pmtx : in std_logic_vector( 2940-1 downto 0 );
    enable : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 504-1 downto 0 )
  );
end rb_dmm_rows1_14_x0;
architecture structural of rb_dmm_rows1_14_x0 is 
  signal ce_net : std_logic;
  signal concat_y_net_x11 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x10 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x9 : std_logic_vector( 36-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x8 : std_logic_vector( 36-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x7 : std_logic_vector( 36-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 504-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x12 : std_logic_vector( 36-1 downto 0 );
  signal slice9_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice10_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x6 : std_logic_vector( 36-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x5 : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat2_y_net_x0 : std_logic_vector( 2940-1 downto 0 );
  signal concat_y_net_x4 : std_logic_vector( 36-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x13 : std_logic_vector( 210-1 downto 0 );
  signal slice_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal slice8_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 210-1 downto 0 );
begin
  out1 <= concat2_y_net;
  concat_y_net_x13 <= z;
  concat2_y_net_x0 <= pmtx;
  delay_q_net <= enable;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dpunit1 : entity xil_defaultlib.rb_dmm_dpunit1_x0 
  port map (
    z => concat_y_net_x13,
    p => slice_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x12
  );
  dpunit10 : entity xil_defaultlib.rb_dmm_dpunit10_x0 
  port map (
    z => concat_y_net_x13,
    p => slice9_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x11
  );
  dpunit11 : entity xil_defaultlib.rb_dmm_dpunit11_x0 
  port map (
    z => concat_y_net_x13,
    p => slice10_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x10
  );
  dpunit12 : entity xil_defaultlib.rb_dmm_dpunit12_x0 
  port map (
    z => concat_y_net_x13,
    p => slice11_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x9
  );
  dpunit13 : entity xil_defaultlib.rb_dmm_dpunit13_x0 
  port map (
    z => concat_y_net_x13,
    p => slice12_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x8
  );
  dpunit14 : entity xil_defaultlib.rb_dmm_dpunit14_x0 
  port map (
    z => concat_y_net_x13,
    p => slice13_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x7
  );
  dpunit2 : entity xil_defaultlib.rb_dmm_dpunit2_x0 
  port map (
    z => concat_y_net_x13,
    p => slice1_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x6
  );
  dpunit3 : entity xil_defaultlib.rb_dmm_dpunit3_x0 
  port map (
    z => concat_y_net_x13,
    p => slice2_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x5
  );
  dpunit4 : entity xil_defaultlib.rb_dmm_dpunit4_x0 
  port map (
    z => concat_y_net_x13,
    p => slice3_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x4
  );
  dpunit5 : entity xil_defaultlib.rb_dmm_dpunit5_x0 
  port map (
    z => concat_y_net_x13,
    p => slice4_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x3
  );
  dpunit6 : entity xil_defaultlib.rb_dmm_dpunit6_x0 
  port map (
    z => concat_y_net_x13,
    p => slice5_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x2
  );
  dpunit7 : entity xil_defaultlib.rb_dmm_dpunit7_x0 
  port map (
    z => concat_y_net_x13,
    p => slice6_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x1
  );
  dpunit8 : entity xil_defaultlib.rb_dmm_dpunit8_x0 
  port map (
    z => concat_y_net_x13,
    p => slice7_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x0
  );
  dpunit9 : entity xil_defaultlib.rb_dmm_dpunit9_x0 
  port map (
    z => concat_y_net_x13,
    p => slice8_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net
  );
  concat2 : entity xil_defaultlib.sysgen_concat_29f1ed0142 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x12,
    in1 => concat_y_net_x6,
    in2 => concat_y_net_x5,
    in3 => concat_y_net_x4,
    in4 => concat_y_net_x3,
    in5 => concat_y_net_x2,
    in6 => concat_y_net_x1,
    in7 => concat_y_net_x0,
    in8 => concat_y_net,
    in9 => concat_y_net_x11,
    in10 => concat_y_net_x10,
    in11 => concat_y_net_x9,
    in12 => concat_y_net_x8,
    in13 => concat_y_net_x7,
    y => concat2_y_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 2730,
    new_msb => 2939,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 2520,
    new_msb => 2729,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice1_y_net
  );
  slice10 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 630,
    new_msb => 839,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice10_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 420,
    new_msb => 629,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 419,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 209,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice13_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 2310,
    new_msb => 2519,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 2100,
    new_msb => 2309,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1890,
    new_msb => 2099,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1680,
    new_msb => 1889,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1470,
    new_msb => 1679,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1260,
    new_msb => 1469,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice7_y_net
  );
  slice8 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1050,
    new_msb => 1259,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice8_y_net
  );
  slice9 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 840,
    new_msb => 1049,
    x_width => 2940,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice9_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_pxz1 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    mtx : in std_logic_vector( 2940-1 downto 0 );
    en_pxz : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pxz_vect : out std_logic_vector( 504-1 downto 0 )
  );
end rb_dmm_pxz1;
architecture structural of rb_dmm_pxz1 is 
  signal concat2_y_net : std_logic_vector( 504-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat2_y_net_x0 : std_logic_vector( 2940-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
begin
  pxz_vect <= concat2_y_net;
  concat_y_net <= z;
  concat2_y_net_x0 <= mtx;
  delay_q_net <= en_pxz;
  clk_net <= clk_1;
  ce_net <= ce_1;
  rows1_14 : entity xil_defaultlib.rb_dmm_rows1_14_x0 
  port map (
    z => concat_y_net,
    pmtx => concat2_y_net_x0,
    enable => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => concat2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit1/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x66 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x66;
architecture structural of rb_dmm_subsystem_x66 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit1/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x27 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x27;
architecture structural of rb_dmm_reinterprete_x27 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit1/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x27 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x27;
architecture structural of rb_dmm_reinterprete1_x27 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit1/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x27 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x27;
architecture structural of rb_dmm_reinterprete2_x27 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit1/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x27 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x27;
architecture structural of rb_dmm_reinterprete3_x27 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit1/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x27 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x27;
architecture structural of rb_dmm_reinterprete4_x27 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit1/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x27 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x27;
architecture structural of rb_dmm_reinterprete5_x27 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x67 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x67;
architecture structural of rb_dmm_subsystem1_x67 is 
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x66 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x27 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x27 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x27 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x27 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x27 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x27 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit1_x1 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit1_x1;
architecture structural of rb_dmm_dpunit1_x1 is 
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_y_net : std_logic_vector( 210-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x67 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net_x0,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net_x0
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit2/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x67 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x67;
architecture structural of rb_dmm_subsystem_x67 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit2/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x28 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x28;
architecture structural of rb_dmm_reinterprete_x28 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit2/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x28 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x28;
architecture structural of rb_dmm_reinterprete1_x28 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit2/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x28 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x28;
architecture structural of rb_dmm_reinterprete2_x28 is 
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit2/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x28 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x28;
architecture structural of rb_dmm_reinterprete3_x28 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit2/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x28 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x28;
architecture structural of rb_dmm_reinterprete4_x28 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit2/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x28 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x28;
architecture structural of rb_dmm_reinterprete5_x28 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x68 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x68;
architecture structural of rb_dmm_subsystem1_x68 is 
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x67 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x28 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x28 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x28 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x28 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x28 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x28 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit2_x1 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit2_x1;
architecture structural of rb_dmm_dpunit2_x1 is 
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal slice1_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice1_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x68 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net_x0,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net_x0
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit3/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x68 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x68;
architecture structural of rb_dmm_subsystem_x68 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit3/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x29 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x29;
architecture structural of rb_dmm_reinterprete_x29 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit3/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x29 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x29;
architecture structural of rb_dmm_reinterprete1_x29 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit3/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x29 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x29;
architecture structural of rb_dmm_reinterprete2_x29 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit3/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x29 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x29;
architecture structural of rb_dmm_reinterprete3_x29 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit3/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x29 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x29;
architecture structural of rb_dmm_reinterprete4_x29 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit3/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x29 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x29;
architecture structural of rb_dmm_reinterprete5_x29 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit3/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x69 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x69;
architecture structural of rb_dmm_subsystem1_x69 is 
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal ce_net : std_logic;
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x68 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x29 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x29 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x29 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x29 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x29 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x29 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit3_x1 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit3_x1;
architecture structural of rb_dmm_dpunit3_x1 is 
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice2_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x69 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net_x0
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit4/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x69 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x69;
architecture structural of rb_dmm_subsystem_x69 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit4/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x30 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x30;
architecture structural of rb_dmm_reinterprete_x30 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit4/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x30 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x30;
architecture structural of rb_dmm_reinterprete1_x30 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit4/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x30 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x30;
architecture structural of rb_dmm_reinterprete2_x30 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit4/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x30 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x30;
architecture structural of rb_dmm_reinterprete3_x30 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit4/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x30 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x30;
architecture structural of rb_dmm_reinterprete4_x30 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit4/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x30 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x30;
architecture structural of rb_dmm_reinterprete5_x30 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit4/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x70 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x70;
architecture structural of rb_dmm_subsystem1_x70 is 
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal clk_net : std_logic;
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x69 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x30 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x30 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x30 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x30 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x30 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x30 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14/dpUnit4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit4_x1 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit4_x1;
architecture structural of rb_dmm_dpunit4_x1 is 
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 210-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice3_y_net <= p;
  delay_q_net_x0 <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x70 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net_x0,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net_x0
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net_x0
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2/rows1-14
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_rows1_14_x1 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    pmtx : in std_logic_vector( 840-1 downto 0 );
    enable : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 144-1 downto 0 )
  );
end rb_dmm_rows1_14_x1;
architecture structural of rb_dmm_rows1_14_x1 is 
  signal clk_net : std_logic;
  signal concat_y_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat2_y_net_x0 : std_logic_vector( 840-1 downto 0 );
  signal slice_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 144-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 210-1 downto 0 );
  signal ce_net : std_logic;
begin
  out1 <= concat2_y_net;
  concat_y_net <= z;
  concat2_y_net_x0 <= pmtx;
  delay_q_net <= enable;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dpunit1 : entity xil_defaultlib.rb_dmm_dpunit1_x1 
  port map (
    z => concat_y_net,
    p => slice_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x3
  );
  dpunit2 : entity xil_defaultlib.rb_dmm_dpunit2_x1 
  port map (
    z => concat_y_net,
    p => slice1_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x2
  );
  dpunit3 : entity xil_defaultlib.rb_dmm_dpunit3_x1 
  port map (
    z => concat_y_net,
    p => slice2_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x1
  );
  dpunit4 : entity xil_defaultlib.rb_dmm_dpunit4_x1 
  port map (
    z => concat_y_net,
    p => slice3_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x0
  );
  concat2 : entity xil_defaultlib.sysgen_concat_d71c34f30a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x3,
    in1 => concat_y_net_x2,
    in2 => concat_y_net_x1,
    in3 => concat_y_net_x0,
    y => concat2_y_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 630,
    new_msb => 839,
    x_width => 840,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 420,
    new_msb => 629,
    x_width => 840,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 419,
    x_width => 840,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 209,
    x_width => 840,
    y_width => 210
  )
  port map (
    x => concat2_y_net_x0,
    y => slice3_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC/pxz2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_pxz2 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    mtx : in std_logic_vector( 840-1 downto 0 );
    en_pxz : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    pxz_vect : out std_logic_vector( 144-1 downto 0 )
  );
end rb_dmm_pxz2;
architecture structural of rb_dmm_pxz2 is 
  signal concat2_y_net_x0 : std_logic_vector( 840-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 144-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
begin
  pxz_vect <= concat2_y_net;
  concat_y_net <= z;
  concat2_y_net_x0 <= mtx;
  delay_q_net <= en_pxz;
  clk_net <= clk_1;
  ce_net <= ce_1;
  rows1_14 : entity xil_defaultlib.rb_dmm_rows1_14_x1 
  port map (
    z => concat_y_net,
    pmtx => concat2_y_net_x0,
    enable => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => concat2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/DMM_IBC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dmm_ibc is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    en : in std_logic_vector( 1-1 downto 0 );
    en_p : in std_logic_vector( 1-1 downto 0 );
    gate_s1 : in std_logic_vector( 1-1 downto 0 );
    gate_s2 : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sigma : out std_logic_vector( 4-1 downto 0 )
  );
end rb_dmm_dmm_ibc;
architecture structural of rb_dmm_dmm_ibc is 
  signal concat_y_net_x3 : std_logic_vector( 210-1 downto 0 );
  signal concat2_y_net_x2 : std_logic_vector( 504-1 downto 0 );
  signal concat2_y_net_x3 : std_logic_vector( 504-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal register3_q_net : std_logic_vector( 4-1 downto 0 );
  signal concat2_y_net : std_logic_vector( 2940-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net_x1 : std_logic_vector( 2940-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net_x4 : std_logic_vector( 144-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 4-1 downto 0 );
  signal register2_q_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal concat1_y_net : std_logic_vector( 1152-1 downto 0 );
  signal clk_net : std_logic;
  signal rom_data_net : std_logic_vector( 1-1 downto 0 );
  signal concat2_y_net_x0 : std_logic_vector( 840-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 4-1 downto 0 );
  signal register1_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 4-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net : std_logic_vector( 2-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 4-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 1-1 downto 0 );
  signal mux_y_net : std_logic_vector( 4-1 downto 0 );
begin
  sigma <= register3_q_net;
  concat_y_net_x3 <= z;
  rom_data_net <= en;
  rom1_data_net <= en_p;
  logical1_y_net <= gate_s1;
  relational4_op_net <= gate_s2;
  clk_net <= clk_1;
  ce_net <= ce_1;
  p_mtxrom : entity xil_defaultlib.rb_dmm_p_mtxrom 
  port map (
    addr => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    rows1_14 => concat2_y_net,
    rows15_28 => concat2_y_net_x1,
    rows29_32 => concat2_y_net_x0
  );
  fdmm_00 : entity xil_defaultlib.rb_dmm_fdmm_00 
  port map (
    pvalues => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    comb => reinterpret_output_port_net
  );
  fdmm_01 : entity xil_defaultlib.rb_dmm_fdmm_01 
  port map (
    pvalues => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    comb => concat_y_net_x0
  );
  fdmm_10 : entity xil_defaultlib.rb_dmm_fdmm_10 
  port map (
    pvalues => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    comb => concat_y_net_x1
  );
  fdmm_11 : entity xil_defaultlib.rb_dmm_fdmm_11 
  port map (
    pvalues => concat1_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    comb => concat_y_net_x2
  );
  pxz : entity xil_defaultlib.rb_dmm_pxz 
  port map (
    z => concat_y_net_x3,
    mtx => concat2_y_net,
    en_pxz => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    pxz_vect => concat2_y_net_x2
  );
  pxz1 : entity xil_defaultlib.rb_dmm_pxz1 
  port map (
    z => concat_y_net_x3,
    mtx => concat2_y_net_x1,
    en_pxz => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    pxz_vect => concat2_y_net_x3
  );
  pxz2 : entity xil_defaultlib.rb_dmm_pxz2 
  port map (
    z => concat_y_net_x3,
    mtx => concat2_y_net_x0,
    en_pxz => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    pxz_vect => concat2_y_net_x4
  );
  concat : entity xil_defaultlib.sysgen_concat_89cd9f1b2a 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register1_q_net,
    in1 => register2_q_net,
    y => concat_y_net
  );
  concat1 : entity xil_defaultlib.sysgen_concat_035e32fc23 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat2_y_net_x2,
    in1 => concat2_y_net_x3,
    in2 => concat2_y_net_x4,
    y => concat1_y_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => rom1_data_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mux : entity xil_defaultlib.sysgen_mux_79f6cfc455 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    sel => concat_y_net,
    d0 => reinterpret_output_port_net,
    d1 => concat_y_net_x0,
    d2 => concat_y_net_x1,
    d3 => concat_y_net_x2,
    y => mux_y_net
  );
  register1 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => logical1_y_net,
    en => rom_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register1_q_net
  );
  register2 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    rst => "0",
    d => relational4_op_net,
    en => rom_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register3 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 4,
    init_value => b"0000"
  )
  port map (
    rst => "0",
    d => mux_y_net,
    en => slice7_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register3_q_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1116,
    new_msb => 1151,
    x_width => 1152,
    y_width => 36
  )
  port map (
    x => concat1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice6_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/ROM_W/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x70 is
  port (
    addr : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem_x70;
architecture structural of rb_dmm_subsystem_x70 is 
  signal register3_q_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  register3_q_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_168ab9_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_8feffe_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_10828c_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_1786a2_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_3118b2_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_66d613_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/ROM_W/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x71 is
  port (
    addr : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem1_x71;
architecture structural of rb_dmm_subsystem1_x71 is 
  signal clk_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal register3_q_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  register3_q_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_ebd39b_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_eacddb_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_f901c7_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_1ca806_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_ffd77b_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_59a40c_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/ROM_W/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x35 is
  port (
    addr : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem2_x35;
architecture structural of rb_dmm_subsystem2_x35 is 
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal register3_q_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  register3_q_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_b9b759_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_10a0fe_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_5c8908_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_f56bf7_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_588e11_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_726917_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/ROM_W/Subsystem3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem3_x18 is
  port (
    addr : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem3_x18;
architecture structural of rb_dmm_subsystem3_x18 is 
  signal clk_net : std_logic;
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal register3_q_net : std_logic_vector( 4-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  register3_q_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_42fb24_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_345ac9_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_491c0d_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_977125_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_1e23c0_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_077f37_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/ROM_W/Subsystem4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem4_x1 is
  port (
    addr : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out_x0 : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_subsystem4_x1;
architecture structural of rb_dmm_subsystem4_x1 is 
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal register3_q_net : std_logic_vector( 4-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom6_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom5_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom2_data_net : std_logic_vector( 35-1 downto 0 );
  signal rom3_data_net : std_logic_vector( 35-1 downto 0 );
begin
  out_x0 <= concat_y_net;
  register3_q_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  concat : entity xil_defaultlib.sysgen_concat_515e1695e1 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret_output_port_net,
    in1 => reinterpret1_output_port_net,
    in2 => reinterpret2_output_port_net,
    in3 => reinterpret3_output_port_net,
    in4 => reinterpret4_output_port_net,
    in5 => reinterpret5_output_port_net,
    y => concat_y_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_deea4b_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom2 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_3217b4_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom2_data_net
  );
  rom3 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_189ccf_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom3_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_828600_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
  rom5 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_99cc6f_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom5_data_net
  );
  rom6 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 4,
    c_width => 35,
    latency => 1,
    mem_init_file => "xpm_fba9b2_vivado.mem",
    mem_size => 560,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => register3_q_net,
    clk => clk_net,
    ce => ce_net,
    data => rom6_data_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom1_data_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom2_data_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom3_data_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom4_data_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom5_data_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => rom6_data_net,
    output_port => reinterpret5_output_port_net
  );
end structural;
-- Generated from Simulink block RB_DMM/ROM_W
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_rom_w is
  port (
    addr : in std_logic_vector( 4-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    row_s_enries : out std_logic_vector( 1050-1 downto 0 )
  );
end rb_dmm_rom_w;
architecture structural of rb_dmm_rom_w is 
  signal register3_q_net : std_logic_vector( 4-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x4 : std_logic_vector( 1050-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net_x1 : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net : std_logic_vector( 210-1 downto 0 );
begin
  row_s_enries <= concat_y_net_x4;
  register3_q_net <= addr;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x70 
  port map (
    addr => register3_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x3
  );
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x71 
  port map (
    addr => register3_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x2
  );
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x35 
  port map (
    addr => register3_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x1
  );
  subsystem3 : entity xil_defaultlib.rb_dmm_subsystem3_x18 
  port map (
    addr => register3_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net_x0
  );
  subsystem4 : entity xil_defaultlib.rb_dmm_subsystem4_x1 
  port map (
    addr => register3_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out_x0 => concat_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_4246b2a2f5 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x3,
    in1 => concat_y_net_x2,
    in2 => concat_y_net_x1,
    in3 => concat_y_net_x0,
    in4 => concat_y_net,
    y => concat_y_net_x4
  );
end structural;
-- Generated from Simulink block RB_DMM/Subsystem/Subsystem2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem2_x36 is
  port (
    out1 : out std_logic_vector( 48-1 downto 0 )
  );
end rb_dmm_subsystem2_x36;
architecture structural of rb_dmm_subsystem2_x36 is 
  signal constant_op_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= constant_op_net;
  constant_x0 : entity xil_defaultlib.sysgen_constant_f6da735255 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
end structural;
-- Generated from Simulink block RB_DMM/Subsystem/Subsystem5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem5_x1 is
  port (
    out1 : out std_logic_vector( 48-1 downto 0 )
  );
end rb_dmm_subsystem5_x1;
architecture structural of rb_dmm_subsystem5_x1 is 
  signal constant_op_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= constant_op_net;
  constant_x0 : entity xil_defaultlib.sysgen_constant_f6da735255 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
end structural;
-- Generated from Simulink block RB_DMM/Subsystem/Subsystem6
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem6_x1 is
  port (
    out1 : out std_logic_vector( 48-1 downto 0 )
  );
end rb_dmm_subsystem6_x1;
architecture structural of rb_dmm_subsystem6_x1 is 
  signal constant_op_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= constant_op_net;
  constant_x0 : entity xil_defaultlib.sysgen_constant_f6da735255 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
end structural;
-- Generated from Simulink block RB_DMM/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x71 is
  port (
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    sg1 : out std_logic_vector( 1-1 downto 0 );
    sg2 : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_subsystem_x71;
architecture structural of rb_dmm_subsystem_x71 is 
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant_op_net_x1 : std_logic_vector( 48-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal constant_op_net : std_logic_vector( 48-1 downto 0 );
  signal constant_op_net_x0 : std_logic_vector( 48-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 1-1 downto 0 );
  signal constant8_op_net : std_logic_vector( 1-1 downto 0 );
  signal inverter4_op_net : std_logic_vector( 1-1 downto 0 );
  signal register6_q_net : std_logic_vector( 48-1 downto 0 );
  signal constant1_op_net : std_logic_vector( 1-1 downto 0 );
  signal constant7_op_net : std_logic_vector( 48-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal addsub6_s_net : std_logic_vector( 48-1 downto 0 );
  signal constant6_op_net : std_logic_vector( 1-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 48-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 48-1 downto 0 );
  signal inverter3_op_net : std_logic_vector( 1-1 downto 0 );
  signal register5_q_net : std_logic_vector( 48-1 downto 0 );
  signal register2_q_net : std_logic_vector( 48-1 downto 0 );
begin
  sg1 <= logical1_y_net;
  sg2 <= relational4_op_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem2 : entity xil_defaultlib.rb_dmm_subsystem2_x36 
  port map (
    out1 => constant_op_net
  );
  subsystem5 : entity xil_defaultlib.rb_dmm_subsystem5_x1 
  port map (
    out1 => constant_op_net_x0
  );
  subsystem6 : entity xil_defaultlib.rb_dmm_subsystem6_x1 
  port map (
    out1 => constant_op_net_x1
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 48,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 48,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 49,
    core_name0 => "rb_dmm_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 49,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => register2_q_net,
    b => constant_op_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 48,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 48,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 49,
    core_name0 => "rb_dmm_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 49,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => register5_q_net,
    b => constant_op_net_x0,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  addsub6 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlUnsigned,
    a_bin_pt => 0,
    a_width => 48,
    b_arith => xlUnsigned,
    b_bin_pt => 0,
    b_width => 48,
    c_has_c_out => 0,
    c_latency => 0,
    c_output_width => 49,
    core_name0 => "rb_dmm_c_addsub_v12_0_i3",
    extra_registers => 0,
    full_s_arith => 1,
    full_s_width => 49,
    latency => 0,
    overflow => 1,
    quantization => 1,
    s_arith => xlUnsigned,
    s_bin_pt => 0,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => register6_q_net,
    b => constant_op_net_x1,
    clk => clk_net,
    ce => ce_net,
    s => addsub6_s_net
  );
  constant1 : entity xil_defaultlib.sysgen_constant_64590b0978 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant1_op_net
  );
  constant6 : entity xil_defaultlib.sysgen_constant_64590b0978 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant6_op_net
  );
  constant7 : entity xil_defaultlib.sysgen_constant_c154a2649e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant7_op_net
  );
  constant8 : entity xil_defaultlib.sysgen_constant_64590b0978 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant8_op_net
  );
  inverter3 : entity xil_defaultlib.sysgen_inverter_146e999270 
  port map (
    clr => '0',
    ip => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter3_op_net
  );
  inverter4 : entity xil_defaultlib.sysgen_inverter_146e999270 
  port map (
    clr => '0',
    ip => slice4_y_net,
    clk => clk_net,
    ce => ce_net,
    op => inverter4_op_net
  );
  logical1 : entity xil_defaultlib.sysgen_logical_475c2c230a 
  port map (
    clr => '0',
    d0 => inverter3_op_net,
    d1 => inverter4_op_net,
    clk => clk_net,
    ce => ce_net,
    y => logical1_y_net
  );
  register2 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 48,
    init_value => b"000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    d => addsub2_s_net,
    rst => constant6_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register2_q_net
  );
  register5 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 48,
    init_value => b"111100100010110100001110010101100000010000011001"
  )
  port map (
    en => "1",
    d => addsub5_s_net,
    rst => constant1_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register5_q_net
  );
  register6 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 48,
    init_value => b"000000000000000000000000000000000000000000000000"
  )
  port map (
    en => "1",
    d => addsub6_s_net,
    rst => constant8_op_net,
    clk => clk_net,
    ce => ce_net,
    q => register6_q_net
  );
  relational4 : entity xil_defaultlib.sysgen_relational_af9fbfb350 
  port map (
    clr => '0',
    a => register2_q_net,
    b => constant7_op_net,
    clk => clk_net,
    ce => ce_net,
    op => relational4_op_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 47,
    new_msb => 47,
    x_width => 48,
    y_width => 1
  )
  port map (
    x => register5_q_net,
    y => slice2_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 47,
    new_msb => 47,
    x_width => 48,
    y_width => 1
  )
  port map (
    x => register6_q_net,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/Z_SRC/Subsystem1/state_1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_state_1_x0 is
  port (
    in1 : in std_logic_vector( 180-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_state_1_x0;
architecture structural of rb_dmm_state_1_x0 is 
  signal concat_y_net : std_logic_vector( 180-1 downto 0 );
  signal clk_net : std_logic;
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice_y_net : std_logic_vector( 36-1 downto 0 );
  signal ce_net : std_logic;
  signal register14_q_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= register14_q_net;
  concat_y_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register14 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice1_y_net,
    en => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register14_q_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 108,
    new_msb => 143,
    x_width => 180,
    y_width => 36
  )
  port map (
    x => concat_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/Z_SRC/Subsystem1/state_12
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_state_12 is
  port (
    in1 : in std_logic_vector( 180-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_state_12;
architecture structural of rb_dmm_state_12 is 
  signal register14_q_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 180-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
begin
  out1 <= register14_q_net;
  concat_y_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register14 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice1_y_net,
    en => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register14_q_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 144,
    new_msb => 179,
    x_width => 180,
    y_width => 36
  )
  port map (
    x => concat_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/Z_SRC/Subsystem1/state_2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_state_2 is
  port (
    in1 : in std_logic_vector( 180-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_state_2;
architecture structural of rb_dmm_state_2 is 
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal register14_q_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal slice_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net : std_logic_vector( 180-1 downto 0 );
begin
  out1 <= register14_q_net;
  concat_y_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register14 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice1_y_net,
    en => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register14_q_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 72,
    new_msb => 107,
    x_width => 180,
    y_width => 36
  )
  port map (
    x => concat_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/Z_SRC/Subsystem1/state_3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_state_3 is
  port (
    in1 : in std_logic_vector( 180-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_state_3;
architecture structural of rb_dmm_state_3 is 
  signal register14_q_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal slice_y_net : std_logic_vector( 36-1 downto 0 );
  signal ce_net : std_logic;
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 180-1 downto 0 );
begin
  out1 <= register14_q_net;
  concat_y_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register14 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice1_y_net,
    en => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register14_q_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 36,
    new_msb => 71,
    x_width => 180,
    y_width => 36
  )
  port map (
    x => concat_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/Z_SRC/Subsystem1/state_4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_state_4 is
  port (
    in1 : in std_logic_vector( 180-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_state_4;
architecture structural of rb_dmm_state_4 is 
  signal register14_q_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 36-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 180-1 downto 0 );
begin
  out1 <= register14_q_net;
  concat_y_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register14 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice1_y_net,
    en => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register14_q_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 35,
    x_width => 180,
    y_width => 36
  )
  port map (
    x => concat_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/Z_SRC/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x72 is
  port (
    state : in std_logic_vector( 180-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    states : out std_logic_vector( 175-1 downto 0 )
  );
end rb_dmm_subsystem1_x72;
architecture structural of rb_dmm_subsystem1_x72 is 
  signal concat_y_net_x0 : std_logic_vector( 175-1 downto 0 );
  signal register14_q_net_x2 : std_logic_vector( 35-1 downto 0 );
  signal register14_q_net_x1 : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 180-1 downto 0 );
  signal register14_q_net_x3 : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal register14_q_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal register14_q_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
begin
  states <= concat_y_net_x0;
  concat_y_net <= state;
  clk_net <= clk_1;
  ce_net <= ce_1;
  state_1 : entity xil_defaultlib.rb_dmm_state_1_x0 
  port map (
    in1 => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => register14_q_net_x3
  );
  state_12 : entity xil_defaultlib.rb_dmm_state_12 
  port map (
    in1 => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => register14_q_net_x2
  );
  state_2 : entity xil_defaultlib.rb_dmm_state_2 
  port map (
    in1 => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => register14_q_net_x1
  );
  state_3 : entity xil_defaultlib.rb_dmm_state_3 
  port map (
    in1 => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => register14_q_net_x0
  );
  state_4 : entity xil_defaultlib.rb_dmm_state_4 
  port map (
    in1 => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => register14_q_net
  );
  concat : entity xil_defaultlib.sysgen_concat_ca6a831fd4 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register14_q_net_x2,
    in1 => register14_q_net_x3,
    in2 => register14_q_net_x1,
    in3 => register14_q_net_x0,
    in4 => register14_q_net,
    y => concat_y_net_x0
  );
end structural;
-- Generated from Simulink block RB_DMM/Z_SRC
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_z_src is
  port (
    state : in std_logic_vector( 180-1 downto 0 );
    vdc : in std_logic_vector( 35-1 downto 0 );
    enable : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    z : out std_logic_vector( 210-1 downto 0 )
  );
end rb_dmm_z_src;
architecture structural of rb_dmm_z_src is 
  signal concat_y_net_x1 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 175-1 downto 0 );
  signal rom_data_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 180-1 downto 0 );
  signal register_q_net : std_logic_vector( 35-1 downto 0 );
begin
  z <= concat_y_net_x1;
  concat_y_net <= state;
  reinterpret_output_port_net <= vdc;
  rom_data_net <= enable;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x72 
  port map (
    state => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    states => concat_y_net_x0
  );
  concat : entity xil_defaultlib.sysgen_concat_7e23ac16ea 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => register_q_net,
    in1 => concat_y_net_x0,
    y => concat_y_net_x1
  );
  register_x0 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => reinterpret_output_port_net,
    en => rom_data_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
end structural;
-- Generated from Simulink block RB_DMM/control1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_control1 is
  port (
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    enz : out std_logic_vector( 1-1 downto 0 );
    we_w : out std_logic_vector( 1-1 downto 0 );
    we_p : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_control1;
architecture structural of rb_dmm_control1 is 
  signal rom_data_net : std_logic_vector( 1-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal clk_net : std_logic;
  signal rom4_data_net : std_logic_vector( 1-1 downto 0 );
  signal counter_op_net : std_logic_vector( 6-1 downto 0 );
begin
  enz <= rom_data_net;
  we_w <= rom4_data_net;
  we_p <= rom1_data_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  counter : entity xil_defaultlib.rb_dmm_xlcounter_limit 
  generic map (
    cnt_15_0 => 31,
    cnt_31_16 => 0,
    cnt_47_32 => 0,
    cnt_63_48 => 0,
    core_name0 => "rb_dmm_c_counter_binary_v12_0_i0",
    count_limited => 1,
    op_arith => xlUnsigned,
    op_width => 6
  )
  port map (
    en => "1",
    rst => "0",
    clr => '0',
    clk => clk_net,
    ce => ce_net,
    op => counter_op_net
  );
  rom : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 1,
    latency => 1,
    mem_init_file => "xpm_cf1baa_vivado.mem",
    mem_size => 64,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom_data_net
  );
  rom1 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 1,
    latency => 1,
    mem_init_file => "xpm_9a7b7a_vivado.mem",
    mem_size => 64,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom1_data_net
  );
  rom4 : entity xil_defaultlib.rb_dmm_xlsprom 
  generic map (
    c_address_width => 6,
    c_width => 1,
    latency => 1,
    mem_init_file => "xpm_9a7b7a_vivado.mem",
    mem_size => 64,
    mem_type => "block",
    read_reset_val => "0"
  )
  port map (
    en => "1",
    rst => "0",
    addr => counter_op_net,
    clk => clk_net,
    ce => ce_net,
    data => rom4_data_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit1/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x72 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x72;
architecture structural of rb_dmm_subsystem_x72 is 
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit1/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x31 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x31;
architecture structural of rb_dmm_reinterprete_x31 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit1/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x31 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x31;
architecture structural of rb_dmm_reinterprete1_x31 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit1/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x31 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x31;
architecture structural of rb_dmm_reinterprete2_x31 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit1/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x31 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x31;
architecture structural of rb_dmm_reinterprete3_x31 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit1/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x31 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x31;
architecture structural of rb_dmm_reinterprete4_x31 is 
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit1/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x31 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x31;
architecture structural of rb_dmm_reinterprete5_x31 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit1/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x73 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x73;
architecture structural of rb_dmm_subsystem1_x73 is 
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal clk_net : std_logic;
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x72 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x31 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x31 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x31 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x31 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x31 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x31 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit1_x2 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit1_x2;
architecture structural of rb_dmm_dpunit1_x2 is 
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice1_y_net <= p;
  delay_q_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x73 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net_x0
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net_x0
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net_x0,
    output_port => reinterpret1_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net_x0
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice1_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit14/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x73 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x73;
architecture structural of rb_dmm_subsystem_x73 is 
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit14/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x32 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x32;
architecture structural of rb_dmm_reinterprete_x32 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit14/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x32 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x32;
architecture structural of rb_dmm_reinterprete1_x32 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit14/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x32 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x32;
architecture structural of rb_dmm_reinterprete2_x32 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit14/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x32 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x32;
architecture structural of rb_dmm_reinterprete3_x32 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit14/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x32 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x32;
architecture structural of rb_dmm_reinterprete4_x32 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit14/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x32 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x32;
architecture structural of rb_dmm_reinterprete5_x32 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit14/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x74 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x74;
architecture structural of rb_dmm_subsystem1_x74 is 
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x73 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x32 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x32 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x32 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x32 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x32 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x32 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit14
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit14_x1 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit14_x1;
architecture structural of rb_dmm_dpunit14_x1 is 
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal slice_y_net : std_logic_vector( 210-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice_y_net <= p;
  delay_q_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x74 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net_x0
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net_x0
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net_x0,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net_x0
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit2/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x74 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x74;
architecture structural of rb_dmm_subsystem_x74 is 
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit2/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x33 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x33;
architecture structural of rb_dmm_reinterprete_x33 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit2/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x33 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x33;
architecture structural of rb_dmm_reinterprete1_x33 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit2/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x33 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x33;
architecture structural of rb_dmm_reinterprete2_x33 is 
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit2/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x33 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x33;
architecture structural of rb_dmm_reinterprete3_x33 is 
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit2/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x33 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x33;
architecture structural of rb_dmm_reinterprete4_x33 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit2/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x33 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x33;
architecture structural of rb_dmm_reinterprete5_x33 is 
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit2/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x75 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x75;
architecture structural of rb_dmm_subsystem1_x75 is 
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x74 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x33 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x33 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x33 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x33 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x33 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x33 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit2_x2 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit2_x2;
architecture structural of rb_dmm_dpunit2_x2 is 
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice2_y_net <= p;
  delay_q_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x75 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net_x0
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net_x0
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net_x0,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net_x0
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice2_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit3/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x75 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x75;
architecture structural of rb_dmm_subsystem_x75 is 
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit3/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x34 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x34;
architecture structural of rb_dmm_reinterprete_x34 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit3/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x34 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x34;
architecture structural of rb_dmm_reinterprete1_x34 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit3/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x34 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x34;
architecture structural of rb_dmm_reinterprete2_x34 is 
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit3/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x34 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x34;
architecture structural of rb_dmm_reinterprete3_x34 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit3/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x34 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x34;
architecture structural of rb_dmm_reinterprete4_x34 is 
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit3/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x34 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x34;
architecture structural of rb_dmm_reinterprete5_x34 is 
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit3/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x76 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x76;
architecture structural of rb_dmm_subsystem1_x76 is 
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x75 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x34 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x34 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x34 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x34 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x34 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x34 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit3_x2 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit3_x2;
architecture structural of rb_dmm_dpunit3_x2 is 
  signal slice3_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net_x0 : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice3_y_net <= p;
  delay_q_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x76 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net_x0
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net_x0
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net_x0,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net_x0
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice3_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit4/Subsystem1/Subsystem
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem_x76 is
  port (
    in1 : in std_logic_vector( 48-1 downto 0 );
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem_x76;
architecture structural of rb_dmm_subsystem_x76 is 
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  addsub3_s_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_d94e629cb6 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => addsub3_s_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 7,
    new_msb => 41,
    x_width => 48,
    y_width => 35
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit4/Subsystem1/reinterprete
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete_x35 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete_x35;
architecture structural of rb_dmm_reinterprete_x35 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult1_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult1_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit4/Subsystem1/reinterprete1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete1_x35 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete1_x35;
architecture structural of rb_dmm_reinterprete1_x35 is 
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult2_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult2_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit4/Subsystem1/reinterprete2
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete2_x35 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete2_x35;
architecture structural of rb_dmm_reinterprete2_x35 is 
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult3_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult3_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit4/Subsystem1/reinterprete3
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete3_x35 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete3_x35;
architecture structural of rb_dmm_reinterprete3_x35 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit4/Subsystem1/reinterprete4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete4_x35 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete4_x35;
architecture structural of rb_dmm_reinterprete4_x35 is 
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult5_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult5_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit4/Subsystem1/reinterprete5
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_reinterprete5_x35 is
  port (
    in1 : in std_logic_vector( 70-1 downto 0 );
    out1 : out std_logic_vector( 45-1 downto 0 )
  );
end rb_dmm_reinterprete5_x35;
architecture structural of rb_dmm_reinterprete5_x35 is 
  signal reinterpret1_output_port_net : std_logic_vector( 45-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal slice_y_net : std_logic_vector( 45-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 70-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net;
  mult4_p_net <= in1;
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_5941b36f90 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => mult4_p_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_028bb62b95 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 25,
    new_msb => 69,
    x_width => 70,
    y_width => 45
  )
  port map (
    x => reinterpret_output_port_net,
    y => slice_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit4/Subsystem1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_subsystem1_x77 is
  port (
    v1 : in std_logic_vector( 35-1 downto 0 );
    v2 : in std_logic_vector( 35-1 downto 0 );
    v3 : in std_logic_vector( 35-1 downto 0 );
    v4 : in std_logic_vector( 35-1 downto 0 );
    v5 : in std_logic_vector( 35-1 downto 0 );
    v6 : in std_logic_vector( 35-1 downto 0 );
    m1 : in std_logic_vector( 35-1 downto 0 );
    m2 : in std_logic_vector( 35-1 downto 0 );
    m3 : in std_logic_vector( 35-1 downto 0 );
    m4 : in std_logic_vector( 35-1 downto 0 );
    m5 : in std_logic_vector( 35-1 downto 0 );
    m6 : in std_logic_vector( 35-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    out1 : out std_logic_vector( 35-1 downto 0 )
  );
end rb_dmm_subsystem1_x77;
architecture structural of rb_dmm_subsystem1_x77 is 
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net_x1 : std_logic_vector( 45-1 downto 0 );
  signal mult3_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult5_p_net : std_logic_vector( 70-1 downto 0 );
  signal clk_net : std_logic;
  signal reinterpret1_output_port_net_x3 : std_logic_vector( 45-1 downto 0 );
  signal addsub_s_net : std_logic_vector( 46-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x6 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult1_p_net : std_logic_vector( 70-1 downto 0 );
  signal mult_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal addsub3_s_net : std_logic_vector( 48-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal mult4_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal mult2_p_net : std_logic_vector( 70-1 downto 0 );
  signal reinterpret1_output_port_net_x2 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x4 : std_logic_vector( 45-1 downto 0 );
  signal reinterpret1_output_port_net_x5 : std_logic_vector( 45-1 downto 0 );
  signal addsub5_s_net : std_logic_vector( 47-1 downto 0 );
  signal addsub2_s_net : std_logic_vector( 46-1 downto 0 );
  signal addsub1_s_net : std_logic_vector( 46-1 downto 0 );
  signal delay_q_net : std_logic_vector( 46-1 downto 0 );
begin
  out1 <= reinterpret1_output_port_net_x0;
  reinterpret_output_port_net <= v1;
  reinterpret1_output_port_net <= v2;
  reinterpret2_output_port_net <= v3;
  reinterpret3_output_port_net <= v4;
  reinterpret4_output_port_net <= v5;
  reinterpret5_output_port_net <= v6;
  reinterpret11_output_port_net <= m1;
  reinterpret12_output_port_net <= m2;
  reinterpret13_output_port_net <= m3;
  reinterpret14_output_port_net <= m4;
  reinterpret6_output_port_net <= m5;
  reinterpret7_output_port_net <= m6;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x76 
  port map (
    in1 => addsub3_s_net,
    out1 => reinterpret1_output_port_net_x0
  );
  reinterprete : entity xil_defaultlib.rb_dmm_reinterprete_x35 
  port map (
    in1 => mult1_p_net,
    out1 => reinterpret1_output_port_net_x1
  );
  reinterprete1 : entity xil_defaultlib.rb_dmm_reinterprete1_x35 
  port map (
    in1 => mult2_p_net,
    out1 => reinterpret1_output_port_net_x2
  );
  reinterprete2 : entity xil_defaultlib.rb_dmm_reinterprete2_x35 
  port map (
    in1 => mult3_p_net,
    out1 => reinterpret1_output_port_net_x3
  );
  reinterprete3 : entity xil_defaultlib.rb_dmm_reinterprete3_x35 
  port map (
    in1 => mult_p_net,
    out1 => reinterpret1_output_port_net_x4
  );
  reinterprete4 : entity xil_defaultlib.rb_dmm_reinterprete4_x35 
  port map (
    in1 => mult5_p_net,
    out1 => reinterpret1_output_port_net_x5
  );
  reinterprete5 : entity xil_defaultlib.rb_dmm_reinterprete5_x35 
  port map (
    in1 => mult4_p_net,
    out1 => reinterpret1_output_port_net_x6
  );
  addsub : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x1,
    b => reinterpret1_output_port_net_x2,
    clk => clk_net,
    ce => ce_net,
    s => addsub_s_net
  );
  addsub1 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x3,
    b => reinterpret1_output_port_net_x4,
    clk => clk_net,
    ce => ce_net,
    s => addsub1_s_net
  );
  addsub2 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 45,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 45,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 46,
    core_name0 => "rb_dmm_c_addsub_v12_0_i0",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 46,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 46
  )
  port map (
    clr => '0',
    en => "1",
    a => reinterpret1_output_port_net_x5,
    b => reinterpret1_output_port_net_x6,
    clk => clk_net,
    ce => ce_net,
    s => addsub2_s_net
  );
  addsub3 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 47,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 48,
    core_name0 => "rb_dmm_c_addsub_v12_0_i1",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 48,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 48
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub5_s_net,
    b => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub3_s_net
  );
  addsub5 : entity xil_defaultlib.rb_dmm_xladdsub 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 39,
    a_width => 46,
    b_arith => xlSigned,
    b_bin_pt => 39,
    b_width => 46,
    c_has_c_out => 0,
    c_latency => 1,
    c_output_width => 47,
    core_name0 => "rb_dmm_c_addsub_v12_0_i2",
    extra_registers => 0,
    full_s_arith => 2,
    full_s_width => 47,
    latency => 1,
    overflow => 1,
    quantization => 1,
    s_arith => xlSigned,
    s_bin_pt => 39,
    s_width => 47
  )
  port map (
    clr => '0',
    en => "1",
    a => addsub_s_net,
    b => addsub1_s_net,
    clk => clk_net,
    ce => ce_net,
    s => addsub5_s_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 46
  )
  port map (
    en => '1',
    rst => '0',
    d => addsub2_s_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  mult : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret3_output_port_net,
    b => reinterpret14_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult_p_net
  );
  mult1 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret_output_port_net,
    b => reinterpret11_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult1_p_net
  );
  mult2 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret1_output_port_net,
    b => reinterpret12_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult2_p_net
  );
  mult3 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret2_output_port_net,
    b => reinterpret13_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult3_p_net
  );
  mult4 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret5_output_port_net,
    b => reinterpret7_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult4_p_net
  );
  mult5 : entity xil_defaultlib.rb_dmm_xlmult 
  generic map (
    a_arith => xlSigned,
    a_bin_pt => 32,
    a_width => 35,
    b_arith => xlSigned,
    b_bin_pt => 32,
    b_width => 35,
    c_a_type => 0,
    c_a_width => 35,
    c_b_type => 0,
    c_b_width => 35,
    c_baat => 35,
    c_output_width => 70,
    c_type => 0,
    core_name0 => "rb_dmm_mult_gen_v12_0_i0",
    extra_registers => 0,
    multsign => 2,
    overflow => 1,
    p_arith => xlSigned,
    p_bin_pt => 64,
    p_width => 70,
    quantization => 1
  )
  port map (
    clr => '0',
    core_clr => '1',
    en => "1",
    rst => "0",
    a => reinterpret4_output_port_net,
    b => reinterpret6_output_port_net,
    clk => clk_net,
    ce => ce_net,
    core_clk => clk_net,
    core_ce => ce_net,
    p => mult5_p_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit/dpUnit4
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit4_x2 is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    p : in std_logic_vector( 210-1 downto 0 );
    we : in std_logic_vector( 1-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 36-1 downto 0 )
  );
end rb_dmm_dpunit4_x2;
architecture structural of rb_dmm_dpunit4_x2 is 
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret3_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret4_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal ce_net : std_logic;
  signal reinterpret1_output_port_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal reinterpret5_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret11_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret6_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret2_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret13_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret12_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret14_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret7_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 210-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice14_y_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret22_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal delay_q_net_x0 : std_logic_vector( 1-1 downto 0 );
  signal slice13_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice11_y_net : std_logic_vector( 35-1 downto 0 );
  signal convert1_dout_net : std_logic_vector( 1-1 downto 0 );
  signal slice12_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice6_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice7_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice4_y_net_x0 : std_logic_vector( 35-1 downto 0 );
  signal slice5_y_net : std_logic_vector( 35-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 35-1 downto 0 );
begin
  x <= concat_y_net;
  concat_y_net_x0 <= z;
  slice4_y_net <= p;
  delay_q_net <= we;
  clk_net <= clk_1;
  ce_net <= ce_1;
  subsystem1 : entity xil_defaultlib.rb_dmm_subsystem1_x77 
  port map (
    v1 => reinterpret_output_port_net,
    v2 => reinterpret1_output_port_net,
    v3 => reinterpret2_output_port_net,
    v4 => reinterpret3_output_port_net,
    v5 => reinterpret4_output_port_net,
    v6 => reinterpret5_output_port_net,
    m1 => reinterpret11_output_port_net,
    m2 => reinterpret12_output_port_net,
    m3 => reinterpret13_output_port_net,
    m4 => reinterpret14_output_port_net,
    m5 => reinterpret6_output_port_net,
    m6 => reinterpret7_output_port_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    out1 => reinterpret1_output_port_net_x0
  );
  concat : entity xil_defaultlib.sysgen_concat_1005a68108 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => reinterpret22_output_port_net,
    in1 => convert1_dout_net,
    y => concat_y_net
  );
  convert1 : entity xil_defaultlib.rb_dmm_xlconvert 
  generic map (
    bool_conversion => 0,
    din_arith => 1,
    din_bin_pt => 0,
    din_width => 1,
    dout_arith => 1,
    dout_bin_pt => 0,
    dout_width => 1,
    latency => 0,
    overflow => xlWrap,
    quantization => xlTruncate
  )
  port map (
    clr => '0',
    en => "1",
    din => delay_q_net_x0,
    clk => clk_net,
    ce => ce_net,
    dout => convert1_dout_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 7,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net_x0
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice_y_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice1_y_net,
    output_port => reinterpret1_output_port_net
  );
  reinterpret11 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice11_y_net,
    output_port => reinterpret11_output_port_net
  );
  reinterpret12 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice12_y_net,
    output_port => reinterpret12_output_port_net
  );
  reinterpret13 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice13_y_net,
    output_port => reinterpret13_output_port_net
  );
  reinterpret14 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice14_y_net,
    output_port => reinterpret14_output_port_net
  );
  reinterpret2 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice2_y_net,
    output_port => reinterpret2_output_port_net
  );
  reinterpret22 : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => reinterpret1_output_port_net_x0,
    output_port => reinterpret22_output_port_net
  );
  reinterpret3 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice3_y_net,
    output_port => reinterpret3_output_port_net
  );
  reinterpret4 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice4_y_net_x0,
    output_port => reinterpret4_output_port_net
  );
  reinterpret5 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice5_y_net,
    output_port => reinterpret5_output_port_net
  );
  reinterpret6 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice6_y_net,
    output_port => reinterpret6_output_port_net
  );
  reinterpret7 : entity xil_defaultlib.sysgen_reinterpret_61624b282e 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => slice7_y_net,
    output_port => reinterpret7_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice1_y_net
  );
  slice11 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 175,
    new_msb => 209,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice11_y_net
  );
  slice12 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 140,
    new_msb => 174,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice12_y_net
  );
  slice13 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice13_y_net
  );
  slice14 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice14_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 105,
    new_msb => 139,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 70,
    new_msb => 104,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice4_y_net_x0
  );
  slice5 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => concat_y_net_x0,
    y => slice5_y_net
  );
  slice6 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 35,
    new_msb => 69,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice6_y_net
  );
  slice7 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 34,
    x_width => 210,
    y_width => 35
  )
  port map (
    x => slice4_y_net,
    y => slice7_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/dpUnit
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_dpunit is
  port (
    z : in std_logic_vector( 210-1 downto 0 );
    enable : in std_logic_vector( 1-1 downto 0 );
    w : in std_logic_vector( 1050-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    x : out std_logic_vector( 180-1 downto 0 )
  );
end rb_dmm_dpunit;
architecture structural of rb_dmm_dpunit is 
  signal concat_y_net_x4 : std_logic_vector( 180-1 downto 0 );
  signal concat_y_net_x5 : std_logic_vector( 210-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x3 : std_logic_vector( 36-1 downto 0 );
  signal ce_net : std_logic;
  signal concat_y_net_x6 : std_logic_vector( 1050-1 downto 0 );
  signal slice_y_net : std_logic_vector( 210-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 36-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 36-1 downto 0 );
  signal slice3_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 210-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 210-1 downto 0 );
  signal concat_y_net_x2 : std_logic_vector( 36-1 downto 0 );
  signal slice4_y_net : std_logic_vector( 210-1 downto 0 );
begin
  x <= concat_y_net_x4;
  concat_y_net_x5 <= z;
  delay_q_net <= enable;
  concat_y_net_x6 <= w;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dpunit1 : entity xil_defaultlib.rb_dmm_dpunit1_x2 
  port map (
    z => concat_y_net_x5,
    p => slice1_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x1
  );
  dpunit14 : entity xil_defaultlib.rb_dmm_dpunit14_x1 
  port map (
    z => concat_y_net_x5,
    p => slice_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x2
  );
  dpunit2 : entity xil_defaultlib.rb_dmm_dpunit2_x2 
  port map (
    z => concat_y_net_x5,
    p => slice2_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x3
  );
  dpunit3 : entity xil_defaultlib.rb_dmm_dpunit3_x2 
  port map (
    z => concat_y_net_x5,
    p => slice3_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net_x0
  );
  dpunit4 : entity xil_defaultlib.rb_dmm_dpunit4_x2 
  port map (
    z => concat_y_net_x5,
    p => slice4_y_net,
    we => delay_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net
  );
  concat : entity xil_defaultlib.sysgen_concat_c3dcdb5b4c 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => concat_y_net_x2,
    in1 => concat_y_net_x1,
    in2 => concat_y_net_x3,
    in3 => concat_y_net_x0,
    in4 => concat_y_net,
    y => concat_y_net_x4
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 840,
    new_msb => 1049,
    x_width => 1050,
    y_width => 210
  )
  port map (
    x => concat_y_net_x6,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 630,
    new_msb => 839,
    x_width => 1050,
    y_width => 210
  )
  port map (
    x => concat_y_net_x6,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 420,
    new_msb => 629,
    x_width => 1050,
    y_width => 210
  )
  port map (
    x => concat_y_net_x6,
    y => slice2_y_net
  );
  slice3 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 210,
    new_msb => 419,
    x_width => 1050,
    y_width => 210
  )
  port map (
    x => concat_y_net_x6,
    y => slice3_y_net
  );
  slice4 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 209,
    x_width => 1050,
    y_width => 210
  )
  port map (
    x => concat_y_net_x6,
    y => slice4_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM/state_1
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_state_1 is
  port (
    in1 : in std_logic_vector( 180-1 downto 0 );
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    ir : out std_logic_vector( 35-1 downto 0 );
    enable_ir : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_state_1;
architecture structural of rb_dmm_state_1 is 
  signal concat_y_net : std_logic_vector( 180-1 downto 0 );
  signal slice_y_net : std_logic_vector( 36-1 downto 0 );
  signal clk_net : std_logic;
  signal ce_net : std_logic;
  signal register14_q_net : std_logic_vector( 35-1 downto 0 );
  signal slice2_y_net : std_logic_vector( 1-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 35-1 downto 0 );
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
begin
  ir <= register14_q_net;
  enable_ir <= register_q_net;
  concat_y_net <= in1;
  clk_net <= clk_1;
  ce_net <= ce_1;
  register_x0 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 1,
    init_value => b"0"
  )
  port map (
    en => "1",
    rst => "0",
    d => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register_q_net
  );
  register14 : entity xil_defaultlib.rb_dmm_xlregister 
  generic map (
    d_width => 35,
    init_value => b"00000000000000000000000000000000000"
  )
  port map (
    rst => "0",
    d => slice1_y_net,
    en => slice2_y_net,
    clk => clk_net,
    ce => ce_net,
    q => register14_q_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 108,
    new_msb => 143,
    x_width => 180,
    y_width => 36
  )
  port map (
    x => concat_y_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 1,
    new_msb => 35,
    x_width => 36,
    y_width => 35
  )
  port map (
    x => slice_y_net,
    y => slice1_y_net
  );
  slice2 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 0,
    new_msb => 0,
    x_width => 36,
    y_width => 1
  )
  port map (
    x => slice_y_net,
    y => slice2_y_net
  );
end structural;
-- Generated from Simulink block RB_DMM_struct
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_struct is
  port (
    clk_1 : in std_logic;
    ce_1 : in std_logic;
    second_case_out : out std_logic_vector( 16-1 downto 0 );
    second_case_enable : out std_logic_vector( 1-1 downto 0 )
  );
end rb_dmm_struct;
architecture structural of rb_dmm_struct is 
  signal constant_op_net : std_logic_vector( 35-1 downto 0 );
  signal reinterpret1_output_port_net : std_logic_vector( 16-1 downto 0 );
  signal ce_net : std_logic;
  signal register_q_net : std_logic_vector( 1-1 downto 0 );
  signal clk_net : std_logic;
  signal concat_y_net_x2 : std_logic_vector( 1050-1 downto 0 );
  signal relational4_op_net : std_logic_vector( 1-1 downto 0 );
  signal delay1_q_net : std_logic_vector( 1-1 downto 0 );
  signal logical1_y_net : std_logic_vector( 1-1 downto 0 );
  signal delay_q_net : std_logic_vector( 1-1 downto 0 );
  signal rom_data_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net : std_logic_vector( 180-1 downto 0 );
  signal register3_q_net : std_logic_vector( 4-1 downto 0 );
  signal slice_y_net : std_logic_vector( 1-1 downto 0 );
  signal concat_y_net_x0 : std_logic_vector( 210-1 downto 0 );
  signal rom4_data_net : std_logic_vector( 1-1 downto 0 );
  signal register14_q_net : std_logic_vector( 35-1 downto 0 );
  signal concat_y_net_x1 : std_logic_vector( 16-1 downto 0 );
  signal rom1_data_net : std_logic_vector( 1-1 downto 0 );
  signal reinterpret_output_port_net : std_logic_vector( 35-1 downto 0 );
  signal slice1_y_net : std_logic_vector( 15-1 downto 0 );
begin
  second_case_out <= reinterpret1_output_port_net;
  second_case_enable <= register_q_net;
  clk_net <= clk_1;
  ce_net <= ce_1;
  dmm_ibc : entity xil_defaultlib.rb_dmm_dmm_ibc 
  port map (
    z => concat_y_net_x0,
    en => rom_data_net,
    en_p => rom1_data_net,
    gate_s1 => logical1_y_net,
    gate_s2 => relational4_op_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    sigma => register3_q_net
  );
  rom_w : entity xil_defaultlib.rb_dmm_rom_w 
  port map (
    addr => register3_q_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    row_s_enries => concat_y_net_x2
  );
  subsystem : entity xil_defaultlib.rb_dmm_subsystem_x71 
  port map (
    clk_1 => clk_net,
    ce_1 => ce_net,
    sg1 => logical1_y_net,
    sg2 => relational4_op_net
  );
  z_src : entity xil_defaultlib.rb_dmm_z_src 
  port map (
    state => concat_y_net,
    vdc => reinterpret_output_port_net,
    enable => rom_data_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    z => concat_y_net_x0
  );
  control1 : entity xil_defaultlib.rb_dmm_control1 
  port map (
    clk_1 => clk_net,
    ce_1 => ce_net,
    enz => rom_data_net,
    we_w => rom4_data_net,
    we_p => rom1_data_net
  );
  dpunit : entity xil_defaultlib.rb_dmm_dpunit 
  port map (
    z => concat_y_net_x0,
    enable => delay_q_net,
    w => concat_y_net_x2,
    clk_1 => clk_net,
    ce_1 => ce_net,
    x => concat_y_net
  );
  state_1 : entity xil_defaultlib.rb_dmm_state_1 
  port map (
    in1 => concat_y_net,
    clk_1 => clk_net,
    ce_1 => ce_net,
    ir => register14_q_net,
    enable_ir => register_q_net
  );
  concat : entity xil_defaultlib.sysgen_concat_1438bfed2b 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    in0 => slice_y_net,
    in1 => slice1_y_net,
    y => concat_y_net_x1
  );
  constant_x0 : entity xil_defaultlib.sysgen_constant_c536b37c5f 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    op => constant_op_net
  );
  delay : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 1,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => delay1_q_net,
    clk => clk_net,
    ce => ce_net,
    q => delay_q_net
  );
  delay1 : entity xil_defaultlib.rb_dmm_xldelay 
  generic map (
    latency => 9,
    reg_retiming => 0,
    reset => 0,
    width => 1
  )
  port map (
    en => '1',
    rst => '0',
    d => rom4_data_net,
    clk => clk_net,
    ce => ce_net,
    q => delay1_q_net
  );
  reinterpret : entity xil_defaultlib.sysgen_reinterpret_8f8a2de8a0 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => constant_op_net,
    output_port => reinterpret_output_port_net
  );
  reinterpret1 : entity xil_defaultlib.sysgen_reinterpret_df8a3afb94 
  port map (
    clk => '0',
    ce => '0',
    clr => '0',
    input_port => concat_y_net_x1,
    output_port => reinterpret1_output_port_net
  );
  slice : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 34,
    new_msb => 34,
    x_width => 35,
    y_width => 1
  )
  port map (
    x => register14_q_net,
    y => slice_y_net
  );
  slice1 : entity xil_defaultlib.rb_dmm_xlslice 
  generic map (
    new_lsb => 17,
    new_msb => 31,
    x_width => 35,
    y_width => 15
  )
  port map (
    x => register14_q_net,
    y => slice1_y_net
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm_default_clock_driver is
  port (
    rb_dmm_sysclk : in std_logic;
    rb_dmm_sysce : in std_logic;
    rb_dmm_sysclr : in std_logic;
    rb_dmm_clk1 : out std_logic;
    rb_dmm_ce1 : out std_logic
  );
end rb_dmm_default_clock_driver;
architecture structural of rb_dmm_default_clock_driver is 
begin
  clockdriver : entity xil_defaultlib.xlclockdriver 
  generic map (
    period => 1,
    log_2_period => 1
  )
  port map (
    sysclk => rb_dmm_sysclk,
    sysce => rb_dmm_sysce,
    sysclr => rb_dmm_sysclr,
    clk => rb_dmm_clk1,
    ce => rb_dmm_ce1
  );
end structural;
-- Generated from Simulink block 
library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;
entity rb_dmm is
  port (
    clk : in std_logic;
    second_case_out : out std_logic_vector( 16-1 downto 0 );
    second_case_enable : out std_logic
  );
end rb_dmm;
architecture structural of rb_dmm is 
  attribute core_generation_info : string;
  attribute core_generation_info of structural : architecture is "rb_dmm,sysgen_core_2020_1,{,compilation=IP Catalog,block_icon_display=Default,family=zynq,part=xc7z045,speed=-2,package=ffg900,synthesis_language=vhdl,hdl_library=xil_defaultlib,synthesis_strategy=Vivado Synthesis Defaults,implementation_strategy=Vivado Implementation Defaults,testbench=0,interface_doc=0,ce_clr=0,clock_period=3.125,system_simulink_period=3.125e-09,waveform_viewer=0,axilite_interface=0,ip_catalog_plugin=0,hwcosim_burst_mode=0,simulation_time=0.03,addsub=188,concat=90,constant=84,convert=37,counter=1,delay=77,inv=62,logical=41,mult=222,mux=37,register=14,reinterpret=1224,relational=1,slice=1012,sprom=225,}";
  signal ce_1_net : std_logic;
  signal clk_1_net : std_logic;
begin
  rb_dmm_default_clock_driver : entity xil_defaultlib.rb_dmm_default_clock_driver 
  port map (
    rb_dmm_sysclk => clk,
    rb_dmm_sysce => '1',
    rb_dmm_sysclr => '0',
    rb_dmm_clk1 => clk_1_net,
    rb_dmm_ce1 => ce_1_net
  );
  rb_dmm_struct : entity xil_defaultlib.rb_dmm_struct 
  port map (
    clk_1 => clk_1_net,
    ce_1 => ce_1_net,
    second_case_out => second_case_out,
    second_case_enable(0) => second_case_enable
  );
end structural;
