<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SystemZRegisterInfo.h source code [llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::SystemZRegisterInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>SystemZ</a>/<a href='SystemZRegisterInfo.h.html'>SystemZRegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SystemZRegisterInfo.h - SystemZ register information ----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZREGISTERINFO_H">LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZREGISTERINFO_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZREGISTERINFO_H" data-ref="_M/LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZREGISTERINFO_H">LLVM_LIB_TARGET_SYSTEMZ_SYSTEMZREGISTERINFO_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="SystemZ.h.html">"SystemZ.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_HEADER" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</dfn></u></td></tr>
<tr><th id="16">16</th><td><u>#include <span class='error' title="&apos;SystemZGenRegisterInfo.inc&apos; file not found">"SystemZGenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" id="llvm::LiveIntervals">LiveIntervals</a>;</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">SystemZ</span> {</td></tr>
<tr><th id="23">23</th><td><i>// Return the subreg to use for referring to the even and odd registers</i></td></tr>
<tr><th id="24">24</th><td><i>// in a GR128 pair.  Is32Bit says whether we want a GR32 or GR64.</i></td></tr>
<tr><th id="25">25</th><td><b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm7SystemZ7even128Eb" title='llvm::SystemZ::even128' data-ref="_ZN4llvm7SystemZ7even128Eb">even128</dfn>(<em>bool</em> <dfn class="local col5 decl" id="25Is32bit" title='Is32bit' data-type='bool' data-ref="25Is32bit">Is32bit</dfn>) {</td></tr>
<tr><th id="26">26</th><td>  <b>return</b> Is32bit ? subreg_hl32 : subreg_h64;</td></tr>
<tr><th id="27">27</th><td>}</td></tr>
<tr><th id="28">28</th><td><b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm7SystemZ6odd128Eb" title='llvm::SystemZ::odd128' data-ref="_ZN4llvm7SystemZ6odd128Eb">odd128</dfn>(<em>bool</em> <dfn class="local col6 decl" id="26Is32bit" title='Is32bit' data-type='bool' data-ref="26Is32bit">Is32bit</dfn>) {</td></tr>
<tr><th id="29">29</th><td>  <b>return</b> Is32bit ? subreg_l32 : subreg_l64;</td></tr>
<tr><th id="30">30</th><td>}</td></tr>
<tr><th id="31">31</th><td>} <i>// end namespace SystemZ</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>struct</b> <dfn class="type def" id="llvm::SystemZRegisterInfo" title='llvm::SystemZRegisterInfo' data-ref="llvm::SystemZRegisterInfo">SystemZRegisterInfo</dfn> : <b>public</b> SystemZGenRegisterInfo {</td></tr>
<tr><th id="34">34</th><td><b>public</b>:</td></tr>
<tr><th id="35">35</th><td>  <dfn class="decl" id="_ZN4llvm19SystemZRegisterInfoC1Ev" title='llvm::SystemZRegisterInfo::SystemZRegisterInfo' data-ref="_ZN4llvm19SystemZRegisterInfoC1Ev">SystemZRegisterInfo</dfn>();</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <i class="doc">/// getPointerRegClass - Return the register class to use to hold pointers.</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">  /// This is currently only used by LOAD_STACK_GUARD, which requires a non-%r0</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">  /// register, hence ADDR64.</i></td></tr>
<tr><th id="40">40</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="41">41</th><td>  <dfn class="decl def" id="_ZNK4llvm19SystemZRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::SystemZRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm19SystemZRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="27MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="27MF">MF</dfn>,</td></tr>
<tr><th id="42">42</th><td>                     <em>unsigned</em> <dfn class="local col8 decl" id="28Kind" title='Kind' data-type='unsigned int' data-ref="28Kind">Kind</dfn>=<var>0</var>) <em>const</em> override {</td></tr>
<tr><th id="43">43</th><td>    <b>return</b> &amp;SystemZ::ADDR64BitRegClass;</td></tr>
<tr><th id="44">44</th><td>  }</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <i class="doc">/// getCrossCopyRegClass - Returns a legal register class to copy a register</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">  /// in the specified class to or from. Returns NULL if it is possible to copy</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">  /// between a two registers of the specified class.</i></td></tr>
<tr><th id="49">49</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="50">50</th><td>  <dfn class="decl" id="_ZNK4llvm19SystemZRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::SystemZRegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm19SystemZRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="29RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="29RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19SystemZRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" title='llvm::SystemZRegisterInfo::getRegAllocationHints' data-ref="_ZNK4llvm19SystemZRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE">getRegAllocationHints</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="30VirtReg" title='VirtReg' data-type='unsigned int' data-ref="30VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="53">53</th><td>                             <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col1 decl" id="31Order" title='Order' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="31Order">Order</dfn>,</td></tr>
<tr><th id="54">54</th><td>                             <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; &amp;<dfn class="local col2 decl" id="32Hints" title='Hints' data-type='SmallVectorImpl&lt;MCPhysReg&gt; &amp;' data-ref="32Hints">Hints</dfn>,</td></tr>
<tr><th id="55">55</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="33MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="33MF">MF</dfn>,</td></tr>
<tr><th id="56">56</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col4 decl" id="34VRM" title='VRM' data-type='const llvm::VirtRegMap *' data-ref="34VRM">VRM</dfn>,</td></tr>
<tr><th id="57">57</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a> *<dfn class="local col5 decl" id="35Matrix" title='Matrix' data-type='const llvm::LiveRegMatrix *' data-ref="35Matrix">Matrix</dfn>) <em>const</em> override;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <i>// Override TargetRegisterInfo.h.</i></td></tr>
<tr><th id="60">60</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19SystemZRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::SystemZRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm19SystemZRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="36MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="36MF">MF</dfn>) <em>const</em> override {</td></tr>
<tr><th id="61">61</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="62">62</th><td>  }</td></tr>
<tr><th id="63">63</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19SystemZRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::SystemZRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm19SystemZRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="37MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="37MF">MF</dfn>) <em>const</em> override {</td></tr>
<tr><th id="64">64</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19SystemZRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE" title='llvm::SystemZRegisterInfo::trackLivenessAfterRegAlloc' data-ref="_ZNK4llvm19SystemZRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE">trackLivenessAfterRegAlloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="38MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="38MF">MF</dfn>) <em>const</em> override {</td></tr>
<tr><th id="67">67</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="68">68</th><td>  }</td></tr>
<tr><th id="69">69</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="_ZNK4llvm19SystemZRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::SystemZRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19SystemZRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="39MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="39MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="70">70</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm19SystemZRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::SystemZRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm19SystemZRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="40MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="40MF">MF</dfn>,</td></tr>
<tr><th id="71">71</th><td>                                       <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="41CC" title='CC' data-type='CallingConv::ID' data-ref="41CC">CC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZNK4llvm19SystemZRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::SystemZRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19SystemZRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="42MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="42MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="73">73</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19SystemZRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::SystemZRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm19SystemZRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="43MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="43MI">MI</dfn>,</td></tr>
<tr><th id="74">74</th><td>                           <em>int</em> <dfn class="local col4 decl" id="44SPAdj" title='SPAdj' data-type='int' data-ref="44SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="45FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="45FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="75">75</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col6 decl" id="46RS" title='RS' data-type='llvm::RegScavenger *' data-ref="46RS">RS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i class="doc">/// SrcRC and DstRC will be morphed into NewRC if this returns true.</i></td></tr>
<tr><th id="78">78</th><td> <em>bool</em> <dfn class="decl" id="_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::SystemZRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="47MI" title='MI' data-type='llvm::MachineInstr *' data-ref="47MI">MI</dfn>,</td></tr>
<tr><th id="79">79</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="48SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="48SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="80">80</th><td>                      <em>unsigned</em> <dfn class="local col9 decl" id="49SubReg" title='SubReg' data-type='unsigned int' data-ref="49SubReg">SubReg</dfn>,</td></tr>
<tr><th id="81">81</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="50DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="50DstRC">DstRC</dfn>,</td></tr>
<tr><th id="82">82</th><td>                      <em>unsigned</em> <dfn class="local col1 decl" id="51DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="51DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="83">83</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="52NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="52NewRC">NewRC</dfn>,</td></tr>
<tr><th id="84">84</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col3 decl" id="53LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="53LIS">LIS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19SystemZRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::SystemZRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19SystemZRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="54MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="54MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="87">87</th><td>};</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#<span data-ppcond="9">endif</span></u></td></tr>
<tr><th id="92">92</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='SystemZAsmPrinter.cpp.html'>llvm/llvm/lib/Target/SystemZ/SystemZAsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
