{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662677337462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662677337475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 08 17:48:57 2022 " "Processing started: Thu Sep 08 17:48:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662677337475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677337475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2-2 -c Lab2-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2-2 -c Lab2-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677337475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662677338380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662677338380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/testbench_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/testbench_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../testbench_8.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/testbench_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../Synchronizers.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350549 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "../Synchronizers.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350549 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "../Synchronizers.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/router.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "../Router.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "../Register_unit.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/reg_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/reg_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_4 " "Found entity 1: reg_4" {  } { { "../Reg_4.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Reg_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../Processor.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Processor.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "../HexDriver.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1662677350593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../HexDriver.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../Control.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/Control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/compute.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/dante/desktop/professional/school/classes/ece 385/385-fa2022/lab2/compute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "../compute.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/compute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "reg_8.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit_8 " "Found entity 1: register_unit_8" {  } { { "register_unit_8.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/register_unit_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_8 " "Found entity 1: Processor_8" {  } { { "Processor_8.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/Processor_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_8 " "Found entity 1: control_8" {  } { { "control_8.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/control_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662677350632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677350632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor_8 " "Elaborating entity \"Processor_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662677350719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit_8 register_unit_8:reg_unit " "Elaborating entity \"register_unit_8\" for hierarchy \"register_unit_8:reg_unit\"" {  } { { "Processor_8.sv" "reg_unit" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/Processor_8.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662677350727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 register_unit_8:reg_unit\|reg_8:reg_A " "Elaborating entity \"reg_8\" for hierarchy \"register_unit_8:reg_unit\|reg_8:reg_A\"" {  } { { "register_unit_8.sv" "reg_A" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/register_unit_8.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662677350729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute compute:compute_unit " "Elaborating entity \"compute\" for hierarchy \"compute:compute_unit\"" {  } { { "Processor_8.sv" "compute_unit" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/Processor_8.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662677350737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router:router " "Elaborating entity \"router\" for hierarchy \"router:router\"" {  } { { "Processor_8.sv" "router" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/Processor_8.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662677350743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_8 control_8:control_unit " "Elaborating entity \"control_8\" for hierarchy \"control_8:control_unit\"" {  } { { "Processor_8.sv" "control_unit" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/Processor_8.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662677350743 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_8.sv(41) " "Verilog HDL Case Statement information at control_8.sv(41): all case item expressions in this case statement are onehot" {  } { { "control_8.sv" "" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/control_8.sv" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1662677350749 "|Processor_8|control_8:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexAL " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexAL\"" {  } { { "Processor_8.sv" "HexAL" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/Processor_8.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662677350754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "Processor_8.sv" "button_sync\[0\]" { Text "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/Processor_8.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662677350764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662677351334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662677351683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/output_files/Lab2-2.map.smsg " "Generated suppressed messages file C:/Users/dante/Desktop/Professional/School/Classes/ECE 385/385-FA2022/Lab2/2.2/output_files/Lab2-2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677351737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662677351923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662677351923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662677351992 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662677351992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662677351992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662677351992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662677352015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 08 17:49:12 2022 " "Processing ended: Thu Sep 08 17:49:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662677352015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662677352015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662677352015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662677352015 ""}
