WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1251704 cumulative IPC: 3.995 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1251704 cumulative IPC: 3.995 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 5862182 heartbeat IPC: 1.706 cumulative IPC: 1.084 (Simulation time: 00 hr 02 min 50 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 4610479 cumulative IPC: 1.084 (Simulation time: 00 hr 02 min 50 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 4610479 cumulative IPC: 1.084 (Simulation time: 00 hr 02 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_1039B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.084 instructions: 5000000 cycles: 4610479
CPU 0 Branch Prediction Accuracy: 97.61% MPKI: 0.0346 Average ROB Occupancy at Mispredict: 178.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.034
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:      39797 HIT:       5548 MISS:      34249
LLC LOAD         ACCESS:      25877 HIT:          2 MISS:      25875
LLC RFO          ACCESS:       6989 HIT:          0 MISS:       6989
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5556 HIT:       5531 MISS:         25
LLC TRANSLATION  ACCESS:       1375 HIT:         15 MISS:       1360
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 550.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1188024 HIT:    1093126 MISS:      94898
cpu0_DTLB LOAD         ACCESS:    1188024 HIT:    1093126 MISS:      94898
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 21.18 cycles
cpu0_ITLB TOTAL        ACCESS:     745715 HIT:     745707 MISS:          8
cpu0_ITLB LOAD         ACCESS:     745715 HIT:     745707 MISS:          8
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 168.5 cycles
cpu0_L1D TOTAL        ACCESS:    1815603 HIT:    1706204 MISS:     109399
cpu0_L1D LOAD         ACCESS:    1224722 HIT:    1161510 MISS:      63212
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     546178 HIT:     523112 MISS:      23066
cpu0_L1D TRANSLATION  ACCESS:      44703 HIT:      21582 MISS:      23121
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 174.9 cycles
cpu0_L1I TOTAL        ACCESS:     971810 HIT:     971746 MISS:         64
cpu0_L1I LOAD         ACCESS:     971810 HIT:     971746 MISS:         64
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 265 cycles
cpu0_L2C TOTAL        ACCESS:      91274 HIT:      56987 MISS:      34287
cpu0_L2C LOAD         ACCESS:      53287 HIT:      27410 MISS:      25877
cpu0_L2C RFO          ACCESS:       7390 HIT:        400 MISS:       6990
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       7510 HIT:       7465 MISS:         45
cpu0_L2C TRANSLATION  ACCESS:      23087 HIT:      21712 MISS:       1375
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 571.2 cycles
cpu0_STLB TOTAL        ACCESS:      69560 HIT:      45635 MISS:      23925
cpu0_STLB LOAD         ACCESS:      69560 HIT:      45635 MISS:      23925
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 70.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5636
  ROW_BUFFER_MISS:      28583
 AVG DBUS CONGESTED CYCLE: 3.866
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1353
  FULL:       3058
