Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec 17 17:12:37 2023
| Host         : MIR-ThinkPad running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file risc_soc_synth_control_sets_placed.rpt
| Design       : risc_soc_synth
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             108 |           51 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | RISC_PL/DU/EWPR/ex_wb_reg_reg[3]_0[0] | RISC_PL/DU/DEPR/rst_n         |                4 |             16 |
|  clk_IBUF_BUFG | RISC_PL/DU/EWPR/E[0]                  | RISC_PL/DU/IFU/PC[15]_i_3_n_0 |                5 |             16 |
|  clk_IBUF_BUFG | RISC_PL/DU/EWPR/Q[20]                 |                               |                7 |             56 |
|  clk_IBUF_BUFG |                                       | RISC_PL/DU/DEPR/rst_n         |               51 |            108 |
+----------------+---------------------------------------+-------------------------------+------------------+----------------+


