<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>TLBI VAE1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">TLBI VAE1, TLB Invalidate by VA, EL1</h1><p>The TLBI VAE1 characteristics are:</p><h2>Purpose</h2>
          <p>Invalidate cached copies of translation table entries from TLBs that meet all the following requirements:</p>
        
          <ul>
            <li>
              The entry is a stage 1 translation table entry.
            </li>
            <li>
              The entry would be used to translate the specified address, and one of the following applies:<ul><li>The entry is from a level of lookup above the final level and matches the specified ASID.</li><li>The entry is a global entry from the final level of lookup.</li><li>The entry is a non-global entry from the final level of lookup that matches the specified ASID.</li></ul>
            </li>
            <li>
              If SCR_EL3.NS is 0, the entry would be required to translate using the Secure EL1&amp;0 translation regime.
            </li>
            <li>
              If SCR_EL3.NS is 1, then:<ul><li>If EL2 is not implemented, the entry would be required to translate using the Non-secure EL1&amp;0 translation regime.</li><li>If EL2 is implemented and HCR_EL2.{E2H, TGE} is not {1, 1}, the entry would be used with the current VMID, and would be required to translate using the Non-secure EL1&amp;0 translation regime.</li><li>If EL2 is implemented and HCR_EL2.{E2H, TGE} is {1, 1}, the entry would be required to translate using the EL2&amp;0 translation regime.</li></ul>
            </li>
          </ul>
        
          <p>The invalidation only applies to the PE that executes this instruction.</p>
        <p>This 
        System instruction
       is part of the TLB maintenance instructions functional group.</p><h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>TLBI VAE1 is a 64-bit System instruction.</p>
        <h2>Field descriptions</h2><p>The TLBI VAE1 input value bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#ASID">ASID</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="12"><a href="#VA[55:12]">VA[55:12]</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#VA[55:12]">VA[55:12]</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="ASID">ASID, bits [63:48]
                  </h4>
              <p>ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this operation.</p>
            
              <p>Global TLB entries that match the VA value will be affected by this operation, regardless of the value of the ASID field.</p>
            
              <p>If the implementation supports 16 bits of ASID, but only 8 bits are being used in the context being invalidated, the upper bits are <span class="arm-defined-word">RES0</span> and must be written to 0 by software performing the TLB maintenance.</p>
            <h4 id="0">
                Bits [47:44]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="VA[55:12]">VA[55:12], bits [43:0]
                  </h4>
              <p>Bits[55:12] of the virtual address to match. Any appropriate TLB entries that match the ASID value (if appropriate) and VA will be affected by this operation.</p>
            
              <p>If the TLB maintenance instructions are targeting a translation regime that is using AArch32, and so has a VA of only 32 bits, then the software must treat bits[55:32] as <span class="arm-defined-word">RES0</span>.</p>
            
              <p>The treatment of the low-order bits of this field depends on the translation granule size, as follows:</p>
            
              <ul>
                <li>
                  Where a 4KB translation granule is being used, all bits are valid and used for the invalidation.
                </li>
                <li>
                  Where a 16KB translation granule is being used, bits [1:0] of this field are <span class="arm-defined-word">RES0</span> and ignored when the instruction is executed, because VA[13:12] have no effect on the operation of the instruction.
                </li>
                <li>
                  Where a 64KB translation granule is being used, bits [3:0] of this field are <span class="arm-defined-word">RES0</span> and ignored when the instruction is executed, because VA[15:12] have no effect on the operation of the instruction.
                </li>
              </ul>
            <div class="access_mechanisms"><h2>Executing the TLBI VAE1 instruction</h2><div class="access_instructions"><div class="access_instruction"><p>This instruction is executed using TLBI with the following syntax:</p><p class="asm-code">TLBI  &lt;tlbi_op&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;tlbi_op&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>VAE1</td><td>01</td><td>000</td><td>1000</td><td>0111</td><td>001</td></tr></table></div><h3>Accessibility</h3><p>The instruction is executable as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>WO</td><td>
        n/a
      </td><td>WO</td></tr><tr><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>WO</td><td>WO</td><td>WO</td></tr><tr><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>WO</td><td>WO</td></tr><tr><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>WO</td><td>WO</td><td>WO</td></tr><tr><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>WO</td><td>WO</td></tr></table><p><p>This table applies to all syntax that can be used to execute this instruction.</p></p>
            <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.FB is 1, at Non-secure EL1 this instruction executes as a <a href="AArch64-tlbi-vae1is.html">TLBI VAE1IS</a>.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules, the following traps and enables are applicable when 
            executing this System instruction.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TTLB==1, Non-secure execution of this instruction at EL1 is trapped to EL2.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
