<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/os_cpu/windows_x86/atomic_windows_x86.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
  2  * Copyright (c) 1999, 2019, Oracle and/or its affiliates. All rights reserved.
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #ifndef OS_CPU_WINDOWS_X86_ATOMIC_WINDOWS_X86_HPP
 26 #define OS_CPU_WINDOWS_X86_ATOMIC_WINDOWS_X86_HPP
 27 
 28 #include &quot;runtime/os.hpp&quot;
 29 
<a name="1" id="anc1"></a><span class="line-added"> 30 // Note that in MSVC, volatile memory accesses are explicitly</span>
<span class="line-added"> 31 // guaranteed to have acquire release semantics (w.r.t. compiler</span>
<span class="line-added"> 32 // reordering) and therefore does not even need a compiler barrier</span>
<span class="line-added"> 33 // for normal acquire release accesses. And all generalized</span>
<span class="line-added"> 34 // bound calls like release_store go through Atomic::load</span>
<span class="line-added"> 35 // and Atomic::store which do volatile memory accesses.</span>
<span class="line-added"> 36 template&lt;&gt; inline void ScopedFence&lt;X_ACQUIRE&gt;::postfix()       { }</span>
<span class="line-added"> 37 template&lt;&gt; inline void ScopedFence&lt;RELEASE_X&gt;::prefix()        { }</span>
<span class="line-added"> 38 template&lt;&gt; inline void ScopedFence&lt;RELEASE_X_FENCE&gt;::prefix()  { }</span>
<span class="line-added"> 39 template&lt;&gt; inline void ScopedFence&lt;RELEASE_X_FENCE&gt;::postfix() { OrderAccess::fence(); }</span>
<span class="line-added"> 40 </span>
 41 // The following alternative implementations are needed because
 42 // Windows 95 doesn&#39;t support (some of) the corresponding Windows NT
 43 // calls. Furthermore, these versions allow inlining in the caller.
 44 // (More precisely: The documentation for InterlockedExchange says
 45 // it is supported for Windows 95. However, when single-stepping
 46 // through the assembly code we cannot step into the routine and
 47 // when looking at the routine address we see only garbage code.
 48 // Better safe then sorry!). Was bug 7/31/98 (gri).
 49 //
 50 // Performance note: On uniprocessors, the &#39;lock&#39; prefixes are not
 51 // necessary (and expensive). We should generate separate cases if
 52 // this becomes a performance problem.
 53 
 54 #pragma warning(disable: 4035) // Disables warnings reporting missing return statement
 55 
 56 template&lt;size_t byte_size&gt;
<a name="2" id="anc2"></a><span class="line-modified"> 57 struct Atomic::PlatformAdd {</span>
<span class="line-modified"> 58   template&lt;typename D, typename I&gt;</span>
<span class="line-modified"> 59   D add_and_fetch(D volatile* dest, I add_value, atomic_memory_order order) const;</span>
<span class="line-modified"> 60 </span>
<span class="line-modified"> 61   template&lt;typename D, typename I&gt;</span>
<span class="line-added"> 62   D fetch_and_add(D volatile* dest, I add_value, atomic_memory_order order) const {</span>
<span class="line-added"> 63     return add_and_fetch(dest, add_value, order) - add_value;</span>
<span class="line-added"> 64   }</span>
 65 };
 66 
 67 #ifdef AMD64
 68 template&lt;&gt;
<a name="3" id="anc3"></a><span class="line-modified"> 69 template&lt;typename D, typename I&gt;</span>
<span class="line-modified"> 70 inline D Atomic::PlatformAdd&lt;4&gt;::add_and_fetch(D volatile* dest, I add_value,</span>
 71                                                atomic_memory_order order) const {
<a name="4" id="anc4"></a><span class="line-modified"> 72   return add_using_helper&lt;int32_t&gt;(os::atomic_add_func, dest, add_value);</span>
 73 }
 74 
 75 template&lt;&gt;
<a name="5" id="anc5"></a><span class="line-modified"> 76 template&lt;typename D, typename I&gt;</span>
<span class="line-modified"> 77 inline D Atomic::PlatformAdd&lt;8&gt;::add_and_fetch(D volatile* dest, I add_value,</span>
 78                                                atomic_memory_order order) const {
<a name="6" id="anc6"></a><span class="line-modified"> 79   return add_using_helper&lt;int64_t&gt;(os::atomic_add_long_func, dest, add_value);</span>
 80 }
 81 
 82 #define DEFINE_STUB_XCHG(ByteSize, StubType, StubName)                  \
 83   template&lt;&gt;                                                            \
 84   template&lt;typename T&gt;                                                  \
<a name="7" id="anc7"></a><span class="line-modified"> 85   inline T Atomic::PlatformXchg&lt;ByteSize&gt;::operator()(T volatile* dest, \</span>
<span class="line-modified"> 86                                                       T exchange_value, \</span>
 87                                                       atomic_memory_order order) const { \
 88     STATIC_ASSERT(ByteSize == sizeof(T));                               \
<a name="8" id="anc8"></a><span class="line-modified"> 89     return xchg_using_helper&lt;StubType&gt;(StubName, dest, exchange_value); \</span>
 90   }
 91 
 92 DEFINE_STUB_XCHG(4, int32_t, os::atomic_xchg_func)
 93 DEFINE_STUB_XCHG(8, int64_t, os::atomic_xchg_long_func)
 94 
 95 #undef DEFINE_STUB_XCHG
 96 
<a name="9" id="anc9"></a><span class="line-modified"> 97 #define DEFINE_STUB_CMPXCHG(ByteSize, StubType, StubName)                  \</span>
<span class="line-modified"> 98   template&lt;&gt;                                                               \</span>
<span class="line-modified"> 99   template&lt;typename T&gt;                                                     \</span>
<span class="line-modified">100   inline T Atomic::PlatformCmpxchg&lt;ByteSize&gt;::operator()(T volatile* dest, \</span>
<span class="line-modified">101                                                          T compare_value,  \</span>
<span class="line-modified">102                                                          T exchange_value, \</span>
103                                                          atomic_memory_order order) const { \
<a name="10" id="anc10"></a><span class="line-modified">104     STATIC_ASSERT(ByteSize == sizeof(T));                                  \</span>
<span class="line-modified">105     return cmpxchg_using_helper&lt;StubType&gt;(StubName, dest, compare_value, exchange_value); \</span>
106   }
107 
108 DEFINE_STUB_CMPXCHG(1, int8_t,  os::atomic_cmpxchg_byte_func)
109 DEFINE_STUB_CMPXCHG(4, int32_t, os::atomic_cmpxchg_func)
110 DEFINE_STUB_CMPXCHG(8, int64_t, os::atomic_cmpxchg_long_func)
111 
112 #undef DEFINE_STUB_CMPXCHG
113 
114 #else // !AMD64
115 
116 template&lt;&gt;
<a name="11" id="anc11"></a><span class="line-modified">117 template&lt;typename D, typename I&gt;</span>
<span class="line-modified">118 inline D Atomic::PlatformAdd&lt;4&gt;::add_and_fetch(D volatile* dest, I add_value,</span>
119                                                atomic_memory_order order) const {
120   STATIC_ASSERT(4 == sizeof(I));
121   STATIC_ASSERT(4 == sizeof(D));
122   __asm {
123     mov edx, dest;
124     mov eax, add_value;
125     mov ecx, eax;
126     lock xadd dword ptr [edx], eax;
127     add eax, ecx;
128   }
129 }
130 
131 template&lt;&gt;
132 template&lt;typename T&gt;
<a name="12" id="anc12"></a><span class="line-modified">133 inline T Atomic::PlatformXchg&lt;4&gt;::operator()(T volatile* dest,</span>
<span class="line-modified">134                                              T exchange_value,</span>
135                                              atomic_memory_order order) const {
136   STATIC_ASSERT(4 == sizeof(T));
137   // alternative for InterlockedExchange
138   __asm {
139     mov eax, exchange_value;
140     mov ecx, dest;
141     xchg eax, dword ptr [ecx];
142   }
143 }
144 
145 template&lt;&gt;
146 template&lt;typename T&gt;
<a name="13" id="anc13"></a><span class="line-modified">147 inline T Atomic::PlatformCmpxchg&lt;1&gt;::operator()(T volatile* dest,</span>

148                                                 T compare_value,
<a name="14" id="anc14"></a><span class="line-added">149                                                 T exchange_value,</span>
150                                                 atomic_memory_order order) const {
151   STATIC_ASSERT(1 == sizeof(T));
152   // alternative for InterlockedCompareExchange
153   __asm {
154     mov edx, dest
155     mov cl, exchange_value
156     mov al, compare_value
157     lock cmpxchg byte ptr [edx], cl
158   }
159 }
160 
161 template&lt;&gt;
162 template&lt;typename T&gt;
<a name="15" id="anc15"></a><span class="line-modified">163 inline T Atomic::PlatformCmpxchg&lt;4&gt;::operator()(T volatile* dest,</span>

164                                                 T compare_value,
<a name="16" id="anc16"></a><span class="line-added">165                                                 T exchange_value,</span>
166                                                 atomic_memory_order order) const {
167   STATIC_ASSERT(4 == sizeof(T));
168   // alternative for InterlockedCompareExchange
169   __asm {
170     mov edx, dest
171     mov ecx, exchange_value
172     mov eax, compare_value
173     lock cmpxchg dword ptr [edx], ecx
174   }
175 }
176 
177 template&lt;&gt;
178 template&lt;typename T&gt;
<a name="17" id="anc17"></a><span class="line-modified">179 inline T Atomic::PlatformCmpxchg&lt;8&gt;::operator()(T volatile* dest,</span>

180                                                 T compare_value,
<a name="18" id="anc18"></a><span class="line-added">181                                                 T exchange_value,</span>
182                                                 atomic_memory_order order) const {
183   STATIC_ASSERT(8 == sizeof(T));
184   int32_t ex_lo  = (int32_t)exchange_value;
185   int32_t ex_hi  = *( ((int32_t*)&amp;exchange_value) + 1 );
186   int32_t cmp_lo = (int32_t)compare_value;
187   int32_t cmp_hi = *( ((int32_t*)&amp;compare_value) + 1 );
188   __asm {
189     push ebx
190     push edi
191     mov eax, cmp_lo
192     mov edx, cmp_hi
193     mov edi, dest
194     mov ebx, ex_lo
195     mov ecx, ex_hi
196     lock cmpxchg8b qword ptr [edi]
197     pop edi
198     pop ebx
199   }
200 }
201 
202 template&lt;&gt;
203 template&lt;typename T&gt;
204 inline T Atomic::PlatformLoad&lt;8&gt;::operator()(T const volatile* src) const {
205   STATIC_ASSERT(8 == sizeof(T));
206   volatile T dest;
207   volatile T* pdest = &amp;dest;
208   __asm {
209     mov eax, src
210     fild     qword ptr [eax]
211     mov eax, pdest
212     fistp    qword ptr [eax]
213   }
214   return dest;
215 }
216 
217 template&lt;&gt;
218 template&lt;typename T&gt;
<a name="19" id="anc19"></a><span class="line-modified">219 inline void Atomic::PlatformStore&lt;8&gt;::operator()(T volatile* dest,</span>
<span class="line-modified">220                                                  T store_value) const {</span>
221   STATIC_ASSERT(8 == sizeof(T));
222   volatile T* src = &amp;store_value;
223   __asm {
224     mov eax, src
225     fild     qword ptr [eax]
226     mov eax, dest
227     fistp    qword ptr [eax]
228   }
229 }
230 
231 #endif // AMD64
232 
233 #pragma warning(default: 4035) // Enables warnings reporting missing return statement
234 
<a name="20" id="anc20"></a><span class="line-added">235 #ifndef AMD64</span>
<span class="line-added">236 template&lt;&gt;</span>
<span class="line-added">237 struct Atomic::PlatformOrderedStore&lt;1, RELEASE_X_FENCE&gt;</span>
<span class="line-added">238 {</span>
<span class="line-added">239   template &lt;typename T&gt;</span>
<span class="line-added">240   void operator()(volatile T* p, T v) const {</span>
<span class="line-added">241     __asm {</span>
<span class="line-added">242       mov edx, p;</span>
<span class="line-added">243       mov al, v;</span>
<span class="line-added">244       xchg al, byte ptr [edx];</span>
<span class="line-added">245     }</span>
<span class="line-added">246   }</span>
<span class="line-added">247 };</span>
<span class="line-added">248 </span>
<span class="line-added">249 template&lt;&gt;</span>
<span class="line-added">250 struct Atomic::PlatformOrderedStore&lt;2, RELEASE_X_FENCE&gt;</span>
<span class="line-added">251 {</span>
<span class="line-added">252   template &lt;typename T&gt;</span>
<span class="line-added">253   void operator()(volatile T* p, T v) const {</span>
<span class="line-added">254     __asm {</span>
<span class="line-added">255       mov edx, p;</span>
<span class="line-added">256       mov ax, v;</span>
<span class="line-added">257       xchg ax, word ptr [edx];</span>
<span class="line-added">258     }</span>
<span class="line-added">259   }</span>
<span class="line-added">260 };</span>
<span class="line-added">261 </span>
<span class="line-added">262 template&lt;&gt;</span>
<span class="line-added">263 struct Atomic::PlatformOrderedStore&lt;4, RELEASE_X_FENCE&gt;</span>
<span class="line-added">264 {</span>
<span class="line-added">265   template &lt;typename T&gt;</span>
<span class="line-added">266   void operator()(volatile T* p, T v) const {</span>
<span class="line-added">267     __asm {</span>
<span class="line-added">268       mov edx, p;</span>
<span class="line-added">269       mov eax, v;</span>
<span class="line-added">270       xchg eax, dword ptr [edx];</span>
<span class="line-added">271     }</span>
<span class="line-added">272   }</span>
<span class="line-added">273 };</span>
<span class="line-added">274 #endif // AMD64</span>
<span class="line-added">275 </span>
276 #endif // OS_CPU_WINDOWS_X86_ATOMIC_WINDOWS_X86_HPP
<a name="21" id="anc21"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="21" type="hidden" />
</body>
</html>