#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* LED1 */
#define LED1__0__MASK 0x20u
#define LED1__0__PC CYREG_PRT5_PC5
#define LED1__0__PORT 5u
#define LED1__0__SHIFT 5
#define LED1__AG CYREG_PRT5_AG
#define LED1__AMUX CYREG_PRT5_AMUX
#define LED1__BIE CYREG_PRT5_BIE
#define LED1__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED1__BYP CYREG_PRT5_BYP
#define LED1__CTL CYREG_PRT5_CTL
#define LED1__DM0 CYREG_PRT5_DM0
#define LED1__DM1 CYREG_PRT5_DM1
#define LED1__DM2 CYREG_PRT5_DM2
#define LED1__DR CYREG_PRT5_DR
#define LED1__INP_DIS CYREG_PRT5_INP_DIS
#define LED1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT5_LCD_EN
#define LED1__MASK 0x20u
#define LED1__PORT 5u
#define LED1__PRT CYREG_PRT5_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED1__PS CYREG_PRT5_PS
#define LED1__SHIFT 5
#define LED1__SLW CYREG_PRT5_SLW

/* LED2 */
#define LED2__0__MASK 0x40u
#define LED2__0__PC CYREG_PRT5_PC6
#define LED2__0__PORT 5u
#define LED2__0__SHIFT 6
#define LED2__AG CYREG_PRT5_AG
#define LED2__AMUX CYREG_PRT5_AMUX
#define LED2__BIE CYREG_PRT5_BIE
#define LED2__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED2__BYP CYREG_PRT5_BYP
#define LED2__CTL CYREG_PRT5_CTL
#define LED2__DM0 CYREG_PRT5_DM0
#define LED2__DM1 CYREG_PRT5_DM1
#define LED2__DM2 CYREG_PRT5_DM2
#define LED2__DR CYREG_PRT5_DR
#define LED2__INP_DIS CYREG_PRT5_INP_DIS
#define LED2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED2__LCD_EN CYREG_PRT5_LCD_EN
#define LED2__MASK 0x40u
#define LED2__PORT 5u
#define LED2__PRT CYREG_PRT5_PRT
#define LED2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED2__PS CYREG_PRT5_PS
#define LED2__SHIFT 6
#define LED2__SLW CYREG_PRT5_SLW

/* LED3 */
#define LED3__0__MASK 0x80u
#define LED3__0__PC CYREG_PRT5_PC7
#define LED3__0__PORT 5u
#define LED3__0__SHIFT 7
#define LED3__AG CYREG_PRT5_AG
#define LED3__AMUX CYREG_PRT5_AMUX
#define LED3__BIE CYREG_PRT5_BIE
#define LED3__BIT_MASK CYREG_PRT5_BIT_MASK
#define LED3__BYP CYREG_PRT5_BYP
#define LED3__CTL CYREG_PRT5_CTL
#define LED3__DM0 CYREG_PRT5_DM0
#define LED3__DM1 CYREG_PRT5_DM1
#define LED3__DM2 CYREG_PRT5_DM2
#define LED3__DR CYREG_PRT5_DR
#define LED3__INP_DIS CYREG_PRT5_INP_DIS
#define LED3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define LED3__LCD_EN CYREG_PRT5_LCD_EN
#define LED3__MASK 0x80u
#define LED3__PORT 5u
#define LED3__PRT CYREG_PRT5_PRT
#define LED3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define LED3__PS CYREG_PRT5_PS
#define LED3__SHIFT 7
#define LED3__SLW CYREG_PRT5_SLW

/* LED4 */
#define LED4__0__MASK 0x08u
#define LED4__0__PC CYREG_PRT2_PC3
#define LED4__0__PORT 2u
#define LED4__0__SHIFT 3
#define LED4__AG CYREG_PRT2_AG
#define LED4__AMUX CYREG_PRT2_AMUX
#define LED4__BIE CYREG_PRT2_BIE
#define LED4__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED4__BYP CYREG_PRT2_BYP
#define LED4__CTL CYREG_PRT2_CTL
#define LED4__DM0 CYREG_PRT2_DM0
#define LED4__DM1 CYREG_PRT2_DM1
#define LED4__DM2 CYREG_PRT2_DM2
#define LED4__DR CYREG_PRT2_DR
#define LED4__INP_DIS CYREG_PRT2_INP_DIS
#define LED4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED4__LCD_EN CYREG_PRT2_LCD_EN
#define LED4__MASK 0x08u
#define LED4__PORT 2u
#define LED4__PRT CYREG_PRT2_PRT
#define LED4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED4__PS CYREG_PRT2_PS
#define LED4__SHIFT 3
#define LED4__SLW CYREG_PRT2_SLW

/* LED5 */
#define LED5__0__MASK 0x10u
#define LED5__0__PC CYREG_PRT2_PC4
#define LED5__0__PORT 2u
#define LED5__0__SHIFT 4
#define LED5__AG CYREG_PRT2_AG
#define LED5__AMUX CYREG_PRT2_AMUX
#define LED5__BIE CYREG_PRT2_BIE
#define LED5__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED5__BYP CYREG_PRT2_BYP
#define LED5__CTL CYREG_PRT2_CTL
#define LED5__DM0 CYREG_PRT2_DM0
#define LED5__DM1 CYREG_PRT2_DM1
#define LED5__DM2 CYREG_PRT2_DM2
#define LED5__DR CYREG_PRT2_DR
#define LED5__INP_DIS CYREG_PRT2_INP_DIS
#define LED5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED5__LCD_EN CYREG_PRT2_LCD_EN
#define LED5__MASK 0x10u
#define LED5__PORT 2u
#define LED5__PRT CYREG_PRT2_PRT
#define LED5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED5__PS CYREG_PRT2_PS
#define LED5__SHIFT 4
#define LED5__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x80u
#define Rx_1__0__PC CYREG_PRT4_PC7
#define Rx_1__0__PORT 4u
#define Rx_1__0__SHIFT 7
#define Rx_1__AG CYREG_PRT4_AG
#define Rx_1__AMUX CYREG_PRT4_AMUX
#define Rx_1__BIE CYREG_PRT4_BIE
#define Rx_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Rx_1__BYP CYREG_PRT4_BYP
#define Rx_1__CTL CYREG_PRT4_CTL
#define Rx_1__DM0 CYREG_PRT4_DM0
#define Rx_1__DM1 CYREG_PRT4_DM1
#define Rx_1__DM2 CYREG_PRT4_DM2
#define Rx_1__DR CYREG_PRT4_DR
#define Rx_1__INP_DIS CYREG_PRT4_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT4_LCD_EN
#define Rx_1__MASK 0x80u
#define Rx_1__PORT 4u
#define Rx_1__PRT CYREG_PRT4_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Rx_1__PS CYREG_PRT4_PS
#define Rx_1__SHIFT 7
#define Rx_1__SLW CYREG_PRT4_SLW

/* Rx_2 */
#define Rx_2__0__MASK 0x20u
#define Rx_2__0__PC CYREG_PRT1_PC5
#define Rx_2__0__PORT 1u
#define Rx_2__0__SHIFT 5
#define Rx_2__AG CYREG_PRT1_AG
#define Rx_2__AMUX CYREG_PRT1_AMUX
#define Rx_2__BIE CYREG_PRT1_BIE
#define Rx_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Rx_2__BYP CYREG_PRT1_BYP
#define Rx_2__CTL CYREG_PRT1_CTL
#define Rx_2__DM0 CYREG_PRT1_DM0
#define Rx_2__DM1 CYREG_PRT1_DM1
#define Rx_2__DM2 CYREG_PRT1_DM2
#define Rx_2__DR CYREG_PRT1_DR
#define Rx_2__INP_DIS CYREG_PRT1_INP_DIS
#define Rx_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Rx_2__LCD_EN CYREG_PRT1_LCD_EN
#define Rx_2__MASK 0x20u
#define Rx_2__PORT 1u
#define Rx_2__PRT CYREG_PRT1_PRT
#define Rx_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Rx_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Rx_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Rx_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Rx_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Rx_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Rx_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Rx_2__PS CYREG_PRT1_PS
#define Rx_2__SHIFT 5
#define Rx_2__SLW CYREG_PRT1_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x01u
#define Tx_1__0__PC CYREG_PRT6_PC0
#define Tx_1__0__PORT 6u
#define Tx_1__0__SHIFT 0
#define Tx_1__AG CYREG_PRT6_AG
#define Tx_1__AMUX CYREG_PRT6_AMUX
#define Tx_1__BIE CYREG_PRT6_BIE
#define Tx_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Tx_1__BYP CYREG_PRT6_BYP
#define Tx_1__CTL CYREG_PRT6_CTL
#define Tx_1__DM0 CYREG_PRT6_DM0
#define Tx_1__DM1 CYREG_PRT6_DM1
#define Tx_1__DM2 CYREG_PRT6_DM2
#define Tx_1__DR CYREG_PRT6_DR
#define Tx_1__INP_DIS CYREG_PRT6_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT6_LCD_EN
#define Tx_1__MASK 0x01u
#define Tx_1__PORT 6u
#define Tx_1__PRT CYREG_PRT6_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Tx_1__PS CYREG_PRT6_PS
#define Tx_1__SHIFT 0
#define Tx_1__SLW CYREG_PRT6_SLW

/* ePin */
#define ePin__0__MASK 0x80u
#define ePin__0__PC CYREG_PRT12_PC7
#define ePin__0__PORT 12u
#define ePin__0__SHIFT 7
#define ePin__AG CYREG_PRT12_AG
#define ePin__BIE CYREG_PRT12_BIE
#define ePin__BIT_MASK CYREG_PRT12_BIT_MASK
#define ePin__BYP CYREG_PRT12_BYP
#define ePin__DM0 CYREG_PRT12_DM0
#define ePin__DM1 CYREG_PRT12_DM1
#define ePin__DM2 CYREG_PRT12_DM2
#define ePin__DR CYREG_PRT12_DR
#define ePin__INP_DIS CYREG_PRT12_INP_DIS
#define ePin__MASK 0x80u
#define ePin__PORT 12u
#define ePin__PRT CYREG_PRT12_PRT
#define ePin__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ePin__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ePin__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ePin__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ePin__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ePin__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ePin__PS CYREG_PRT12_PS
#define ePin__SHIFT 7
#define ePin__SIO_CFG CYREG_PRT12_SIO_CFG
#define ePin__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ePin__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ePin__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ePin__SLW CYREG_PRT12_SLW

/* pinA */
#define pinA__0__MASK 0x01u
#define pinA__0__PC CYREG_PRT3_PC0
#define pinA__0__PORT 3u
#define pinA__0__SHIFT 0
#define pinA__AG CYREG_PRT3_AG
#define pinA__AMUX CYREG_PRT3_AMUX
#define pinA__BIE CYREG_PRT3_BIE
#define pinA__BIT_MASK CYREG_PRT3_BIT_MASK
#define pinA__BYP CYREG_PRT3_BYP
#define pinA__CTL CYREG_PRT3_CTL
#define pinA__DM0 CYREG_PRT3_DM0
#define pinA__DM1 CYREG_PRT3_DM1
#define pinA__DM2 CYREG_PRT3_DM2
#define pinA__DR CYREG_PRT3_DR
#define pinA__INP_DIS CYREG_PRT3_INP_DIS
#define pinA__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pinA__LCD_EN CYREG_PRT3_LCD_EN
#define pinA__MASK 0x01u
#define pinA__PORT 3u
#define pinA__PRT CYREG_PRT3_PRT
#define pinA__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pinA__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pinA__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pinA__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pinA__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pinA__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pinA__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pinA__PS CYREG_PRT3_PS
#define pinA__SHIFT 0
#define pinA__SLW CYREG_PRT3_SLW

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_1_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1

/* PWM_2_PWMUDB */
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_2_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define PWM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_2_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_2_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1

/* PWM_3_PWMUDB */
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_3_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define PWM_3_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_3_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_3_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_3_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define PWM_3_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_3_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_3_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_3_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_3_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_3_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_3_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define PWM_3_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB14_ST
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB15_A0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB15_A1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB15_D0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB15_D1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB15_F0
#define PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB15_F1

/* PWM_4_PWMHW */
#define PWM_4_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_4_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_4_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_4_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_4_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_4_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_4_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_4_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_4_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_4_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_4_PWMHW__PM_ACT_MSK 0x01u
#define PWM_4_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_4_PWMHW__PM_STBY_MSK 0x01u
#define PWM_4_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_4_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_4_PWMHW__SR0 CYREG_TMR0_SR0

/* PWM_5_PWMHW */
#define PWM_5_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_5_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_5_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_5_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_5_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_5_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_5_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_5_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_5_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_5_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_5_PWMHW__PM_ACT_MSK 0x02u
#define PWM_5_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_5_PWMHW__PM_STBY_MSK 0x02u
#define PWM_5_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_5_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_5_PWMHW__SR0 CYREG_TMR1_SR0

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x02u
#define isr_1__INTC_NUMBER 1u
#define isr_1__INTC_PRIOR_NUM 1u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_3 */
#define isr_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_3__INTC_MASK 0x04u
#define isr_3__INTC_NUMBER 2u
#define isr_3__INTC_PRIOR_NUM 2u
#define isr_3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_BUART */
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__0__MASK 0x01u
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__0__POS 0
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__1__MASK 0x02u
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__1__POS 1
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB08_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB08_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK 0x03u
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB08_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB00_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB00_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB00_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB00_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB00_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB00_F1
#define UART_1_BUART_sRX_RxSts__0__MASK 0x01u
#define UART_1_BUART_sRX_RxSts__0__POS 0
#define UART_1_BUART_sRX_RxSts__1__MASK 0x02u
#define UART_1_BUART_sRX_RxSts__1__POS 1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x3Bu
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB08_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x03u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x08u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x08u

/* UART_2_BUART */
#define UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_2_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define UART_2_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB01_A0
#define UART_2_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB01_A1
#define UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define UART_2_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB01_D0
#define UART_2_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB01_D1
#define UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define UART_2_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB01_F0
#define UART_2_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB01_F1
#define UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define UART_2_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_2_BUART_sRX_RxSts__3__POS 3
#define UART_2_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_2_BUART_sRX_RxSts__4__POS 4
#define UART_2_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_2_BUART_sRX_RxSts__5__POS 5
#define UART_2_BUART_sRX_RxSts__MASK 0x38u
#define UART_2_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB01_MSK
#define UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_2_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB01_ST

/* UART_2_IntClock */
#define UART_2_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_2_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_2_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_2_IntClock__INDEX 0x02u
#define UART_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_2_IntClock__PM_ACT_MSK 0x04u
#define UART_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_2_IntClock__PM_STBY_MSK 0x04u

/* UART_2_RXInternalInterrupt */
#define UART_2_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_2_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_2_RXInternalInterrupt__INTC_MASK 0x01u
#define UART_2_RXInternalInterrupt__INTC_NUMBER 0u
#define UART_2_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_2_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define UART_2_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_2_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* foot12 */
#define foot12__0__MASK 0x80u
#define foot12__0__PC CYREG_PRT6_PC7
#define foot12__0__PORT 6u
#define foot12__0__SHIFT 7
#define foot12__AG CYREG_PRT6_AG
#define foot12__AMUX CYREG_PRT6_AMUX
#define foot12__BIE CYREG_PRT6_BIE
#define foot12__BIT_MASK CYREG_PRT6_BIT_MASK
#define foot12__BYP CYREG_PRT6_BYP
#define foot12__CTL CYREG_PRT6_CTL
#define foot12__DM0 CYREG_PRT6_DM0
#define foot12__DM1 CYREG_PRT6_DM1
#define foot12__DM2 CYREG_PRT6_DM2
#define foot12__DR CYREG_PRT6_DR
#define foot12__INP_DIS CYREG_PRT6_INP_DIS
#define foot12__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define foot12__LCD_EN CYREG_PRT6_LCD_EN
#define foot12__MASK 0x80u
#define foot12__PORT 6u
#define foot12__PRT CYREG_PRT6_PRT
#define foot12__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define foot12__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define foot12__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define foot12__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define foot12__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define foot12__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define foot12__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define foot12__PS CYREG_PRT6_PS
#define foot12__SHIFT 7
#define foot12__SLW CYREG_PRT6_SLW

/* foot34 */
#define foot34__0__MASK 0x08u
#define foot34__0__PC CYREG_PRT0_PC3
#define foot34__0__PORT 0u
#define foot34__0__SHIFT 3
#define foot34__AG CYREG_PRT0_AG
#define foot34__AMUX CYREG_PRT0_AMUX
#define foot34__BIE CYREG_PRT0_BIE
#define foot34__BIT_MASK CYREG_PRT0_BIT_MASK
#define foot34__BYP CYREG_PRT0_BYP
#define foot34__CTL CYREG_PRT0_CTL
#define foot34__DM0 CYREG_PRT0_DM0
#define foot34__DM1 CYREG_PRT0_DM1
#define foot34__DM2 CYREG_PRT0_DM2
#define foot34__DR CYREG_PRT0_DR
#define foot34__INP_DIS CYREG_PRT0_INP_DIS
#define foot34__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define foot34__LCD_EN CYREG_PRT0_LCD_EN
#define foot34__MASK 0x08u
#define foot34__PORT 0u
#define foot34__PRT CYREG_PRT0_PRT
#define foot34__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define foot34__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define foot34__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define foot34__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define foot34__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define foot34__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define foot34__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define foot34__PS CYREG_PRT0_PS
#define foot34__SHIFT 3
#define foot34__SLW CYREG_PRT0_SLW

/* foot56 */
#define foot56__0__MASK 0x10u
#define foot56__0__PC CYREG_PRT1_PC4
#define foot56__0__PORT 1u
#define foot56__0__SHIFT 4
#define foot56__AG CYREG_PRT1_AG
#define foot56__AMUX CYREG_PRT1_AMUX
#define foot56__BIE CYREG_PRT1_BIE
#define foot56__BIT_MASK CYREG_PRT1_BIT_MASK
#define foot56__BYP CYREG_PRT1_BYP
#define foot56__CTL CYREG_PRT1_CTL
#define foot56__DM0 CYREG_PRT1_DM0
#define foot56__DM1 CYREG_PRT1_DM1
#define foot56__DM2 CYREG_PRT1_DM2
#define foot56__DR CYREG_PRT1_DR
#define foot56__INP_DIS CYREG_PRT1_INP_DIS
#define foot56__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define foot56__LCD_EN CYREG_PRT1_LCD_EN
#define foot56__MASK 0x10u
#define foot56__PORT 1u
#define foot56__PRT CYREG_PRT1_PRT
#define foot56__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define foot56__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define foot56__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define foot56__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define foot56__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define foot56__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define foot56__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define foot56__PS CYREG_PRT1_PS
#define foot56__SHIFT 4
#define foot56__SLW CYREG_PRT1_SLW

/* foot78 */
#define foot78__0__MASK 0x40u
#define foot78__0__PC CYREG_PRT4_PC6
#define foot78__0__PORT 4u
#define foot78__0__SHIFT 6
#define foot78__AG CYREG_PRT4_AG
#define foot78__AMUX CYREG_PRT4_AMUX
#define foot78__BIE CYREG_PRT4_BIE
#define foot78__BIT_MASK CYREG_PRT4_BIT_MASK
#define foot78__BYP CYREG_PRT4_BYP
#define foot78__CTL CYREG_PRT4_CTL
#define foot78__DM0 CYREG_PRT4_DM0
#define foot78__DM1 CYREG_PRT4_DM1
#define foot78__DM2 CYREG_PRT4_DM2
#define foot78__DR CYREG_PRT4_DR
#define foot78__INP_DIS CYREG_PRT4_INP_DIS
#define foot78__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define foot78__LCD_EN CYREG_PRT4_LCD_EN
#define foot78__MASK 0x40u
#define foot78__PORT 4u
#define foot78__PRT CYREG_PRT4_PRT
#define foot78__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define foot78__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define foot78__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define foot78__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define foot78__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define foot78__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define foot78__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define foot78__PS CYREG_PRT4_PS
#define foot78__SHIFT 6
#define foot78__SLW CYREG_PRT4_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x01u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x02u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x02u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x04u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x10u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x10u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x05u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x20u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x20u

/* Timer_2_TimerHW */
#define Timer_2_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Timer_2_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Timer_2_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Timer_2_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Timer_2_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Timer_2_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Timer_2_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Timer_2_TimerHW__PER0 CYREG_TMR2_PER0
#define Timer_2_TimerHW__PER1 CYREG_TMR2_PER1
#define Timer_2_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_2_TimerHW__PM_ACT_MSK 0x04u
#define Timer_2_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_2_TimerHW__PM_STBY_MSK 0x04u
#define Timer_2_TimerHW__RT0 CYREG_TMR2_RT0
#define Timer_2_TimerHW__RT1 CYREG_TMR2_RT1
#define Timer_2_TimerHW__SR0 CYREG_TMR2_SR0

/* Timer_3_TimerHW */
#define Timer_3_TimerHW__CAP0 CYREG_TMR3_CAP0
#define Timer_3_TimerHW__CAP1 CYREG_TMR3_CAP1
#define Timer_3_TimerHW__CFG0 CYREG_TMR3_CFG0
#define Timer_3_TimerHW__CFG1 CYREG_TMR3_CFG1
#define Timer_3_TimerHW__CFG2 CYREG_TMR3_CFG2
#define Timer_3_TimerHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define Timer_3_TimerHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define Timer_3_TimerHW__PER0 CYREG_TMR3_PER0
#define Timer_3_TimerHW__PER1 CYREG_TMR3_PER1
#define Timer_3_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_3_TimerHW__PM_ACT_MSK 0x08u
#define Timer_3_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_3_TimerHW__PM_STBY_MSK 0x08u
#define Timer_3_TimerHW__RT0 CYREG_TMR3_RT0
#define Timer_3_TimerHW__RT1 CYREG_TMR3_RT1
#define Timer_3_TimerHW__SR0 CYREG_TMR3_SR0

/* Enable_1 */
#define Enable_1__0__MASK 0x20u
#define Enable_1__0__PC CYREG_PRT2_PC5
#define Enable_1__0__PORT 2u
#define Enable_1__0__SHIFT 5
#define Enable_1__AG CYREG_PRT2_AG
#define Enable_1__AMUX CYREG_PRT2_AMUX
#define Enable_1__BIE CYREG_PRT2_BIE
#define Enable_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Enable_1__BYP CYREG_PRT2_BYP
#define Enable_1__CTL CYREG_PRT2_CTL
#define Enable_1__DM0 CYREG_PRT2_DM0
#define Enable_1__DM1 CYREG_PRT2_DM1
#define Enable_1__DM2 CYREG_PRT2_DM2
#define Enable_1__DR CYREG_PRT2_DR
#define Enable_1__INP_DIS CYREG_PRT2_INP_DIS
#define Enable_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Enable_1__LCD_EN CYREG_PRT2_LCD_EN
#define Enable_1__MASK 0x20u
#define Enable_1__PORT 2u
#define Enable_1__PRT CYREG_PRT2_PRT
#define Enable_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Enable_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Enable_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Enable_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Enable_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Enable_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Enable_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Enable_1__PS CYREG_PRT2_PS
#define Enable_1__SHIFT 5
#define Enable_1__SLW CYREG_PRT2_SLW

/* Enable_2 */
#define Enable_2__0__MASK 0x20u
#define Enable_2__0__PC CYREG_PRT12_PC5
#define Enable_2__0__PORT 12u
#define Enable_2__0__SHIFT 5
#define Enable_2__AG CYREG_PRT12_AG
#define Enable_2__BIE CYREG_PRT12_BIE
#define Enable_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Enable_2__BYP CYREG_PRT12_BYP
#define Enable_2__DM0 CYREG_PRT12_DM0
#define Enable_2__DM1 CYREG_PRT12_DM1
#define Enable_2__DM2 CYREG_PRT12_DM2
#define Enable_2__DR CYREG_PRT12_DR
#define Enable_2__INP_DIS CYREG_PRT12_INP_DIS
#define Enable_2__MASK 0x20u
#define Enable_2__PORT 12u
#define Enable_2__PRT CYREG_PRT12_PRT
#define Enable_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Enable_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Enable_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Enable_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Enable_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Enable_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Enable_2__PS CYREG_PRT12_PS
#define Enable_2__SHIFT 5
#define Enable_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Enable_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Enable_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Enable_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Enable_2__SLW CYREG_PRT12_SLW

/* Enable_3 */
#define Enable_3__0__MASK 0x08u
#define Enable_3__0__PC CYREG_IO_PC_PRT15_PC3
#define Enable_3__0__PORT 15u
#define Enable_3__0__SHIFT 3
#define Enable_3__AG CYREG_PRT15_AG
#define Enable_3__AMUX CYREG_PRT15_AMUX
#define Enable_3__BIE CYREG_PRT15_BIE
#define Enable_3__BIT_MASK CYREG_PRT15_BIT_MASK
#define Enable_3__BYP CYREG_PRT15_BYP
#define Enable_3__CTL CYREG_PRT15_CTL
#define Enable_3__DM0 CYREG_PRT15_DM0
#define Enable_3__DM1 CYREG_PRT15_DM1
#define Enable_3__DM2 CYREG_PRT15_DM2
#define Enable_3__DR CYREG_PRT15_DR
#define Enable_3__INP_DIS CYREG_PRT15_INP_DIS
#define Enable_3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Enable_3__LCD_EN CYREG_PRT15_LCD_EN
#define Enable_3__MASK 0x08u
#define Enable_3__PORT 15u
#define Enable_3__PRT CYREG_PRT15_PRT
#define Enable_3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Enable_3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Enable_3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Enable_3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Enable_3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Enable_3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Enable_3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Enable_3__PS CYREG_PRT15_PS
#define Enable_3__SHIFT 3
#define Enable_3__SLW CYREG_PRT15_SLW

/* Enable_4 */
#define Enable_4__0__MASK 0x02u
#define Enable_4__0__PC CYREG_PRT4_PC1
#define Enable_4__0__PORT 4u
#define Enable_4__0__SHIFT 1
#define Enable_4__AG CYREG_PRT4_AG
#define Enable_4__AMUX CYREG_PRT4_AMUX
#define Enable_4__BIE CYREG_PRT4_BIE
#define Enable_4__BIT_MASK CYREG_PRT4_BIT_MASK
#define Enable_4__BYP CYREG_PRT4_BYP
#define Enable_4__CTL CYREG_PRT4_CTL
#define Enable_4__DM0 CYREG_PRT4_DM0
#define Enable_4__DM1 CYREG_PRT4_DM1
#define Enable_4__DM2 CYREG_PRT4_DM2
#define Enable_4__DR CYREG_PRT4_DR
#define Enable_4__INP_DIS CYREG_PRT4_INP_DIS
#define Enable_4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Enable_4__LCD_EN CYREG_PRT4_LCD_EN
#define Enable_4__MASK 0x02u
#define Enable_4__PORT 4u
#define Enable_4__PRT CYREG_PRT4_PRT
#define Enable_4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Enable_4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Enable_4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Enable_4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Enable_4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Enable_4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Enable_4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Enable_4__PS CYREG_PRT4_PS
#define Enable_4__SHIFT 1
#define Enable_4__SLW CYREG_PRT4_SLW

/* Enable_5 */
#define Enable_5__0__MASK 0x01u
#define Enable_5__0__PC CYREG_PRT5_PC0
#define Enable_5__0__PORT 5u
#define Enable_5__0__SHIFT 0
#define Enable_5__AG CYREG_PRT5_AG
#define Enable_5__AMUX CYREG_PRT5_AMUX
#define Enable_5__BIE CYREG_PRT5_BIE
#define Enable_5__BIT_MASK CYREG_PRT5_BIT_MASK
#define Enable_5__BYP CYREG_PRT5_BYP
#define Enable_5__CTL CYREG_PRT5_CTL
#define Enable_5__DM0 CYREG_PRT5_DM0
#define Enable_5__DM1 CYREG_PRT5_DM1
#define Enable_5__DM2 CYREG_PRT5_DM2
#define Enable_5__DR CYREG_PRT5_DR
#define Enable_5__INP_DIS CYREG_PRT5_INP_DIS
#define Enable_5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Enable_5__LCD_EN CYREG_PRT5_LCD_EN
#define Enable_5__MASK 0x01u
#define Enable_5__PORT 5u
#define Enable_5__PRT CYREG_PRT5_PRT
#define Enable_5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Enable_5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Enable_5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Enable_5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Enable_5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Enable_5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Enable_5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Enable_5__PS CYREG_PRT5_PS
#define Enable_5__SHIFT 0
#define Enable_5__SLW CYREG_PRT5_SLW

/* Enable_6 */
#define Enable_6__0__MASK 0x40u
#define Enable_6__0__PC CYREG_PRT1_PC6
#define Enable_6__0__PORT 1u
#define Enable_6__0__SHIFT 6
#define Enable_6__AG CYREG_PRT1_AG
#define Enable_6__AMUX CYREG_PRT1_AMUX
#define Enable_6__BIE CYREG_PRT1_BIE
#define Enable_6__BIT_MASK CYREG_PRT1_BIT_MASK
#define Enable_6__BYP CYREG_PRT1_BYP
#define Enable_6__CTL CYREG_PRT1_CTL
#define Enable_6__DM0 CYREG_PRT1_DM0
#define Enable_6__DM1 CYREG_PRT1_DM1
#define Enable_6__DM2 CYREG_PRT1_DM2
#define Enable_6__DR CYREG_PRT1_DR
#define Enable_6__INP_DIS CYREG_PRT1_INP_DIS
#define Enable_6__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Enable_6__LCD_EN CYREG_PRT1_LCD_EN
#define Enable_6__MASK 0x40u
#define Enable_6__PORT 1u
#define Enable_6__PRT CYREG_PRT1_PRT
#define Enable_6__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Enable_6__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Enable_6__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Enable_6__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Enable_6__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Enable_6__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Enable_6__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Enable_6__PS CYREG_PRT1_PS
#define Enable_6__SHIFT 6
#define Enable_6__SLW CYREG_PRT1_SLW

/* Enable_7 */
#define Enable_7__0__MASK 0x10u
#define Enable_7__0__PC CYREG_PRT0_PC4
#define Enable_7__0__PORT 0u
#define Enable_7__0__SHIFT 4
#define Enable_7__AG CYREG_PRT0_AG
#define Enable_7__AMUX CYREG_PRT0_AMUX
#define Enable_7__BIE CYREG_PRT0_BIE
#define Enable_7__BIT_MASK CYREG_PRT0_BIT_MASK
#define Enable_7__BYP CYREG_PRT0_BYP
#define Enable_7__CTL CYREG_PRT0_CTL
#define Enable_7__DM0 CYREG_PRT0_DM0
#define Enable_7__DM1 CYREG_PRT0_DM1
#define Enable_7__DM2 CYREG_PRT0_DM2
#define Enable_7__DR CYREG_PRT0_DR
#define Enable_7__INP_DIS CYREG_PRT0_INP_DIS
#define Enable_7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Enable_7__LCD_EN CYREG_PRT0_LCD_EN
#define Enable_7__MASK 0x10u
#define Enable_7__PORT 0u
#define Enable_7__PRT CYREG_PRT0_PRT
#define Enable_7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Enable_7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Enable_7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Enable_7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Enable_7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Enable_7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Enable_7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Enable_7__PS CYREG_PRT0_PS
#define Enable_7__SHIFT 4
#define Enable_7__SLW CYREG_PRT0_SLW

/* Enable_8 */
#define Enable_8__0__MASK 0x04u
#define Enable_8__0__PC CYREG_PRT4_PC2
#define Enable_8__0__PORT 4u
#define Enable_8__0__SHIFT 2
#define Enable_8__AG CYREG_PRT4_AG
#define Enable_8__AMUX CYREG_PRT4_AMUX
#define Enable_8__BIE CYREG_PRT4_BIE
#define Enable_8__BIT_MASK CYREG_PRT4_BIT_MASK
#define Enable_8__BYP CYREG_PRT4_BYP
#define Enable_8__CTL CYREG_PRT4_CTL
#define Enable_8__DM0 CYREG_PRT4_DM0
#define Enable_8__DM1 CYREG_PRT4_DM1
#define Enable_8__DM2 CYREG_PRT4_DM2
#define Enable_8__DR CYREG_PRT4_DR
#define Enable_8__INP_DIS CYREG_PRT4_INP_DIS
#define Enable_8__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Enable_8__LCD_EN CYREG_PRT4_LCD_EN
#define Enable_8__MASK 0x04u
#define Enable_8__PORT 4u
#define Enable_8__PRT CYREG_PRT4_PRT
#define Enable_8__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Enable_8__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Enable_8__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Enable_8__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Enable_8__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Enable_8__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Enable_8__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Enable_8__PS CYREG_PRT4_PS
#define Enable_8__SHIFT 2
#define Enable_8__SLW CYREG_PRT4_SLW

/* startPin */
#define startPin__0__MASK 0x10u
#define startPin__0__PC CYREG_PRT5_PC4
#define startPin__0__PORT 5u
#define startPin__0__SHIFT 4
#define startPin__AG CYREG_PRT5_AG
#define startPin__AMUX CYREG_PRT5_AMUX
#define startPin__BIE CYREG_PRT5_BIE
#define startPin__BIT_MASK CYREG_PRT5_BIT_MASK
#define startPin__BYP CYREG_PRT5_BYP
#define startPin__CTL CYREG_PRT5_CTL
#define startPin__DM0 CYREG_PRT5_DM0
#define startPin__DM1 CYREG_PRT5_DM1
#define startPin__DM2 CYREG_PRT5_DM2
#define startPin__DR CYREG_PRT5_DR
#define startPin__INP_DIS CYREG_PRT5_INP_DIS
#define startPin__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define startPin__LCD_EN CYREG_PRT5_LCD_EN
#define startPin__MASK 0x10u
#define startPin__PORT 5u
#define startPin__PRT CYREG_PRT5_PRT
#define startPin__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define startPin__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define startPin__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define startPin__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define startPin__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define startPin__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define startPin__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define startPin__PS CYREG_PRT5_PS
#define startPin__SHIFT 4
#define startPin__SLW CYREG_PRT5_SLW

/* Counter_1_CounterUDB */
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB02_A0
#define Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB02_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB02_D0
#define Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB02_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB02_F0
#define Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB02_F1
#define Counter_1_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB03_A0
#define Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB03_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB03_D0
#define Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB03_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB03_F0
#define Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB03_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST

/* Counter_2_CounterUDB */
#define Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Counter_2_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Counter_2_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Counter_2_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Counter_2_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Counter_2_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Counter_2_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Counter_2_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Counter_2_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Counter_2_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Counter_2_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Counter_2_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Counter_2_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Counter_2_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Counter_2_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Counter_2_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Counter_2_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Counter_2_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Counter_2_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Counter_2_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Counter_2_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Counter_2_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Counter_2_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB09_F1
#define Counter_2_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Counter_2_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB09_ST

/* Counter_3_CounterUDB */
#define Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Counter_3_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Counter_3_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Counter_3_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Counter_3_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Counter_3_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Counter_3_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Counter_3_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Counter_3_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Counter_3_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Counter_3_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Counter_3_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Counter_3_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB07_A0
#define Counter_3_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB07_A1
#define Counter_3_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Counter_3_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB07_D0
#define Counter_3_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB07_D1
#define Counter_3_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Counter_3_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Counter_3_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB07_F0
#define Counter_3_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB07_F1
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B1_UDB08_ST

/* Counter_4_CounterUDB */
#define Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Counter_4_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Counter_4_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Counter_4_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Counter_4_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Counter_4_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Counter_4_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Counter_4_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Counter_4_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Counter_4_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Counter_4_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Counter_4_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Counter_4_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Counter_4_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Counter_4_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Counter_4_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Counter_4_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Counter_4_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_4_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Counter_4_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Counter_4_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Counter_4_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_4_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B1_UDB05_ST

/* Counter_5_CounterUDB */
#define Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Counter_5_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Counter_5_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Counter_5_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Counter_5_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Counter_5_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Counter_5_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Counter_5_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Counter_5_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Counter_5_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Counter_5_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Counter_5_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter_5_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Counter_5_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Counter_5_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB11_A0
#define Counter_5_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB11_A1
#define Counter_5_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Counter_5_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB11_D0
#define Counter_5_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB11_D1
#define Counter_5_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Counter_5_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Counter_5_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB11_F0
#define Counter_5_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB11_F1
#define Counter_5_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Counter_5_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B1_UDB09_ST

/* Counter_6_CounterUDB */
#define Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Counter_6_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Counter_6_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB10_A0
#define Counter_6_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB10_A1
#define Counter_6_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Counter_6_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB10_D0
#define Counter_6_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB10_D1
#define Counter_6_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Counter_6_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Counter_6_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB10_F0
#define Counter_6_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB10_F1
#define Counter_6_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define Counter_6_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB11_A0
#define Counter_6_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB11_A1
#define Counter_6_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define Counter_6_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB11_D0
#define Counter_6_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB11_D1
#define Counter_6_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Counter_6_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define Counter_6_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB11_F0
#define Counter_6_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB11_F1
#define Counter_6_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Counter_6_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B1_UDB11_MSK
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B1_UDB11_ST

/* Counter_7_CounterUDB */
#define Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Counter_7_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Counter_7_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Counter_7_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Counter_7_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Counter_7_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Counter_7_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Counter_7_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Counter_7_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Counter_7_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Counter_7_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Counter_7_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Counter_7_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Counter_7_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Counter_7_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Counter_7_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Counter_7_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Counter_7_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Counter_7_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Counter_7_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Counter_7_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Counter_7_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Counter_7_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Counter_7_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Counter_7_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B1_UDB04_ST

/* Counter_8_CounterUDB */
#define Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Counter_8_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Counter_8_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Counter_8_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Counter_8_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Counter_8_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Counter_8_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Counter_8_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Counter_8_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Counter_8_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Counter_8_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Counter_8_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Counter_8_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Counter_8_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Counter_8_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Counter_8_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Counter_8_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Counter_8_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Counter_8_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Counter_8_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Counter_8_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Counter_8_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Counter_8_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB13_F1
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB10_ST

/* MotorPWM_1 */
#define MotorPWM_1__0__MASK 0x40u
#define MotorPWM_1__0__PC CYREG_PRT2_PC6
#define MotorPWM_1__0__PORT 2u
#define MotorPWM_1__0__SHIFT 6
#define MotorPWM_1__AG CYREG_PRT2_AG
#define MotorPWM_1__AMUX CYREG_PRT2_AMUX
#define MotorPWM_1__BIE CYREG_PRT2_BIE
#define MotorPWM_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define MotorPWM_1__BYP CYREG_PRT2_BYP
#define MotorPWM_1__CTL CYREG_PRT2_CTL
#define MotorPWM_1__DM0 CYREG_PRT2_DM0
#define MotorPWM_1__DM1 CYREG_PRT2_DM1
#define MotorPWM_1__DM2 CYREG_PRT2_DM2
#define MotorPWM_1__DR CYREG_PRT2_DR
#define MotorPWM_1__INP_DIS CYREG_PRT2_INP_DIS
#define MotorPWM_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MotorPWM_1__LCD_EN CYREG_PRT2_LCD_EN
#define MotorPWM_1__MASK 0x40u
#define MotorPWM_1__PORT 2u
#define MotorPWM_1__PRT CYREG_PRT2_PRT
#define MotorPWM_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MotorPWM_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MotorPWM_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MotorPWM_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MotorPWM_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MotorPWM_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MotorPWM_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MotorPWM_1__PS CYREG_PRT2_PS
#define MotorPWM_1__SHIFT 6
#define MotorPWM_1__SLW CYREG_PRT2_SLW

/* MotorPWM_2 */
#define MotorPWM_2__0__MASK 0x10u
#define MotorPWM_2__0__PC CYREG_PRT6_PC4
#define MotorPWM_2__0__PORT 6u
#define MotorPWM_2__0__SHIFT 4
#define MotorPWM_2__AG CYREG_PRT6_AG
#define MotorPWM_2__AMUX CYREG_PRT6_AMUX
#define MotorPWM_2__BIE CYREG_PRT6_BIE
#define MotorPWM_2__BIT_MASK CYREG_PRT6_BIT_MASK
#define MotorPWM_2__BYP CYREG_PRT6_BYP
#define MotorPWM_2__CTL CYREG_PRT6_CTL
#define MotorPWM_2__DM0 CYREG_PRT6_DM0
#define MotorPWM_2__DM1 CYREG_PRT6_DM1
#define MotorPWM_2__DM2 CYREG_PRT6_DM2
#define MotorPWM_2__DR CYREG_PRT6_DR
#define MotorPWM_2__INP_DIS CYREG_PRT6_INP_DIS
#define MotorPWM_2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MotorPWM_2__LCD_EN CYREG_PRT6_LCD_EN
#define MotorPWM_2__MASK 0x10u
#define MotorPWM_2__PORT 6u
#define MotorPWM_2__PRT CYREG_PRT6_PRT
#define MotorPWM_2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MotorPWM_2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MotorPWM_2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MotorPWM_2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MotorPWM_2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MotorPWM_2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MotorPWM_2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MotorPWM_2__PS CYREG_PRT6_PS
#define MotorPWM_2__SHIFT 4
#define MotorPWM_2__SLW CYREG_PRT6_SLW

/* MotorPWM_3 */
#define MotorPWM_3__0__MASK 0x04u
#define MotorPWM_3__0__PC CYREG_PRT12_PC2
#define MotorPWM_3__0__PORT 12u
#define MotorPWM_3__0__SHIFT 2
#define MotorPWM_3__AG CYREG_PRT12_AG
#define MotorPWM_3__BIE CYREG_PRT12_BIE
#define MotorPWM_3__BIT_MASK CYREG_PRT12_BIT_MASK
#define MotorPWM_3__BYP CYREG_PRT12_BYP
#define MotorPWM_3__DM0 CYREG_PRT12_DM0
#define MotorPWM_3__DM1 CYREG_PRT12_DM1
#define MotorPWM_3__DM2 CYREG_PRT12_DM2
#define MotorPWM_3__DR CYREG_PRT12_DR
#define MotorPWM_3__INP_DIS CYREG_PRT12_INP_DIS
#define MotorPWM_3__MASK 0x04u
#define MotorPWM_3__PORT 12u
#define MotorPWM_3__PRT CYREG_PRT12_PRT
#define MotorPWM_3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MotorPWM_3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MotorPWM_3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MotorPWM_3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MotorPWM_3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MotorPWM_3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MotorPWM_3__PS CYREG_PRT12_PS
#define MotorPWM_3__SHIFT 2
#define MotorPWM_3__SIO_CFG CYREG_PRT12_SIO_CFG
#define MotorPWM_3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MotorPWM_3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MotorPWM_3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MotorPWM_3__SLW CYREG_PRT12_SLW

/* MotorPWM_4 */
#define MotorPWM_4__0__MASK 0x01u
#define MotorPWM_4__0__PC CYREG_PRT0_PC0
#define MotorPWM_4__0__PORT 0u
#define MotorPWM_4__0__SHIFT 0
#define MotorPWM_4__AG CYREG_PRT0_AG
#define MotorPWM_4__AMUX CYREG_PRT0_AMUX
#define MotorPWM_4__BIE CYREG_PRT0_BIE
#define MotorPWM_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define MotorPWM_4__BYP CYREG_PRT0_BYP
#define MotorPWM_4__CTL CYREG_PRT0_CTL
#define MotorPWM_4__DM0 CYREG_PRT0_DM0
#define MotorPWM_4__DM1 CYREG_PRT0_DM1
#define MotorPWM_4__DM2 CYREG_PRT0_DM2
#define MotorPWM_4__DR CYREG_PRT0_DR
#define MotorPWM_4__INP_DIS CYREG_PRT0_INP_DIS
#define MotorPWM_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MotorPWM_4__LCD_EN CYREG_PRT0_LCD_EN
#define MotorPWM_4__MASK 0x01u
#define MotorPWM_4__PORT 0u
#define MotorPWM_4__PRT CYREG_PRT0_PRT
#define MotorPWM_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MotorPWM_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MotorPWM_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MotorPWM_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MotorPWM_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MotorPWM_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MotorPWM_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MotorPWM_4__PS CYREG_PRT0_PS
#define MotorPWM_4__SHIFT 0
#define MotorPWM_4__SLW CYREG_PRT0_SLW

/* MotorPWM_5 */
#define MotorPWM_5__0__MASK 0x02u
#define MotorPWM_5__0__PC CYREG_PRT5_PC1
#define MotorPWM_5__0__PORT 5u
#define MotorPWM_5__0__SHIFT 1
#define MotorPWM_5__AG CYREG_PRT5_AG
#define MotorPWM_5__AMUX CYREG_PRT5_AMUX
#define MotorPWM_5__BIE CYREG_PRT5_BIE
#define MotorPWM_5__BIT_MASK CYREG_PRT5_BIT_MASK
#define MotorPWM_5__BYP CYREG_PRT5_BYP
#define MotorPWM_5__CTL CYREG_PRT5_CTL
#define MotorPWM_5__DM0 CYREG_PRT5_DM0
#define MotorPWM_5__DM1 CYREG_PRT5_DM1
#define MotorPWM_5__DM2 CYREG_PRT5_DM2
#define MotorPWM_5__DR CYREG_PRT5_DR
#define MotorPWM_5__INP_DIS CYREG_PRT5_INP_DIS
#define MotorPWM_5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MotorPWM_5__LCD_EN CYREG_PRT5_LCD_EN
#define MotorPWM_5__MASK 0x02u
#define MotorPWM_5__PORT 5u
#define MotorPWM_5__PRT CYREG_PRT5_PRT
#define MotorPWM_5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MotorPWM_5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MotorPWM_5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MotorPWM_5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MotorPWM_5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MotorPWM_5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MotorPWM_5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MotorPWM_5__PS CYREG_PRT5_PS
#define MotorPWM_5__SHIFT 1
#define MotorPWM_5__SLW CYREG_PRT5_SLW

/* MotorPWM_6 */
#define MotorPWM_6__0__MASK 0x40u
#define MotorPWM_6__0__PC CYREG_PRT12_PC6
#define MotorPWM_6__0__PORT 12u
#define MotorPWM_6__0__SHIFT 6
#define MotorPWM_6__AG CYREG_PRT12_AG
#define MotorPWM_6__BIE CYREG_PRT12_BIE
#define MotorPWM_6__BIT_MASK CYREG_PRT12_BIT_MASK
#define MotorPWM_6__BYP CYREG_PRT12_BYP
#define MotorPWM_6__DM0 CYREG_PRT12_DM0
#define MotorPWM_6__DM1 CYREG_PRT12_DM1
#define MotorPWM_6__DM2 CYREG_PRT12_DM2
#define MotorPWM_6__DR CYREG_PRT12_DR
#define MotorPWM_6__INP_DIS CYREG_PRT12_INP_DIS
#define MotorPWM_6__MASK 0x40u
#define MotorPWM_6__PORT 12u
#define MotorPWM_6__PRT CYREG_PRT12_PRT
#define MotorPWM_6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MotorPWM_6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MotorPWM_6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MotorPWM_6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MotorPWM_6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MotorPWM_6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MotorPWM_6__PS CYREG_PRT12_PS
#define MotorPWM_6__SHIFT 6
#define MotorPWM_6__SIO_CFG CYREG_PRT12_SIO_CFG
#define MotorPWM_6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MotorPWM_6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MotorPWM_6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MotorPWM_6__SLW CYREG_PRT12_SLW

/* MotorPWM_7 */
#define MotorPWM_7__0__MASK 0x20u
#define MotorPWM_7__0__PC CYREG_PRT0_PC5
#define MotorPWM_7__0__PORT 0u
#define MotorPWM_7__0__SHIFT 5
#define MotorPWM_7__AG CYREG_PRT0_AG
#define MotorPWM_7__AMUX CYREG_PRT0_AMUX
#define MotorPWM_7__BIE CYREG_PRT0_BIE
#define MotorPWM_7__BIT_MASK CYREG_PRT0_BIT_MASK
#define MotorPWM_7__BYP CYREG_PRT0_BYP
#define MotorPWM_7__CTL CYREG_PRT0_CTL
#define MotorPWM_7__DM0 CYREG_PRT0_DM0
#define MotorPWM_7__DM1 CYREG_PRT0_DM1
#define MotorPWM_7__DM2 CYREG_PRT0_DM2
#define MotorPWM_7__DR CYREG_PRT0_DR
#define MotorPWM_7__INP_DIS CYREG_PRT0_INP_DIS
#define MotorPWM_7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MotorPWM_7__LCD_EN CYREG_PRT0_LCD_EN
#define MotorPWM_7__MASK 0x20u
#define MotorPWM_7__PORT 0u
#define MotorPWM_7__PRT CYREG_PRT0_PRT
#define MotorPWM_7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MotorPWM_7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MotorPWM_7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MotorPWM_7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MotorPWM_7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MotorPWM_7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MotorPWM_7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MotorPWM_7__PS CYREG_PRT0_PS
#define MotorPWM_7__SHIFT 5
#define MotorPWM_7__SLW CYREG_PRT0_SLW

/* MotorPWM_8 */
#define MotorPWM_8__0__MASK 0x08u
#define MotorPWM_8__0__PC CYREG_PRT4_PC3
#define MotorPWM_8__0__PORT 4u
#define MotorPWM_8__0__SHIFT 3
#define MotorPWM_8__AG CYREG_PRT4_AG
#define MotorPWM_8__AMUX CYREG_PRT4_AMUX
#define MotorPWM_8__BIE CYREG_PRT4_BIE
#define MotorPWM_8__BIT_MASK CYREG_PRT4_BIT_MASK
#define MotorPWM_8__BYP CYREG_PRT4_BYP
#define MotorPWM_8__CTL CYREG_PRT4_CTL
#define MotorPWM_8__DM0 CYREG_PRT4_DM0
#define MotorPWM_8__DM1 CYREG_PRT4_DM1
#define MotorPWM_8__DM2 CYREG_PRT4_DM2
#define MotorPWM_8__DR CYREG_PRT4_DR
#define MotorPWM_8__INP_DIS CYREG_PRT4_INP_DIS
#define MotorPWM_8__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MotorPWM_8__LCD_EN CYREG_PRT4_LCD_EN
#define MotorPWM_8__MASK 0x08u
#define MotorPWM_8__PORT 4u
#define MotorPWM_8__PRT CYREG_PRT4_PRT
#define MotorPWM_8__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MotorPWM_8__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MotorPWM_8__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MotorPWM_8__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MotorPWM_8__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MotorPWM_8__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MotorPWM_8__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MotorPWM_8__PS CYREG_PRT4_PS
#define MotorPWM_8__SHIFT 3
#define MotorPWM_8__SLW CYREG_PRT4_SLW

/* Encoder_1_A */
#define Encoder_1_A__0__MASK 0x80u
#define Encoder_1_A__0__PC CYREG_PRT2_PC7
#define Encoder_1_A__0__PORT 2u
#define Encoder_1_A__0__SHIFT 7
#define Encoder_1_A__AG CYREG_PRT2_AG
#define Encoder_1_A__AMUX CYREG_PRT2_AMUX
#define Encoder_1_A__BIE CYREG_PRT2_BIE
#define Encoder_1_A__BIT_MASK CYREG_PRT2_BIT_MASK
#define Encoder_1_A__BYP CYREG_PRT2_BYP
#define Encoder_1_A__CTL CYREG_PRT2_CTL
#define Encoder_1_A__DM0 CYREG_PRT2_DM0
#define Encoder_1_A__DM1 CYREG_PRT2_DM1
#define Encoder_1_A__DM2 CYREG_PRT2_DM2
#define Encoder_1_A__DR CYREG_PRT2_DR
#define Encoder_1_A__INP_DIS CYREG_PRT2_INP_DIS
#define Encoder_1_A__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Encoder_1_A__LCD_EN CYREG_PRT2_LCD_EN
#define Encoder_1_A__MASK 0x80u
#define Encoder_1_A__PORT 2u
#define Encoder_1_A__PRT CYREG_PRT2_PRT
#define Encoder_1_A__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Encoder_1_A__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Encoder_1_A__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Encoder_1_A__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Encoder_1_A__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Encoder_1_A__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Encoder_1_A__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Encoder_1_A__PS CYREG_PRT2_PS
#define Encoder_1_A__SHIFT 7
#define Encoder_1_A__SLW CYREG_PRT2_SLW

/* Encoder_1_B */
#define Encoder_1_B__0__MASK 0x10u
#define Encoder_1_B__0__PC CYREG_PRT12_PC4
#define Encoder_1_B__0__PORT 12u
#define Encoder_1_B__0__SHIFT 4
#define Encoder_1_B__AG CYREG_PRT12_AG
#define Encoder_1_B__BIE CYREG_PRT12_BIE
#define Encoder_1_B__BIT_MASK CYREG_PRT12_BIT_MASK
#define Encoder_1_B__BYP CYREG_PRT12_BYP
#define Encoder_1_B__DM0 CYREG_PRT12_DM0
#define Encoder_1_B__DM1 CYREG_PRT12_DM1
#define Encoder_1_B__DM2 CYREG_PRT12_DM2
#define Encoder_1_B__DR CYREG_PRT12_DR
#define Encoder_1_B__INP_DIS CYREG_PRT12_INP_DIS
#define Encoder_1_B__MASK 0x10u
#define Encoder_1_B__PORT 12u
#define Encoder_1_B__PRT CYREG_PRT12_PRT
#define Encoder_1_B__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Encoder_1_B__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Encoder_1_B__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Encoder_1_B__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Encoder_1_B__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Encoder_1_B__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Encoder_1_B__PS CYREG_PRT12_PS
#define Encoder_1_B__SHIFT 4
#define Encoder_1_B__SIO_CFG CYREG_PRT12_SIO_CFG
#define Encoder_1_B__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Encoder_1_B__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Encoder_1_B__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Encoder_1_B__SLW CYREG_PRT12_SLW

/* Encoder_2_A */
#define Encoder_2_A__0__MASK 0x20u
#define Encoder_2_A__0__PC CYREG_PRT6_PC5
#define Encoder_2_A__0__PORT 6u
#define Encoder_2_A__0__SHIFT 5
#define Encoder_2_A__AG CYREG_PRT6_AG
#define Encoder_2_A__AMUX CYREG_PRT6_AMUX
#define Encoder_2_A__BIE CYREG_PRT6_BIE
#define Encoder_2_A__BIT_MASK CYREG_PRT6_BIT_MASK
#define Encoder_2_A__BYP CYREG_PRT6_BYP
#define Encoder_2_A__CTL CYREG_PRT6_CTL
#define Encoder_2_A__DM0 CYREG_PRT6_DM0
#define Encoder_2_A__DM1 CYREG_PRT6_DM1
#define Encoder_2_A__DM2 CYREG_PRT6_DM2
#define Encoder_2_A__DR CYREG_PRT6_DR
#define Encoder_2_A__INP_DIS CYREG_PRT6_INP_DIS
#define Encoder_2_A__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Encoder_2_A__LCD_EN CYREG_PRT6_LCD_EN
#define Encoder_2_A__MASK 0x20u
#define Encoder_2_A__PORT 6u
#define Encoder_2_A__PRT CYREG_PRT6_PRT
#define Encoder_2_A__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Encoder_2_A__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Encoder_2_A__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Encoder_2_A__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Encoder_2_A__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Encoder_2_A__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Encoder_2_A__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Encoder_2_A__PS CYREG_PRT6_PS
#define Encoder_2_A__SHIFT 5
#define Encoder_2_A__SLW CYREG_PRT6_SLW

/* Encoder_2_B */
#define Encoder_2_B__0__MASK 0x40u
#define Encoder_2_B__0__PC CYREG_PRT6_PC6
#define Encoder_2_B__0__PORT 6u
#define Encoder_2_B__0__SHIFT 6
#define Encoder_2_B__AG CYREG_PRT6_AG
#define Encoder_2_B__AMUX CYREG_PRT6_AMUX
#define Encoder_2_B__BIE CYREG_PRT6_BIE
#define Encoder_2_B__BIT_MASK CYREG_PRT6_BIT_MASK
#define Encoder_2_B__BYP CYREG_PRT6_BYP
#define Encoder_2_B__CTL CYREG_PRT6_CTL
#define Encoder_2_B__DM0 CYREG_PRT6_DM0
#define Encoder_2_B__DM1 CYREG_PRT6_DM1
#define Encoder_2_B__DM2 CYREG_PRT6_DM2
#define Encoder_2_B__DR CYREG_PRT6_DR
#define Encoder_2_B__INP_DIS CYREG_PRT6_INP_DIS
#define Encoder_2_B__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Encoder_2_B__LCD_EN CYREG_PRT6_LCD_EN
#define Encoder_2_B__MASK 0x40u
#define Encoder_2_B__PORT 6u
#define Encoder_2_B__PRT CYREG_PRT6_PRT
#define Encoder_2_B__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Encoder_2_B__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Encoder_2_B__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Encoder_2_B__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Encoder_2_B__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Encoder_2_B__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Encoder_2_B__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Encoder_2_B__PS CYREG_PRT6_PS
#define Encoder_2_B__SHIFT 6
#define Encoder_2_B__SLW CYREG_PRT6_SLW

/* Encoder_3_A */
#define Encoder_3_A__0__MASK 0x08u
#define Encoder_3_A__0__PC CYREG_PRT12_PC3
#define Encoder_3_A__0__PORT 12u
#define Encoder_3_A__0__SHIFT 3
#define Encoder_3_A__AG CYREG_PRT12_AG
#define Encoder_3_A__BIE CYREG_PRT12_BIE
#define Encoder_3_A__BIT_MASK CYREG_PRT12_BIT_MASK
#define Encoder_3_A__BYP CYREG_PRT12_BYP
#define Encoder_3_A__DM0 CYREG_PRT12_DM0
#define Encoder_3_A__DM1 CYREG_PRT12_DM1
#define Encoder_3_A__DM2 CYREG_PRT12_DM2
#define Encoder_3_A__DR CYREG_PRT12_DR
#define Encoder_3_A__INP_DIS CYREG_PRT12_INP_DIS
#define Encoder_3_A__MASK 0x08u
#define Encoder_3_A__PORT 12u
#define Encoder_3_A__PRT CYREG_PRT12_PRT
#define Encoder_3_A__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Encoder_3_A__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Encoder_3_A__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Encoder_3_A__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Encoder_3_A__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Encoder_3_A__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Encoder_3_A__PS CYREG_PRT12_PS
#define Encoder_3_A__SHIFT 3
#define Encoder_3_A__SIO_CFG CYREG_PRT12_SIO_CFG
#define Encoder_3_A__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Encoder_3_A__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Encoder_3_A__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Encoder_3_A__SLW CYREG_PRT12_SLW

/* Encoder_3_B */
#define Encoder_3_B__0__MASK 0x01u
#define Encoder_3_B__0__PC CYREG_PRT4_PC0
#define Encoder_3_B__0__PORT 4u
#define Encoder_3_B__0__SHIFT 0
#define Encoder_3_B__AG CYREG_PRT4_AG
#define Encoder_3_B__AMUX CYREG_PRT4_AMUX
#define Encoder_3_B__BIE CYREG_PRT4_BIE
#define Encoder_3_B__BIT_MASK CYREG_PRT4_BIT_MASK
#define Encoder_3_B__BYP CYREG_PRT4_BYP
#define Encoder_3_B__CTL CYREG_PRT4_CTL
#define Encoder_3_B__DM0 CYREG_PRT4_DM0
#define Encoder_3_B__DM1 CYREG_PRT4_DM1
#define Encoder_3_B__DM2 CYREG_PRT4_DM2
#define Encoder_3_B__DR CYREG_PRT4_DR
#define Encoder_3_B__INP_DIS CYREG_PRT4_INP_DIS
#define Encoder_3_B__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Encoder_3_B__LCD_EN CYREG_PRT4_LCD_EN
#define Encoder_3_B__MASK 0x01u
#define Encoder_3_B__PORT 4u
#define Encoder_3_B__PRT CYREG_PRT4_PRT
#define Encoder_3_B__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Encoder_3_B__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Encoder_3_B__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Encoder_3_B__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Encoder_3_B__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Encoder_3_B__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Encoder_3_B__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Encoder_3_B__PS CYREG_PRT4_PS
#define Encoder_3_B__SHIFT 0
#define Encoder_3_B__SLW CYREG_PRT4_SLW

/* Encoder_4_A */
#define Encoder_4_A__0__MASK 0x02u
#define Encoder_4_A__0__PC CYREG_PRT0_PC1
#define Encoder_4_A__0__PORT 0u
#define Encoder_4_A__0__SHIFT 1
#define Encoder_4_A__AG CYREG_PRT0_AG
#define Encoder_4_A__AMUX CYREG_PRT0_AMUX
#define Encoder_4_A__BIE CYREG_PRT0_BIE
#define Encoder_4_A__BIT_MASK CYREG_PRT0_BIT_MASK
#define Encoder_4_A__BYP CYREG_PRT0_BYP
#define Encoder_4_A__CTL CYREG_PRT0_CTL
#define Encoder_4_A__DM0 CYREG_PRT0_DM0
#define Encoder_4_A__DM1 CYREG_PRT0_DM1
#define Encoder_4_A__DM2 CYREG_PRT0_DM2
#define Encoder_4_A__DR CYREG_PRT0_DR
#define Encoder_4_A__INP_DIS CYREG_PRT0_INP_DIS
#define Encoder_4_A__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Encoder_4_A__LCD_EN CYREG_PRT0_LCD_EN
#define Encoder_4_A__MASK 0x02u
#define Encoder_4_A__PORT 0u
#define Encoder_4_A__PRT CYREG_PRT0_PRT
#define Encoder_4_A__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Encoder_4_A__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Encoder_4_A__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Encoder_4_A__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Encoder_4_A__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Encoder_4_A__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Encoder_4_A__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Encoder_4_A__PS CYREG_PRT0_PS
#define Encoder_4_A__SHIFT 1
#define Encoder_4_A__SLW CYREG_PRT0_SLW

/* Encoder_4_B */
#define Encoder_4_B__0__MASK 0x04u
#define Encoder_4_B__0__PC CYREG_PRT0_PC2
#define Encoder_4_B__0__PORT 0u
#define Encoder_4_B__0__SHIFT 2
#define Encoder_4_B__AG CYREG_PRT0_AG
#define Encoder_4_B__AMUX CYREG_PRT0_AMUX
#define Encoder_4_B__BIE CYREG_PRT0_BIE
#define Encoder_4_B__BIT_MASK CYREG_PRT0_BIT_MASK
#define Encoder_4_B__BYP CYREG_PRT0_BYP
#define Encoder_4_B__CTL CYREG_PRT0_CTL
#define Encoder_4_B__DM0 CYREG_PRT0_DM0
#define Encoder_4_B__DM1 CYREG_PRT0_DM1
#define Encoder_4_B__DM2 CYREG_PRT0_DM2
#define Encoder_4_B__DR CYREG_PRT0_DR
#define Encoder_4_B__INP_DIS CYREG_PRT0_INP_DIS
#define Encoder_4_B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Encoder_4_B__LCD_EN CYREG_PRT0_LCD_EN
#define Encoder_4_B__MASK 0x04u
#define Encoder_4_B__PORT 0u
#define Encoder_4_B__PRT CYREG_PRT0_PRT
#define Encoder_4_B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Encoder_4_B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Encoder_4_B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Encoder_4_B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Encoder_4_B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Encoder_4_B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Encoder_4_B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Encoder_4_B__PS CYREG_PRT0_PS
#define Encoder_4_B__SHIFT 2
#define Encoder_4_B__SLW CYREG_PRT0_SLW

/* Encoder_5_A */
#define Encoder_5_A__0__MASK 0x04u
#define Encoder_5_A__0__PC CYREG_PRT5_PC2
#define Encoder_5_A__0__PORT 5u
#define Encoder_5_A__0__SHIFT 2
#define Encoder_5_A__AG CYREG_PRT5_AG
#define Encoder_5_A__AMUX CYREG_PRT5_AMUX
#define Encoder_5_A__BIE CYREG_PRT5_BIE
#define Encoder_5_A__BIT_MASK CYREG_PRT5_BIT_MASK
#define Encoder_5_A__BYP CYREG_PRT5_BYP
#define Encoder_5_A__CTL CYREG_PRT5_CTL
#define Encoder_5_A__DM0 CYREG_PRT5_DM0
#define Encoder_5_A__DM1 CYREG_PRT5_DM1
#define Encoder_5_A__DM2 CYREG_PRT5_DM2
#define Encoder_5_A__DR CYREG_PRT5_DR
#define Encoder_5_A__INP_DIS CYREG_PRT5_INP_DIS
#define Encoder_5_A__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Encoder_5_A__LCD_EN CYREG_PRT5_LCD_EN
#define Encoder_5_A__MASK 0x04u
#define Encoder_5_A__PORT 5u
#define Encoder_5_A__PRT CYREG_PRT5_PRT
#define Encoder_5_A__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Encoder_5_A__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Encoder_5_A__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Encoder_5_A__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Encoder_5_A__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Encoder_5_A__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Encoder_5_A__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Encoder_5_A__PS CYREG_PRT5_PS
#define Encoder_5_A__SHIFT 2
#define Encoder_5_A__SLW CYREG_PRT5_SLW

/* Encoder_5_B */
#define Encoder_5_B__0__MASK 0x08u
#define Encoder_5_B__0__PC CYREG_PRT5_PC3
#define Encoder_5_B__0__PORT 5u
#define Encoder_5_B__0__SHIFT 3
#define Encoder_5_B__AG CYREG_PRT5_AG
#define Encoder_5_B__AMUX CYREG_PRT5_AMUX
#define Encoder_5_B__BIE CYREG_PRT5_BIE
#define Encoder_5_B__BIT_MASK CYREG_PRT5_BIT_MASK
#define Encoder_5_B__BYP CYREG_PRT5_BYP
#define Encoder_5_B__CTL CYREG_PRT5_CTL
#define Encoder_5_B__DM0 CYREG_PRT5_DM0
#define Encoder_5_B__DM1 CYREG_PRT5_DM1
#define Encoder_5_B__DM2 CYREG_PRT5_DM2
#define Encoder_5_B__DR CYREG_PRT5_DR
#define Encoder_5_B__INP_DIS CYREG_PRT5_INP_DIS
#define Encoder_5_B__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Encoder_5_B__LCD_EN CYREG_PRT5_LCD_EN
#define Encoder_5_B__MASK 0x08u
#define Encoder_5_B__PORT 5u
#define Encoder_5_B__PRT CYREG_PRT5_PRT
#define Encoder_5_B__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Encoder_5_B__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Encoder_5_B__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Encoder_5_B__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Encoder_5_B__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Encoder_5_B__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Encoder_5_B__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Encoder_5_B__PS CYREG_PRT5_PS
#define Encoder_5_B__SHIFT 3
#define Encoder_5_B__SLW CYREG_PRT5_SLW

/* Encoder_6_A */
#define Encoder_6_A__0__MASK 0x04u
#define Encoder_6_A__0__PC CYREG_PRT1_PC2
#define Encoder_6_A__0__PORT 1u
#define Encoder_6_A__0__SHIFT 2
#define Encoder_6_A__AG CYREG_PRT1_AG
#define Encoder_6_A__AMUX CYREG_PRT1_AMUX
#define Encoder_6_A__BIE CYREG_PRT1_BIE
#define Encoder_6_A__BIT_MASK CYREG_PRT1_BIT_MASK
#define Encoder_6_A__BYP CYREG_PRT1_BYP
#define Encoder_6_A__CTL CYREG_PRT1_CTL
#define Encoder_6_A__DM0 CYREG_PRT1_DM0
#define Encoder_6_A__DM1 CYREG_PRT1_DM1
#define Encoder_6_A__DM2 CYREG_PRT1_DM2
#define Encoder_6_A__DR CYREG_PRT1_DR
#define Encoder_6_A__INP_DIS CYREG_PRT1_INP_DIS
#define Encoder_6_A__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Encoder_6_A__LCD_EN CYREG_PRT1_LCD_EN
#define Encoder_6_A__MASK 0x04u
#define Encoder_6_A__PORT 1u
#define Encoder_6_A__PRT CYREG_PRT1_PRT
#define Encoder_6_A__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Encoder_6_A__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Encoder_6_A__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Encoder_6_A__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Encoder_6_A__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Encoder_6_A__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Encoder_6_A__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Encoder_6_A__PS CYREG_PRT1_PS
#define Encoder_6_A__SHIFT 2
#define Encoder_6_A__SLW CYREG_PRT1_SLW

/* Encoder_6_B */
#define Encoder_6_B__0__MASK 0x80u
#define Encoder_6_B__0__PC CYREG_PRT1_PC7
#define Encoder_6_B__0__PORT 1u
#define Encoder_6_B__0__SHIFT 7
#define Encoder_6_B__AG CYREG_PRT1_AG
#define Encoder_6_B__AMUX CYREG_PRT1_AMUX
#define Encoder_6_B__BIE CYREG_PRT1_BIE
#define Encoder_6_B__BIT_MASK CYREG_PRT1_BIT_MASK
#define Encoder_6_B__BYP CYREG_PRT1_BYP
#define Encoder_6_B__CTL CYREG_PRT1_CTL
#define Encoder_6_B__DM0 CYREG_PRT1_DM0
#define Encoder_6_B__DM1 CYREG_PRT1_DM1
#define Encoder_6_B__DM2 CYREG_PRT1_DM2
#define Encoder_6_B__DR CYREG_PRT1_DR
#define Encoder_6_B__INP_DIS CYREG_PRT1_INP_DIS
#define Encoder_6_B__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Encoder_6_B__LCD_EN CYREG_PRT1_LCD_EN
#define Encoder_6_B__MASK 0x80u
#define Encoder_6_B__PORT 1u
#define Encoder_6_B__PRT CYREG_PRT1_PRT
#define Encoder_6_B__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Encoder_6_B__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Encoder_6_B__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Encoder_6_B__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Encoder_6_B__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Encoder_6_B__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Encoder_6_B__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Encoder_6_B__PS CYREG_PRT1_PS
#define Encoder_6_B__SHIFT 7
#define Encoder_6_B__SLW CYREG_PRT1_SLW

/* Encoder_7_A */
#define Encoder_7_A__0__MASK 0x40u
#define Encoder_7_A__0__PC CYREG_PRT0_PC6
#define Encoder_7_A__0__PORT 0u
#define Encoder_7_A__0__SHIFT 6
#define Encoder_7_A__AG CYREG_PRT0_AG
#define Encoder_7_A__AMUX CYREG_PRT0_AMUX
#define Encoder_7_A__BIE CYREG_PRT0_BIE
#define Encoder_7_A__BIT_MASK CYREG_PRT0_BIT_MASK
#define Encoder_7_A__BYP CYREG_PRT0_BYP
#define Encoder_7_A__CTL CYREG_PRT0_CTL
#define Encoder_7_A__DM0 CYREG_PRT0_DM0
#define Encoder_7_A__DM1 CYREG_PRT0_DM1
#define Encoder_7_A__DM2 CYREG_PRT0_DM2
#define Encoder_7_A__DR CYREG_PRT0_DR
#define Encoder_7_A__INP_DIS CYREG_PRT0_INP_DIS
#define Encoder_7_A__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Encoder_7_A__LCD_EN CYREG_PRT0_LCD_EN
#define Encoder_7_A__MASK 0x40u
#define Encoder_7_A__PORT 0u
#define Encoder_7_A__PRT CYREG_PRT0_PRT
#define Encoder_7_A__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Encoder_7_A__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Encoder_7_A__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Encoder_7_A__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Encoder_7_A__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Encoder_7_A__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Encoder_7_A__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Encoder_7_A__PS CYREG_PRT0_PS
#define Encoder_7_A__SHIFT 6
#define Encoder_7_A__SLW CYREG_PRT0_SLW

/* Encoder_7_B */
#define Encoder_7_B__0__MASK 0x80u
#define Encoder_7_B__0__PC CYREG_PRT0_PC7
#define Encoder_7_B__0__PORT 0u
#define Encoder_7_B__0__SHIFT 7
#define Encoder_7_B__AG CYREG_PRT0_AG
#define Encoder_7_B__AMUX CYREG_PRT0_AMUX
#define Encoder_7_B__BIE CYREG_PRT0_BIE
#define Encoder_7_B__BIT_MASK CYREG_PRT0_BIT_MASK
#define Encoder_7_B__BYP CYREG_PRT0_BYP
#define Encoder_7_B__CTL CYREG_PRT0_CTL
#define Encoder_7_B__DM0 CYREG_PRT0_DM0
#define Encoder_7_B__DM1 CYREG_PRT0_DM1
#define Encoder_7_B__DM2 CYREG_PRT0_DM2
#define Encoder_7_B__DR CYREG_PRT0_DR
#define Encoder_7_B__INP_DIS CYREG_PRT0_INP_DIS
#define Encoder_7_B__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Encoder_7_B__LCD_EN CYREG_PRT0_LCD_EN
#define Encoder_7_B__MASK 0x80u
#define Encoder_7_B__PORT 0u
#define Encoder_7_B__PRT CYREG_PRT0_PRT
#define Encoder_7_B__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Encoder_7_B__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Encoder_7_B__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Encoder_7_B__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Encoder_7_B__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Encoder_7_B__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Encoder_7_B__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Encoder_7_B__PS CYREG_PRT0_PS
#define Encoder_7_B__SHIFT 7
#define Encoder_7_B__SLW CYREG_PRT0_SLW

/* Encoder_8_A */
#define Encoder_8_A__0__MASK 0x10u
#define Encoder_8_A__0__PC CYREG_PRT4_PC4
#define Encoder_8_A__0__PORT 4u
#define Encoder_8_A__0__SHIFT 4
#define Encoder_8_A__AG CYREG_PRT4_AG
#define Encoder_8_A__AMUX CYREG_PRT4_AMUX
#define Encoder_8_A__BIE CYREG_PRT4_BIE
#define Encoder_8_A__BIT_MASK CYREG_PRT4_BIT_MASK
#define Encoder_8_A__BYP CYREG_PRT4_BYP
#define Encoder_8_A__CTL CYREG_PRT4_CTL
#define Encoder_8_A__DM0 CYREG_PRT4_DM0
#define Encoder_8_A__DM1 CYREG_PRT4_DM1
#define Encoder_8_A__DM2 CYREG_PRT4_DM2
#define Encoder_8_A__DR CYREG_PRT4_DR
#define Encoder_8_A__INP_DIS CYREG_PRT4_INP_DIS
#define Encoder_8_A__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Encoder_8_A__LCD_EN CYREG_PRT4_LCD_EN
#define Encoder_8_A__MASK 0x10u
#define Encoder_8_A__PORT 4u
#define Encoder_8_A__PRT CYREG_PRT4_PRT
#define Encoder_8_A__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Encoder_8_A__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Encoder_8_A__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Encoder_8_A__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Encoder_8_A__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Encoder_8_A__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Encoder_8_A__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Encoder_8_A__PS CYREG_PRT4_PS
#define Encoder_8_A__SHIFT 4
#define Encoder_8_A__SLW CYREG_PRT4_SLW

/* Encoder_8_B */
#define Encoder_8_B__0__MASK 0x20u
#define Encoder_8_B__0__PC CYREG_PRT4_PC5
#define Encoder_8_B__0__PORT 4u
#define Encoder_8_B__0__SHIFT 5
#define Encoder_8_B__AG CYREG_PRT4_AG
#define Encoder_8_B__AMUX CYREG_PRT4_AMUX
#define Encoder_8_B__BIE CYREG_PRT4_BIE
#define Encoder_8_B__BIT_MASK CYREG_PRT4_BIT_MASK
#define Encoder_8_B__BYP CYREG_PRT4_BYP
#define Encoder_8_B__CTL CYREG_PRT4_CTL
#define Encoder_8_B__DM0 CYREG_PRT4_DM0
#define Encoder_8_B__DM1 CYREG_PRT4_DM1
#define Encoder_8_B__DM2 CYREG_PRT4_DM2
#define Encoder_8_B__DR CYREG_PRT4_DR
#define Encoder_8_B__INP_DIS CYREG_PRT4_INP_DIS
#define Encoder_8_B__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Encoder_8_B__LCD_EN CYREG_PRT4_LCD_EN
#define Encoder_8_B__MASK 0x20u
#define Encoder_8_B__PORT 4u
#define Encoder_8_B__PRT CYREG_PRT4_PRT
#define Encoder_8_B__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Encoder_8_B__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Encoder_8_B__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Encoder_8_B__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Encoder_8_B__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Encoder_8_B__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Encoder_8_B__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Encoder_8_B__PS CYREG_PRT4_PS
#define Encoder_8_B__SHIFT 5
#define Encoder_8_B__SLW CYREG_PRT4_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 51999999U
#define BCLK__BUS_CLK__KHZ 51999U
#define BCLK__BUS_CLK__MHZ 51U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E16A069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
