cbx_4__1_/mem_top_ipin_0/SRAM_0_/LATCH0 5.6000 39.6000
cbx_4__1_/mem_top_ipin_0/SRAM_1_/LATCH0 9.5200 39.6000
cbx_4__1_/mem_top_ipin_0/SRAM_2_/LATCH0 11.4800 39.6000
cbx_4__1_/mem_top_ipin_0/SRAM_3_/LATCH0 13.4400 39.6000
cbx_4__1_/mem_top_ipin_1/SRAM_0_/LATCH0 16.5200 50.4000
cbx_4__1_/mem_top_ipin_1/SRAM_1_/LATCH0 18.4800 52.2000
cbx_4__1_/mem_top_ipin_1/SRAM_2_/LATCH0 19.4600 50.4000
cbx_4__1_/mem_top_ipin_1/SRAM_3_/LATCH0 21.7000 48.6000
cbx_4__1_/mem_top_ipin_10/SRAM_0_/LATCH0 9.9400 37.8000
cbx_4__1_/mem_top_ipin_10/SRAM_1_/LATCH0 5.1800 36.0000
cbx_4__1_/mem_top_ipin_10/SRAM_2_/LATCH0 6.0200 34.2000
cbx_4__1_/mem_top_ipin_10/SRAM_3_/LATCH0 7.9800 34.2000
cbx_4__1_/mem_top_ipin_11/SRAM_0_/LATCH0 0.2800 46.8000
cbx_4__1_/mem_top_ipin_11/SRAM_1_/LATCH0 0.2800 46.8000
cbx_4__1_/mem_top_ipin_11/SRAM_2_/LATCH0 0.2800 43.2000
cbx_4__1_/mem_top_ipin_11/SRAM_3_/LATCH0 1.6800 43.2000
cbx_4__1_/mem_top_ipin_12/SRAM_0_/LATCH0 5.7400 48.6000
cbx_4__1_/mem_top_ipin_12/SRAM_1_/LATCH0 10.2200 46.8000
cbx_4__1_/mem_top_ipin_12/SRAM_2_/LATCH0 10.3600 48.6000
cbx_4__1_/mem_top_ipin_12/SRAM_3_/LATCH0 11.4800 50.4000
cbx_4__1_/mem_top_ipin_2/SRAM_0_/LATCH0 0.2800 48.6000
cbx_4__1_/mem_top_ipin_2/SRAM_1_/LATCH0 0.2800 54.0000
cbx_4__1_/mem_top_ipin_2/SRAM_2_/LATCH0 0.2800 54.0000
cbx_4__1_/mem_top_ipin_2/SRAM_3_/LATCH0 2.2400 54.0000
cbx_4__1_/mem_top_ipin_3/SRAM_0_/LATCH0 3.9200 32.4000
cbx_4__1_/mem_top_ipin_3/SRAM_1_/LATCH0 0.9800 34.2000
cbx_4__1_/mem_top_ipin_3/SRAM_2_/LATCH0 0.8400 30.6000
cbx_4__1_/mem_top_ipin_3/SRAM_3_/LATCH0 1.9600 30.6000
cbx_4__1_/mem_top_ipin_4/SRAM_0_/LATCH0 12.1800 37.8000
cbx_4__1_/mem_top_ipin_4/SRAM_1_/LATCH0 10.7800 45.0000
cbx_4__1_/mem_top_ipin_4/SRAM_2_/LATCH0 14.5600 43.2000
cbx_4__1_/mem_top_ipin_4/SRAM_3_/LATCH0 16.5200 45.0000
cbx_4__1_/mem_top_ipin_5/SRAM_0_/LATCH0 1.5400 41.4000
cbx_4__1_/mem_top_ipin_5/SRAM_1_/LATCH0 0.2800 41.4000
cbx_4__1_/mem_top_ipin_5/SRAM_2_/LATCH0 0.2800 39.6000
cbx_4__1_/mem_top_ipin_5/SRAM_3_/LATCH0 3.6400 39.6000
cbx_4__1_/mem_top_ipin_6/SRAM_0_/LATCH0 5.0400 43.2000
cbx_4__1_/mem_top_ipin_6/SRAM_1_/LATCH0 3.3600 48.6000
cbx_4__1_/mem_top_ipin_6/SRAM_2_/LATCH0 4.7600 45.0000
cbx_4__1_/mem_top_ipin_6/SRAM_3_/LATCH0 10.0800 43.2000
cbx_4__1_/mem_top_ipin_7/SRAM_0_/LATCH0 7.1400 50.4000
cbx_4__1_/mem_top_ipin_7/SRAM_1_/LATCH0 6.7200 54.0000
cbx_4__1_/mem_top_ipin_7/SRAM_2_/LATCH0 8.6800 54.0000
cbx_4__1_/mem_top_ipin_7/SRAM_3_/LATCH0 13.7200 52.2000
cbx_4__1_/mem_top_ipin_8/SRAM_0_/LATCH0 2.5200 50.4000
cbx_4__1_/mem_top_ipin_8/SRAM_1_/LATCH0 3.3600 54.0000
cbx_4__1_/mem_top_ipin_8/SRAM_2_/LATCH0 2.9400 55.8000
cbx_4__1_/mem_top_ipin_8/SRAM_3_/LATCH0 5.8800 52.2000
cbx_4__1_/mem_top_ipin_9/SRAM_0_/LATCH0 1.6800 37.8000
cbx_4__1_/mem_top_ipin_9/SRAM_1_/LATCH0 0.2800 37.8000
cbx_4__1_/mem_top_ipin_9/SRAM_2_/LATCH0 0.2800 34.2000
cbx_4__1_/mem_top_ipin_9/SRAM_3_/LATCH0 0.2800 32.4000
cby_4__1_/cby_4__4_/mem_left_ipin_0/SRAM_0_/LATCH0 24.0800 9.0000
cby_4__1_/cby_4__4_/mem_left_ipin_0/SRAM_1_/LATCH0 24.3600 7.2000
cby_4__1_/cby_4__4_/mem_left_ipin_0/SRAM_2_/LATCH0 20.3000 5.4000
cby_4__1_/cby_4__4_/mem_left_ipin_0/SRAM_3_/LATCH0 24.7800 7.2000
cby_4__1_/cby_4__4_/mem_left_ipin_1/SRAM_0_/LATCH0 19.3200 14.4000
cby_4__1_/cby_4__4_/mem_left_ipin_1/SRAM_1_/LATCH0 19.8800 16.2000
cby_4__1_/cby_4__4_/mem_left_ipin_1/SRAM_2_/LATCH0 26.0400 16.2000
cby_4__1_/cby_4__4_/mem_left_ipin_1/SRAM_3_/LATCH0 26.1800 14.4000
cby_4__1_/cby_4__4_/mem_left_ipin_10/SRAM_0_/LATCH0 24.2200 14.4000
cby_4__1_/cby_4__4_/mem_left_ipin_10/SRAM_1_/LATCH0 27.1600 12.6000
cby_4__1_/cby_4__4_/mem_left_ipin_10/SRAM_2_/LATCH0 29.5400 12.6000
cby_4__1_/cby_4__4_/mem_left_ipin_10/SRAM_3_/LATCH0 29.8200 10.8000
cby_4__1_/cby_4__4_/mem_left_ipin_11/SRAM_0_/LATCH0 10.5000 10.8000
cby_4__1_/cby_4__4_/mem_left_ipin_11/SRAM_1_/LATCH0 8.5400 10.8000
cby_4__1_/cby_4__4_/mem_left_ipin_11/SRAM_2_/LATCH0 7.1400 12.6000
cby_4__1_/cby_4__4_/mem_left_ipin_11/SRAM_3_/LATCH0 6.3000 14.4000
cby_4__1_/cby_4__4_/mem_left_ipin_12/SRAM_0_/LATCH0 31.7800 10.8000
cby_4__1_/cby_4__4_/mem_left_ipin_12/SRAM_1_/LATCH0 34.8600 10.8000
cby_4__1_/cby_4__4_/mem_left_ipin_12/SRAM_2_/LATCH0 38.7800 10.8000
cby_4__1_/cby_4__4_/mem_left_ipin_12/SRAM_3_/LATCH0 36.6800 10.8000
cby_4__1_/cby_4__4_/mem_left_ipin_13/SRAM_0_/LATCH0 22.6800 1.8000
cby_4__1_/cby_4__4_/mem_left_ipin_13/SRAM_1_/LATCH0 20.7200 1.8000
cby_4__1_/cby_4__4_/mem_left_ipin_13/SRAM_2_/LATCH0 21.2800 0.0000
cby_4__1_/cby_4__4_/mem_left_ipin_13/SRAM_3_/LATCH0 23.2400 0.0000
cby_4__1_/cby_4__4_/mem_left_ipin_14/SRAM_0_/LATCH0 13.0200 5.4000
cby_4__1_/cby_4__4_/mem_left_ipin_14/SRAM_1_/LATCH0 11.0600 7.2000
cby_4__1_/cby_4__4_/mem_left_ipin_14/SRAM_2_/LATCH0 9.1000 7.2000
cby_4__1_/cby_4__4_/mem_left_ipin_14/SRAM_3_/LATCH0 7.8400 5.4000
cby_4__1_/cby_4__4_/mem_left_ipin_15/SRAM_0_/LATCH0 22.1200 12.6000
cby_4__1_/cby_4__4_/mem_left_ipin_15/SRAM_1_/LATCH0 19.3200 12.6000
cby_4__1_/cby_4__4_/mem_left_ipin_15/SRAM_2_/LATCH0 16.1000 12.6000
cby_4__1_/cby_4__4_/mem_left_ipin_15/SRAM_3_/LATCH0 14.2800 10.8000
cby_4__1_/cby_4__4_/mem_left_ipin_2/SRAM_0_/LATCH0 29.4000 9.0000
cby_4__1_/cby_4__4_/mem_left_ipin_2/SRAM_1_/LATCH0 24.0800 9.0000
cby_4__1_/cby_4__4_/mem_left_ipin_2/SRAM_2_/LATCH0 24.5000 5.4000
cby_4__1_/cby_4__4_/mem_left_ipin_2/SRAM_3_/LATCH0 29.2600 7.2000
cby_4__1_/cby_4__4_/mem_left_ipin_3/SRAM_0_/LATCH0 12.7400 9.0000
cby_4__1_/cby_4__4_/mem_left_ipin_3/SRAM_1_/LATCH0 8.5400 10.8000
cby_4__1_/cby_4__4_/mem_left_ipin_3/SRAM_2_/LATCH0 7.5600 9.0000
cby_4__1_/cby_4__4_/mem_left_ipin_3/SRAM_3_/LATCH0 6.0200 7.2000
cby_4__1_/cby_4__4_/mem_left_ipin_4/SRAM_0_/LATCH0 31.5000 12.6000
cby_4__1_/cby_4__4_/mem_left_ipin_4/SRAM_1_/LATCH0 37.8000 12.6000
cby_4__1_/cby_4__4_/mem_left_ipin_4/SRAM_2_/LATCH0 36.2600 14.4000
cby_4__1_/cby_4__4_/mem_left_ipin_4/SRAM_3_/LATCH0 37.9400 12.6000
cby_4__1_/cby_4__4_/mem_left_ipin_5/SRAM_0_/LATCH0 20.3000 5.4000
cby_4__1_/cby_4__4_/mem_left_ipin_5/SRAM_1_/LATCH0 21.7000 1.8000
cby_4__1_/cby_4__4_/mem_left_ipin_5/SRAM_2_/LATCH0 20.7200 1.8000
cby_4__1_/cby_4__4_/mem_left_ipin_5/SRAM_3_/LATCH0 16.2400 0.0000
cby_4__1_/cby_4__4_/mem_left_ipin_6/SRAM_0_/LATCH0 20.3000 27.0000
cby_4__1_/cby_4__4_/mem_left_ipin_6/SRAM_1_/LATCH0 11.7600 27.0000
cby_4__1_/cby_4__4_/mem_left_ipin_6/SRAM_2_/LATCH0 10.6400 25.2000
cby_4__1_/cby_4__4_/mem_left_ipin_6/SRAM_3_/LATCH0 10.0800 23.4000
cby_4__1_/cby_4__4_/mem_left_ipin_7/SRAM_0_/LATCH0 28.1400 14.4000
cby_4__1_/cby_4__4_/mem_left_ipin_7/SRAM_1_/LATCH0 32.6200 16.2000
cby_4__1_/cby_4__4_/mem_left_ipin_7/SRAM_2_/LATCH0 34.3000 14.4000
cby_4__1_/cby_4__4_/mem_left_ipin_7/SRAM_3_/LATCH0 36.5400 14.4000
cby_4__1_/cby_4__4_/mem_left_ipin_8/SRAM_0_/LATCH0 12.4600 10.8000
cby_4__1_/cby_4__4_/mem_left_ipin_8/SRAM_1_/LATCH0 14.7000 7.2000
cby_4__1_/cby_4__4_/mem_left_ipin_8/SRAM_2_/LATCH0 20.3000 5.4000
cby_4__1_/cby_4__4_/mem_left_ipin_8/SRAM_3_/LATCH0 16.3800 7.2000
cby_4__1_/cby_4__4_/mem_left_ipin_9/SRAM_0_/LATCH0 21.1400 21.6000
cby_4__1_/cby_4__4_/mem_left_ipin_9/SRAM_1_/LATCH0 14.8400 18.0000
cby_4__1_/cby_4__4_/mem_left_ipin_9/SRAM_2_/LATCH0 14.0000 19.8000
cby_4__1_/cby_4__4_/mem_left_ipin_9/SRAM_3_/LATCH0 12.3200 19.8000
cby_4__1_/cby_4__4_/mem_right_ipin_0/SRAM_0_/LATCH0 19.0400 28.8000
cby_4__1_/cby_4__4_/mem_right_ipin_0/SRAM_1_/LATCH0 19.0400 30.6000
cby_4__1_/cby_4__4_/mem_right_ipin_0/SRAM_2_/LATCH0 19.6000 32.4000
cby_4__1_/cby_4__4_/mem_right_ipin_0/SRAM_3_/LATCH0 23.5200 32.4000
cby_4__1_/cby_4__4_/mem_right_ipin_1/SRAM_0_/LATCH0 28.7000 19.8000
cby_4__1_/cby_4__4_/mem_right_ipin_1/SRAM_1_/LATCH0 32.4800 19.8000
cby_4__1_/cby_4__4_/mem_right_ipin_1/SRAM_2_/LATCH0 33.1800 21.6000
cby_4__1_/cby_4__4_/mem_right_ipin_1/SRAM_3_/LATCH0 33.4600 23.4000
cby_4__1_/cby_4__4_/mem_right_ipin_10/SRAM_0_/LATCH0 25.2000 21.6000
cby_4__1_/cby_4__4_/mem_right_ipin_10/SRAM_1_/LATCH0 22.6800 23.4000
cby_4__1_/cby_4__4_/mem_right_ipin_10/SRAM_2_/LATCH0 28.8400 23.4000
cby_4__1_/cby_4__4_/mem_right_ipin_10/SRAM_3_/LATCH0 31.5000 23.4000
cby_4__1_/cby_4__4_/mem_right_ipin_11/SRAM_0_/LATCH0 16.1000 21.6000
cby_4__1_/cby_4__4_/mem_right_ipin_11/SRAM_1_/LATCH0 10.7800 23.4000
cby_4__1_/cby_4__4_/mem_right_ipin_11/SRAM_2_/LATCH0 12.7400 23.4000
cby_4__1_/cby_4__4_/mem_right_ipin_11/SRAM_3_/LATCH0 12.8800 25.2000
cby_4__1_/cby_4__4_/mem_right_ipin_2/SRAM_0_/LATCH0 24.5000 27.0000
cby_4__1_/cby_4__4_/mem_right_ipin_2/SRAM_1_/LATCH0 26.4600 27.0000
cby_4__1_/cby_4__4_/mem_right_ipin_2/SRAM_2_/LATCH0 27.4400 27.0000
cby_4__1_/cby_4__4_/mem_right_ipin_2/SRAM_3_/LATCH0 32.0600 30.6000
cby_4__1_/cby_4__4_/mem_right_ipin_3/SRAM_0_/LATCH0 15.9600 12.6000
cby_4__1_/cby_4__4_/mem_right_ipin_3/SRAM_1_/LATCH0 8.5400 14.4000
cby_4__1_/cby_4__4_/mem_right_ipin_3/SRAM_2_/LATCH0 10.7800 14.4000
cby_4__1_/cby_4__4_/mem_right_ipin_3/SRAM_3_/LATCH0 13.3000 16.2000
cby_4__1_/cby_4__4_/mem_right_ipin_4/SRAM_0_/LATCH0 26.7400 18.0000
cby_4__1_/cby_4__4_/mem_right_ipin_4/SRAM_1_/LATCH0 36.4000 16.2000
cby_4__1_/cby_4__4_/mem_right_ipin_4/SRAM_2_/LATCH0 36.4000 18.0000
cby_4__1_/cby_4__4_/mem_right_ipin_4/SRAM_3_/LATCH0 38.3600 18.0000
cby_4__1_/cby_4__4_/mem_right_ipin_5/SRAM_0_/LATCH0 19.6000 25.2000
cby_4__1_/cby_4__4_/mem_right_ipin_5/SRAM_1_/LATCH0 18.2000 23.4000
cby_4__1_/cby_4__4_/mem_right_ipin_5/SRAM_2_/LATCH0 20.1600 23.4000
cby_4__1_/cby_4__4_/mem_right_ipin_5/SRAM_3_/LATCH0 24.9200 25.2000
cby_4__1_/cby_4__4_/mem_right_ipin_6/SRAM_0_/LATCH0 21.1400 18.0000
cby_4__1_/cby_4__4_/mem_right_ipin_6/SRAM_1_/LATCH0 24.5000 18.0000
cby_4__1_/cby_4__4_/mem_right_ipin_6/SRAM_2_/LATCH0 26.4600 18.0000
cby_4__1_/cby_4__4_/mem_right_ipin_6/SRAM_3_/LATCH0 27.0200 19.8000
cby_4__1_/cby_4__4_/mem_right_ipin_7/SRAM_0_/LATCH0 28.8400 25.2000
cby_4__1_/cby_4__4_/mem_right_ipin_7/SRAM_1_/LATCH0 28.0000 25.2000
cby_4__1_/cby_4__4_/mem_right_ipin_7/SRAM_2_/LATCH0 30.8000 25.2000
cby_4__1_/cby_4__4_/mem_right_ipin_7/SRAM_3_/LATCH0 34.1600 25.2000
cby_4__1_/cby_4__4_/mem_right_ipin_8/SRAM_0_/LATCH0 15.9600 14.4000
cby_4__1_/cby_4__4_/mem_right_ipin_8/SRAM_1_/LATCH0 7.0000 16.2000
cby_4__1_/cby_4__4_/mem_right_ipin_8/SRAM_2_/LATCH0 8.9600 16.2000
cby_4__1_/cby_4__4_/mem_right_ipin_8/SRAM_3_/LATCH0 11.7600 18.0000
cby_4__1_/cby_4__4_/mem_right_ipin_9/SRAM_0_/LATCH0 30.1000 18.0000
cby_4__1_/cby_4__4_/mem_right_ipin_9/SRAM_1_/LATCH0 34.3000 21.6000
cby_4__1_/cby_4__4_/mem_right_ipin_9/SRAM_2_/LATCH0 34.7200 18.0000
cby_4__1_/cby_4__4_/mem_right_ipin_9/SRAM_3_/LATCH0 35.4200 19.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 42.7000 7.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 46.2000 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 82.6000 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 43.9600 3.6000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 43.1200 7.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 37.1000 7.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 41.5800 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 75.0400 1.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 37.6600 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 40.7400 7.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__10/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 31.0800 9.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__10/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 31.9200 9.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__10/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 80.9200 1.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__10/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 29.9600 7.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__10/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 37.5200 9.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__11/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 4.9000 14.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__11/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 5.3200 16.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__11/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 71.1200 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__11/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 7.0000 16.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__11/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 6.8600 14.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__12/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 48.0200 7.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__12/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 50.9600 3.6000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__12/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 80.9200 1.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__12/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 52.7800 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__12/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 49.4200 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__13/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 25.7600 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__13/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 28.4200 1.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__13/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 77.0000 1.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__13/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 26.4600 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__13/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 24.7800 1.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__14/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 0.2800 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__14/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 1.6800 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__14/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 73.7800 3.6000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__14/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 10.3600 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__14/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 0.2800 1.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__15/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 0.2800 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__15/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 5.8800 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__15/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 79.1000 3.6000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__15/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 7.9800 3.6000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__15/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 2.5200 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 26.4600 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 31.5000 3.6000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 77.2800 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 30.2400 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 28.0000 7.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 5.8800 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 9.5200 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 74.3400 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 10.3600 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 9.5200 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 44.6600 7.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 48.1600 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 80.9200 7.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 48.0200 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 46.6200 7.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 11.4800 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 14.2800 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 80.9200 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 20.1600 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 12.3200 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 3.5000 23.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 5.4600 18.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 79.1000 1.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 5.7400 19.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 0.2800 23.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 39.0600 9.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 38.6400 5.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 80.9200 7.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 38.5000 0.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 41.0200 9.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__8/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 0.2800 9.0000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__8/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 7.1400 12.6000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__8/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 80.9200 3.6000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__8/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 8.5400 10.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__8/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 6.5800 7.2000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__9/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_0/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 0.2800 14.4000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__9/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__ff_1/QL_IOFF_SRAM_mem/SRAM_0_/LATCH0 5.1800 12.6000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__9/logical_tile_io_mode_physical__iopad_0/logical_tile_io_mode_physical__iopad_mode_default__pad_0/io_SRAM_mem/SRAM_0_/LATCH0 72.8000 1.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__9/logical_tile_io_mode_physical__iopad_0/mem_iopad_a2f_o_0/SRAM_0_/LATCH0 8.5400 10.8000
cby_4__1_/grid_io_right_right_5__4_/logical_tile_io_mode_io__9/logical_tile_io_mode_physical__iopad_0/mem_pad_0_outpad_0/SRAM_0_/LATCH0 7.5600 9.0000
grid_clb_4__1_/clb_0/fle_0/fabric_0/ff_0/QL_FF_SRAM_mem/SRAM_0_/LATCH0 73.0800 54.0000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_0_/LATCH0 57.9600 55.8000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_10_/LATCH0 65.5200 54.0000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_11_/LATCH0 67.7600 54.0000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_12_/LATCH0 69.4400 55.8000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_13_/LATCH0 70.8400 57.6000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_14_/LATCH0 71.4000 55.8000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_15_/LATCH0 72.8000 55.8000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_16_/LATCH0 60.9000 57.6000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_1_/LATCH0 62.1600 54.0000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_2_/LATCH0 61.4600 57.6000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_3_/LATCH0 58.5200 57.6000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_4_/LATCH0 68.6000 57.6000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_5_/LATCH0 69.7200 54.0000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_6_/LATCH0 67.4800 55.8000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_7_/LATCH0 64.4000 57.6000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_8_/LATCH0 64.6800 57.6000
grid_clb_4__1_/clb_0/fle_0/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_9_/LATCH0 62.0200 52.2000
grid_clb_4__1_/clb_0/fle_0/fabric_0/mem_fabric_out_0/SRAM_0_/LATCH0 67.4800 52.2000
grid_clb_4__1_/clb_0/fle_0/fabric_0/mem_ff_0_D_0/SRAM_0_/LATCH0 67.2000 50.4000
grid_clb_4__1_/clb_0/fle_1/fabric_0/ff_0/QL_FF_SRAM_mem/SRAM_0_/LATCH0 75.4600 46.8000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_0_/LATCH0 77.2800 52.2000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_10_/LATCH0 72.8000 55.8000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_11_/LATCH0 73.0800 54.0000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_12_/LATCH0 77.7000 55.8000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_13_/LATCH0 78.6800 55.8000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_14_/LATCH0 79.6600 54.0000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_15_/LATCH0 80.3600 52.2000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_16_/LATCH0 67.2000 50.4000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_1_/LATCH0 79.5200 50.4000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_2_/LATCH0 75.3200 48.6000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_3_/LATCH0 78.8200 50.4000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_4_/LATCH0 68.6000 48.6000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_5_/LATCH0 75.3200 48.6000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_6_/LATCH0 69.7200 54.0000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_7_/LATCH0 69.0200 50.4000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_8_/LATCH0 74.9000 50.4000
grid_clb_4__1_/clb_0/fle_1/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_9_/LATCH0 76.7200 55.8000
grid_clb_4__1_/clb_0/fle_1/fabric_0/mem_fabric_out_0/SRAM_0_/LATCH0 72.8000 45.0000
grid_clb_4__1_/clb_0/fle_1/fabric_0/mem_ff_0_D_0/SRAM_0_/LATCH0 69.3000 45.0000
grid_clb_4__1_/clb_0/fle_2/fabric_0/ff_0/QL_FF_SRAM_mem/SRAM_0_/LATCH0 74.4800 45.0000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_0_/LATCH0 77.9800 46.8000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_10_/LATCH0 73.5000 41.4000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_11_/LATCH0 78.5400 41.4000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_12_/LATCH0 80.5000 41.4000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_13_/LATCH0 82.4600 41.4000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_14_/LATCH0 82.6000 43.2000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_15_/LATCH0 81.7600 41.4000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_16_/LATCH0 70.0000 39.6000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_1_/LATCH0 74.7600 43.2000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_2_/LATCH0 74.0600 46.8000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_3_/LATCH0 75.4600 46.8000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_4_/LATCH0 79.6600 46.8000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_5_/LATCH0 81.3400 45.0000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_6_/LATCH0 80.7800 45.0000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_7_/LATCH0 77.1400 48.6000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_8_/LATCH0 77.1400 39.6000
grid_clb_4__1_/clb_0/fle_2/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_9_/LATCH0 78.2600 41.4000
grid_clb_4__1_/clb_0/fle_2/fabric_0/mem_fabric_out_0/SRAM_0_/LATCH0 70.0000 39.6000
grid_clb_4__1_/clb_0/fle_2/fabric_0/mem_ff_0_D_0/SRAM_0_/LATCH0 72.9400 43.2000
grid_clb_4__1_/clb_0/fle_3/fabric_0/ff_0/QL_FF_SRAM_mem/SRAM_0_/LATCH0 72.8000 39.6000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_0_/LATCH0 78.6800 39.6000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_10_/LATCH0 77.1400 32.4000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_11_/LATCH0 77.5600 30.6000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_12_/LATCH0 79.2400 36.0000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_13_/LATCH0 80.9200 30.6000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_14_/LATCH0 81.0600 32.4000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_15_/LATCH0 80.6400 34.2000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_16_/LATCH0 72.2400 37.8000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_1_/LATCH0 80.6400 39.6000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_2_/LATCH0 74.7600 39.6000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_3_/LATCH0 82.6000 39.6000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_4_/LATCH0 81.6200 37.8000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_5_/LATCH0 82.6000 36.0000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_6_/LATCH0 82.6000 34.2000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_7_/LATCH0 82.6000 32.4000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_8_/LATCH0 79.2400 32.4000
grid_clb_4__1_/clb_0/fle_3/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_9_/LATCH0 79.1000 32.4000
grid_clb_4__1_/clb_0/fle_3/fabric_0/mem_fabric_out_0/SRAM_0_/LATCH0 68.6000 36.0000
grid_clb_4__1_/clb_0/fle_3/fabric_0/mem_ff_0_D_0/SRAM_0_/LATCH0 71.9600 37.8000
grid_clb_4__1_/clb_0/fle_4/fabric_0/ff_0/QL_FF_SRAM_mem/SRAM_0_/LATCH0 72.3800 36.0000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_0_/LATCH0 82.6000 25.2000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_10_/LATCH0 77.2800 23.4000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_11_/LATCH0 81.7600 23.4000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_12_/LATCH0 80.5000 30.6000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_13_/LATCH0 82.3200 28.8000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_14_/LATCH0 80.9200 28.8000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_15_/LATCH0 77.0000 28.8000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_16_/LATCH0 78.5400 30.6000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_1_/LATCH0 82.6000 27.0000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_2_/LATCH0 81.0600 25.2000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_3_/LATCH0 81.3400 27.0000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_4_/LATCH0 70.9800 28.8000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_5_/LATCH0 76.7200 27.0000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_6_/LATCH0 72.2400 28.8000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_7_/LATCH0 74.7600 27.0000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_8_/LATCH0 82.0400 23.4000
grid_clb_4__1_/clb_0/fle_4/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_9_/LATCH0 80.0800 21.6000
grid_clb_4__1_/clb_0/fle_4/fabric_0/mem_fabric_out_0/SRAM_0_/LATCH0 75.6000 30.6000
grid_clb_4__1_/clb_0/fle_4/fabric_0/mem_ff_0_D_0/SRAM_0_/LATCH0 75.1800 32.4000
grid_clb_4__1_/clb_0/fle_5/fabric_0/ff_0/QL_FF_SRAM_mem/SRAM_0_/LATCH0 75.4600 10.8000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_0_/LATCH0 81.6200 18.0000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_10_/LATCH0 74.6200 12.6000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_11_/LATCH0 75.4600 10.8000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_12_/LATCH0 76.7200 16.2000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_13_/LATCH0 81.0600 16.2000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_14_/LATCH0 79.6600 14.4000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_15_/LATCH0 81.6200 14.4000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_16_/LATCH0 72.8000 19.8000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_1_/LATCH0 80.9200 16.2000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_2_/LATCH0 81.0600 19.8000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_3_/LATCH0 76.8600 19.8000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_4_/LATCH0 78.1200 21.6000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_5_/LATCH0 79.3800 19.8000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_6_/LATCH0 75.0400 23.4000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_7_/LATCH0 75.0400 23.4000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_8_/LATCH0 80.2200 12.6000
grid_clb_4__1_/clb_0/fle_5/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_9_/LATCH0 78.2600 12.6000
grid_clb_4__1_/clb_0/fle_5/fabric_0/mem_fabric_out_0/SRAM_0_/LATCH0 74.2000 14.4000
grid_clb_4__1_/clb_0/fle_5/fabric_0/mem_ff_0_D_0/SRAM_0_/LATCH0 74.6200 12.6000
grid_clb_4__1_/clb_0/fle_6/fabric_0/ff_0/QL_FF_SRAM_mem/SRAM_0_/LATCH0 71.5400 12.6000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_0_/LATCH0 65.8000 3.6000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_10_/LATCH0 64.5400 9.0000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_11_/LATCH0 60.9000 7.2000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_12_/LATCH0 68.7400 1.8000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_13_/LATCH0 64.9600 1.8000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_14_/LATCH0 65.8000 3.6000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_15_/LATCH0 69.3000 5.4000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_16_/LATCH0 69.3000 7.2000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_1_/LATCH0 62.8600 3.6000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_2_/LATCH0 67.3400 5.4000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_3_/LATCH0 62.3000 1.8000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_4_/LATCH0 72.5200 3.6000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_5_/LATCH0 70.7000 1.8000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_6_/LATCH0 71.4000 5.4000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_7_/LATCH0 68.3200 1.8000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_8_/LATCH0 60.4800 5.4000
grid_clb_4__1_/clb_0/fle_6/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_9_/LATCH0 61.1800 5.4000
grid_clb_4__1_/clb_0/fle_6/fabric_0/mem_fabric_out_0/SRAM_0_/LATCH0 70.8400 7.2000
grid_clb_4__1_/clb_0/fle_6/fabric_0/mem_ff_0_D_0/SRAM_0_/LATCH0 72.3800 7.2000
grid_clb_4__1_/clb_0/fle_7/fabric_0/ff_0/QL_FF_SRAM_mem/SRAM_0_/LATCH0 52.9200 9.0000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_0_/LATCH0 52.0800 5.4000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_10_/LATCH0 54.3200 3.6000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_11_/LATCH0 54.7400 1.8000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_12_/LATCH0 62.3000 1.8000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_13_/LATCH0 63.0000 3.6000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_14_/LATCH0 60.4800 0.0000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_15_/LATCH0 60.3400 1.8000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_16_/LATCH0 60.4800 5.4000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_1_/LATCH0 50.1200 5.4000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_2_/LATCH0 48.4400 5.4000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_3_/LATCH0 49.4200 7.2000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_4_/LATCH0 50.9600 1.8000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_5_/LATCH0 50.9600 3.6000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_6_/LATCH0 52.9200 1.8000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_7_/LATCH0 52.7800 0.0000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_8_/LATCH0 56.1400 1.8000
grid_clb_4__1_/clb_0/fle_7/fabric_0/frac_0/lut4_arith_0/frac_lut4_arith_SRAM_mem/SRAM_9_/LATCH0 58.2400 5.4000
grid_clb_4__1_/clb_0/fle_7/fabric_0/mem_fabric_out_0/SRAM_0_/LATCH0 52.0800 7.2000
grid_clb_4__1_/clb_0/fle_7/fabric_0/mem_ff_0_D_0/SRAM_0_/LATCH0 58.5200 5.4000
grid_clb_4__1_/clb_0/mem_fle_0_in_0/SRAM_0_/LATCH0 50.8200 43.2000
grid_clb_4__1_/clb_0/mem_fle_0_in_0/SRAM_1_/LATCH0 55.5800 55.8000
grid_clb_4__1_/clb_0/mem_fle_0_in_0/SRAM_2_/LATCH0 50.2600 55.8000
grid_clb_4__1_/clb_0/mem_fle_0_in_0/SRAM_3_/LATCH0 50.6800 57.6000
grid_clb_4__1_/clb_0/mem_fle_0_in_0/SRAM_4_/LATCH0 54.6000 57.6000
grid_clb_4__1_/clb_0/mem_fle_0_in_0/SRAM_5_/LATCH0 56.5600 57.6000
grid_clb_4__1_/clb_0/mem_fle_0_in_1/SRAM_0_/LATCH0 50.8200 43.2000
grid_clb_4__1_/clb_0/mem_fle_0_in_1/SRAM_1_/LATCH0 56.7000 54.0000
grid_clb_4__1_/clb_0/mem_fle_0_in_1/SRAM_2_/LATCH0 55.5800 55.8000
grid_clb_4__1_/clb_0/mem_fle_0_in_1/SRAM_3_/LATCH0 57.5400 55.8000
grid_clb_4__1_/clb_0/mem_fle_0_in_1/SRAM_4_/LATCH0 58.5200 57.6000
grid_clb_4__1_/clb_0/mem_fle_0_in_1/SRAM_5_/LATCH0 59.5000 55.8000
grid_clb_4__1_/clb_0/mem_fle_0_in_2/SRAM_0_/LATCH0 46.0600 45.0000
grid_clb_4__1_/clb_0/mem_fle_0_in_2/SRAM_1_/LATCH0 45.2200 55.8000
grid_clb_4__1_/clb_0/mem_fle_0_in_2/SRAM_2_/LATCH0 45.0800 55.8000
grid_clb_4__1_/clb_0/mem_fle_0_in_2/SRAM_3_/LATCH0 46.2000 57.6000
grid_clb_4__1_/clb_0/mem_fle_0_in_2/SRAM_4_/LATCH0 47.3200 57.6000
grid_clb_4__1_/clb_0/mem_fle_0_in_2/SRAM_5_/LATCH0 50.6800 57.6000
grid_clb_4__1_/clb_0/mem_fle_0_in_3/SRAM_0_/LATCH0 34.0200 46.8000
grid_clb_4__1_/clb_0/mem_fle_0_in_3/SRAM_1_/LATCH0 39.2000 55.8000
grid_clb_4__1_/clb_0/mem_fle_0_in_3/SRAM_2_/LATCH0 40.3200 57.6000
grid_clb_4__1_/clb_0/mem_fle_0_in_3/SRAM_3_/LATCH0 42.2800 57.6000
grid_clb_4__1_/clb_0/mem_fle_0_in_3/SRAM_4_/LATCH0 44.2400 57.6000
grid_clb_4__1_/clb_0/mem_fle_0_in_3/SRAM_5_/LATCH0 43.1200 55.8000
grid_clb_4__1_/clb_0/mem_fle_1_in_0/SRAM_0_/LATCH0 52.5000 41.4000
grid_clb_4__1_/clb_0/mem_fle_1_in_0/SRAM_1_/LATCH0 55.0200 39.6000
grid_clb_4__1_/clb_0/mem_fle_1_in_0/SRAM_2_/LATCH0 55.1600 41.4000
grid_clb_4__1_/clb_0/mem_fle_1_in_0/SRAM_3_/LATCH0 60.6200 54.0000
grid_clb_4__1_/clb_0/mem_fle_1_in_0/SRAM_4_/LATCH0 62.0200 52.2000
grid_clb_4__1_/clb_0/mem_fle_1_in_0/SRAM_5_/LATCH0 63.8400 50.4000
grid_clb_4__1_/clb_0/mem_fle_1_in_1/SRAM_0_/LATCH0 56.0000 41.4000
grid_clb_4__1_/clb_0/mem_fle_1_in_1/SRAM_1_/LATCH0 59.3600 41.4000
grid_clb_4__1_/clb_0/mem_fle_1_in_1/SRAM_2_/LATCH0 67.4800 46.8000
grid_clb_4__1_/clb_0/mem_fle_1_in_1/SRAM_3_/LATCH0 67.3400 50.4000
grid_clb_4__1_/clb_0/mem_fle_1_in_1/SRAM_4_/LATCH0 69.4400 46.8000
grid_clb_4__1_/clb_0/mem_fle_1_in_1/SRAM_5_/LATCH0 68.8800 48.6000
grid_clb_4__1_/clb_0/mem_fle_1_in_2/SRAM_0_/LATCH0 54.3200 43.2000
grid_clb_4__1_/clb_0/mem_fle_1_in_2/SRAM_1_/LATCH0 67.7600 41.4000
grid_clb_4__1_/clb_0/mem_fle_1_in_2/SRAM_2_/LATCH0 67.7600 41.4000
grid_clb_4__1_/clb_0/mem_fle_1_in_2/SRAM_3_/LATCH0 69.4400 43.2000
grid_clb_4__1_/clb_0/mem_fle_1_in_2/SRAM_4_/LATCH0 69.5800 43.2000
grid_clb_4__1_/clb_0/mem_fle_1_in_2/SRAM_5_/LATCH0 69.3000 45.0000
grid_clb_4__1_/clb_0/mem_fle_1_in_3/SRAM_0_/LATCH0 32.6200 43.2000
grid_clb_4__1_/clb_0/mem_fle_1_in_3/SRAM_1_/LATCH0 35.0000 50.4000
grid_clb_4__1_/clb_0/mem_fle_1_in_3/SRAM_2_/LATCH0 35.0000 50.4000
grid_clb_4__1_/clb_0/mem_fle_1_in_3/SRAM_3_/LATCH0 34.4400 48.6000
grid_clb_4__1_/clb_0/mem_fle_1_in_3/SRAM_4_/LATCH0 41.3000 43.2000
grid_clb_4__1_/clb_0/mem_fle_1_in_3/SRAM_5_/LATCH0 37.6600 43.2000
grid_clb_4__1_/clb_0/mem_fle_2_in_0/SRAM_0_/LATCH0 32.0600 46.8000
grid_clb_4__1_/clb_0/mem_fle_2_in_0/SRAM_1_/LATCH0 36.5400 54.0000
grid_clb_4__1_/clb_0/mem_fle_2_in_0/SRAM_2_/LATCH0 36.5400 52.2000
grid_clb_4__1_/clb_0/mem_fle_2_in_0/SRAM_3_/LATCH0 36.6800 52.2000
grid_clb_4__1_/clb_0/mem_fle_2_in_0/SRAM_4_/LATCH0 39.2000 52.2000
grid_clb_4__1_/clb_0/mem_fle_2_in_0/SRAM_5_/LATCH0 36.9600 50.4000
grid_clb_4__1_/clb_0/mem_fle_2_in_1/SRAM_0_/LATCH0 45.6400 43.2000
grid_clb_4__1_/clb_0/mem_fle_2_in_1/SRAM_1_/LATCH0 46.7600 41.4000
grid_clb_4__1_/clb_0/mem_fle_2_in_1/SRAM_2_/LATCH0 46.6200 39.6000
grid_clb_4__1_/clb_0/mem_fle_2_in_1/SRAM_3_/LATCH0 48.5800 39.6000
grid_clb_4__1_/clb_0/mem_fle_2_in_1/SRAM_4_/LATCH0 48.7200 41.4000
grid_clb_4__1_/clb_0/mem_fle_2_in_1/SRAM_5_/LATCH0 50.5400 41.4000
grid_clb_4__1_/clb_0/mem_fle_2_in_2/SRAM_0_/LATCH0 62.0200 28.8000
grid_clb_4__1_/clb_0/mem_fle_2_in_2/SRAM_1_/LATCH0 68.6000 39.6000
grid_clb_4__1_/clb_0/mem_fle_2_in_2/SRAM_2_/LATCH0 66.6400 39.6000
grid_clb_4__1_/clb_0/mem_fle_2_in_2/SRAM_3_/LATCH0 68.6000 36.0000
grid_clb_4__1_/clb_0/mem_fle_2_in_2/SRAM_4_/LATCH0 70.0000 37.8000
grid_clb_4__1_/clb_0/mem_fle_2_in_2/SRAM_5_/LATCH0 70.2800 37.8000
grid_clb_4__1_/clb_0/mem_fle_2_in_3/SRAM_0_/LATCH0 31.0800 36.0000
grid_clb_4__1_/clb_0/mem_fle_2_in_3/SRAM_1_/LATCH0 31.7800 37.8000
grid_clb_4__1_/clb_0/mem_fle_2_in_3/SRAM_2_/LATCH0 32.3400 39.6000
grid_clb_4__1_/clb_0/mem_fle_2_in_3/SRAM_3_/LATCH0 35.2800 39.6000
grid_clb_4__1_/clb_0/mem_fle_2_in_3/SRAM_4_/LATCH0 44.9400 37.8000
grid_clb_4__1_/clb_0/mem_fle_2_in_3/SRAM_5_/LATCH0 47.6000 37.8000
grid_clb_4__1_/clb_0/mem_fle_3_in_0/SRAM_0_/LATCH0 31.0800 32.4000
grid_clb_4__1_/clb_0/mem_fle_3_in_0/SRAM_1_/LATCH0 32.0600 30.6000
grid_clb_4__1_/clb_0/mem_fle_3_in_0/SRAM_2_/LATCH0 34.0200 30.6000
grid_clb_4__1_/clb_0/mem_fle_3_in_0/SRAM_3_/LATCH0 31.7800 34.2000
grid_clb_4__1_/clb_0/mem_fle_3_in_0/SRAM_4_/LATCH0 33.7400 34.2000
grid_clb_4__1_/clb_0/mem_fle_3_in_0/SRAM_5_/LATCH0 32.0600 34.2000
grid_clb_4__1_/clb_0/mem_fle_3_in_1/SRAM_0_/LATCH0 31.2200 41.4000
grid_clb_4__1_/clb_0/mem_fle_3_in_1/SRAM_1_/LATCH0 33.4600 41.4000
grid_clb_4__1_/clb_0/mem_fle_3_in_1/SRAM_2_/LATCH0 34.3000 43.2000
grid_clb_4__1_/clb_0/mem_fle_3_in_1/SRAM_3_/LATCH0 47.3200 41.4000
grid_clb_4__1_/clb_0/mem_fle_3_in_1/SRAM_4_/LATCH0 47.0400 39.6000
grid_clb_4__1_/clb_0/mem_fle_3_in_1/SRAM_5_/LATCH0 46.6200 39.6000
grid_clb_4__1_/clb_0/mem_fle_3_in_2/SRAM_0_/LATCH0 61.0400 28.8000
grid_clb_4__1_/clb_0/mem_fle_3_in_2/SRAM_1_/LATCH0 55.5800 32.4000
grid_clb_4__1_/clb_0/mem_fle_3_in_2/SRAM_2_/LATCH0 61.4600 39.6000
grid_clb_4__1_/clb_0/mem_fle_3_in_2/SRAM_3_/LATCH0 61.8800 37.8000
grid_clb_4__1_/clb_0/mem_fle_3_in_2/SRAM_4_/LATCH0 63.4200 37.8000
grid_clb_4__1_/clb_0/mem_fle_3_in_2/SRAM_5_/LATCH0 63.9800 36.0000
grid_clb_4__1_/clb_0/mem_fle_3_in_3/SRAM_0_/LATCH0 31.9200 28.8000
grid_clb_4__1_/clb_0/mem_fle_3_in_3/SRAM_1_/LATCH0 33.1800 28.8000
grid_clb_4__1_/clb_0/mem_fle_3_in_3/SRAM_2_/LATCH0 35.1400 28.8000
grid_clb_4__1_/clb_0/mem_fle_3_in_3/SRAM_3_/LATCH0 45.9200 32.4000
grid_clb_4__1_/clb_0/mem_fle_3_in_3/SRAM_4_/LATCH0 46.3400 36.0000
grid_clb_4__1_/clb_0/mem_fle_3_in_3/SRAM_5_/LATCH0 45.6400 34.2000
grid_clb_4__1_/clb_0/mem_fle_4_in_0/SRAM_0_/LATCH0 32.6200 27.0000
grid_clb_4__1_/clb_0/mem_fle_4_in_0/SRAM_1_/LATCH0 47.6000 36.0000
grid_clb_4__1_/clb_0/mem_fle_4_in_0/SRAM_2_/LATCH0 49.2800 34.2000
grid_clb_4__1_/clb_0/mem_fle_4_in_0/SRAM_3_/LATCH0 44.1000 30.6000
grid_clb_4__1_/clb_0/mem_fle_4_in_0/SRAM_4_/LATCH0 47.6000 32.4000
grid_clb_4__1_/clb_0/mem_fle_4_in_0/SRAM_5_/LATCH0 49.4200 30.6000
grid_clb_4__1_/clb_0/mem_fle_4_in_1/SRAM_0_/LATCH0 59.7800 25.2000
grid_clb_4__1_/clb_0/mem_fle_4_in_1/SRAM_1_/LATCH0 63.4200 25.2000
grid_clb_4__1_/clb_0/mem_fle_4_in_1/SRAM_2_/LATCH0 72.2400 28.8000
grid_clb_4__1_/clb_0/mem_fle_4_in_1/SRAM_3_/LATCH0 72.9400 25.2000
grid_clb_4__1_/clb_0/mem_fle_4_in_1/SRAM_4_/LATCH0 74.9000 25.2000
grid_clb_4__1_/clb_0/mem_fle_4_in_1/SRAM_5_/LATCH0 76.8600 25.2000
grid_clb_4__1_/clb_0/mem_fle_4_in_2/SRAM_0_/LATCH0 59.6400 27.0000
grid_clb_4__1_/clb_0/mem_fle_4_in_2/SRAM_1_/LATCH0 61.0400 28.8000
grid_clb_4__1_/clb_0/mem_fle_4_in_2/SRAM_2_/LATCH0 69.3000 34.2000
grid_clb_4__1_/clb_0/mem_fle_4_in_2/SRAM_3_/LATCH0 70.8400 34.2000
grid_clb_4__1_/clb_0/mem_fle_4_in_2/SRAM_4_/LATCH0 71.8200 32.4000
grid_clb_4__1_/clb_0/mem_fle_4_in_2/SRAM_5_/LATCH0 72.2400 30.6000
grid_clb_4__1_/clb_0/mem_fle_4_in_3/SRAM_0_/LATCH0 57.1200 28.8000
grid_clb_4__1_/clb_0/mem_fle_4_in_3/SRAM_1_/LATCH0 47.3200 37.8000
grid_clb_4__1_/clb_0/mem_fle_4_in_3/SRAM_2_/LATCH0 47.6000 36.0000
grid_clb_4__1_/clb_0/mem_fle_4_in_3/SRAM_3_/LATCH0 51.1000 30.6000
grid_clb_4__1_/clb_0/mem_fle_4_in_3/SRAM_4_/LATCH0 50.9600 30.6000
grid_clb_4__1_/clb_0/mem_fle_4_in_3/SRAM_5_/LATCH0 54.8800 30.6000
grid_clb_4__1_/clb_0/mem_fle_5_in_0/SRAM_0_/LATCH0 59.7800 25.2000
grid_clb_4__1_/clb_0/mem_fle_5_in_0/SRAM_1_/LATCH0 46.3400 21.6000
grid_clb_4__1_/clb_0/mem_fle_5_in_0/SRAM_2_/LATCH0 48.3000 21.6000
grid_clb_4__1_/clb_0/mem_fle_5_in_0/SRAM_3_/LATCH0 54.3200 23.4000
grid_clb_4__1_/clb_0/mem_fle_5_in_0/SRAM_4_/LATCH0 57.6800 21.6000
grid_clb_4__1_/clb_0/mem_fle_5_in_0/SRAM_5_/LATCH0 56.0000 19.8000
grid_clb_4__1_/clb_0/mem_fle_5_in_1/SRAM_0_/LATCH0 61.7400 25.2000
grid_clb_4__1_/clb_0/mem_fle_5_in_1/SRAM_1_/LATCH0 71.5400 25.2000
grid_clb_4__1_/clb_0/mem_fle_5_in_1/SRAM_2_/LATCH0 73.0800 23.4000
grid_clb_4__1_/clb_0/mem_fle_5_in_1/SRAM_3_/LATCH0 75.0400 23.4000
grid_clb_4__1_/clb_0/mem_fle_5_in_1/SRAM_4_/LATCH0 74.7600 23.4000
grid_clb_4__1_/clb_0/mem_fle_5_in_1/SRAM_5_/LATCH0 76.0200 21.6000
grid_clb_4__1_/clb_0/mem_fle_5_in_2/SRAM_0_/LATCH0 60.4800 23.4000
grid_clb_4__1_/clb_0/mem_fle_5_in_2/SRAM_1_/LATCH0 69.8600 14.4000
grid_clb_4__1_/clb_0/mem_fle_5_in_2/SRAM_2_/LATCH0 73.0800 16.2000
grid_clb_4__1_/clb_0/mem_fle_5_in_2/SRAM_3_/LATCH0 73.3600 18.0000
grid_clb_4__1_/clb_0/mem_fle_5_in_2/SRAM_4_/LATCH0 75.3200 18.0000
grid_clb_4__1_/clb_0/mem_fle_5_in_2/SRAM_5_/LATCH0 76.7200 18.0000
grid_clb_4__1_/clb_0/mem_fle_5_in_3/SRAM_0_/LATCH0 59.6400 27.0000
grid_clb_4__1_/clb_0/mem_fle_5_in_3/SRAM_1_/LATCH0 45.9200 23.4000
grid_clb_4__1_/clb_0/mem_fle_5_in_3/SRAM_2_/LATCH0 48.0200 23.4000
grid_clb_4__1_/clb_0/mem_fle_5_in_3/SRAM_3_/LATCH0 53.2000 28.8000
grid_clb_4__1_/clb_0/mem_fle_5_in_3/SRAM_4_/LATCH0 54.7400 28.8000
grid_clb_4__1_/clb_0/mem_fle_5_in_3/SRAM_5_/LATCH0 57.5400 27.0000
grid_clb_4__1_/clb_0/mem_fle_6_in_0/SRAM_0_/LATCH0 35.4200 19.8000
grid_clb_4__1_/clb_0/mem_fle_6_in_0/SRAM_1_/LATCH0 51.2400 12.6000
grid_clb_4__1_/clb_0/mem_fle_6_in_0/SRAM_2_/LATCH0 49.2800 12.6000
grid_clb_4__1_/clb_0/mem_fle_6_in_0/SRAM_3_/LATCH0 49.8400 10.8000
grid_clb_4__1_/clb_0/mem_fle_6_in_0/SRAM_4_/LATCH0 51.1000 9.0000
grid_clb_4__1_/clb_0/mem_fle_6_in_0/SRAM_5_/LATCH0 51.1000 7.2000
grid_clb_4__1_/clb_0/mem_fle_6_in_1/SRAM_0_/LATCH0 57.1200 23.4000
grid_clb_4__1_/clb_0/mem_fle_6_in_1/SRAM_1_/LATCH0 53.2000 12.6000
grid_clb_4__1_/clb_0/mem_fle_6_in_1/SRAM_2_/LATCH0 53.7600 10.8000
grid_clb_4__1_/clb_0/mem_fle_6_in_1/SRAM_3_/LATCH0 55.7200 10.8000
grid_clb_4__1_/clb_0/mem_fle_6_in_1/SRAM_4_/LATCH0 56.1400 9.0000
grid_clb_4__1_/clb_0/mem_fle_6_in_1/SRAM_5_/LATCH0 59.7800 9.0000
grid_clb_4__1_/clb_0/mem_fle_6_in_2/SRAM_0_/LATCH0 62.4400 21.6000
grid_clb_4__1_/clb_0/mem_fle_6_in_2/SRAM_1_/LATCH0 70.1400 14.4000
grid_clb_4__1_/clb_0/mem_fle_6_in_2/SRAM_2_/LATCH0 69.3000 12.6000
grid_clb_4__1_/clb_0/mem_fle_6_in_2/SRAM_3_/LATCH0 69.3000 10.8000
grid_clb_4__1_/clb_0/mem_fle_6_in_2/SRAM_4_/LATCH0 67.3400 10.8000
grid_clb_4__1_/clb_0/mem_fle_6_in_2/SRAM_5_/LATCH0 66.6400 9.0000
grid_clb_4__1_/clb_0/mem_fle_6_in_3/SRAM_0_/LATCH0 34.3000 21.6000
grid_clb_4__1_/clb_0/mem_fle_6_in_3/SRAM_1_/LATCH0 44.3800 10.8000
grid_clb_4__1_/clb_0/mem_fle_6_in_3/SRAM_2_/LATCH0 45.6400 9.0000
grid_clb_4__1_/clb_0/mem_fle_6_in_3/SRAM_3_/LATCH0 47.3200 9.0000
grid_clb_4__1_/clb_0/mem_fle_6_in_3/SRAM_4_/LATCH0 51.2400 9.0000
grid_clb_4__1_/clb_0/mem_fle_6_in_3/SRAM_5_/LATCH0 47.7400 7.2000
grid_clb_4__1_/clb_0/mem_fle_7_in_0/SRAM_0_/LATCH0 33.4600 23.4000
grid_clb_4__1_/clb_0/mem_fle_7_in_0/SRAM_1_/LATCH0 37.8000 12.6000
grid_clb_4__1_/clb_0/mem_fle_7_in_0/SRAM_2_/LATCH0 36.4000 16.2000
grid_clb_4__1_/clb_0/mem_fle_7_in_0/SRAM_3_/LATCH0 36.5400 14.4000
grid_clb_4__1_/clb_0/mem_fle_7_in_0/SRAM_4_/LATCH0 37.8000 14.4000
grid_clb_4__1_/clb_0/mem_fle_7_in_0/SRAM_5_/LATCH0 37.6600 10.8000
grid_clb_4__1_/clb_0/mem_fle_7_in_1/SRAM_0_/LATCH0 33.1800 21.6000
grid_clb_4__1_/clb_0/mem_fle_7_in_1/SRAM_1_/LATCH0 39.6200 10.8000
grid_clb_4__1_/clb_0/mem_fle_7_in_1/SRAM_2_/LATCH0 41.1600 12.6000
grid_clb_4__1_/clb_0/mem_fle_7_in_1/SRAM_3_/LATCH0 39.2000 10.8000
grid_clb_4__1_/clb_0/mem_fle_7_in_1/SRAM_4_/LATCH0 40.8800 9.0000
grid_clb_4__1_/clb_0/mem_fle_7_in_1/SRAM_5_/LATCH0 44.6600 9.0000
grid_clb_4__1_/clb_0/mem_fle_7_in_2/SRAM_0_/LATCH0 60.4800 23.4000
grid_clb_4__1_/clb_0/mem_fle_7_in_2/SRAM_1_/LATCH0 64.6800 9.0000
grid_clb_4__1_/clb_0/mem_fle_7_in_2/SRAM_2_/LATCH0 63.7000 10.8000
grid_clb_4__1_/clb_0/mem_fle_7_in_2/SRAM_3_/LATCH0 61.0400 10.8000
grid_clb_4__1_/clb_0/mem_fle_7_in_2/SRAM_4_/LATCH0 62.7200 9.0000
grid_clb_4__1_/clb_0/mem_fle_7_in_2/SRAM_5_/LATCH0 58.9400 7.2000
grid_clb_4__1_/clb_0/mem_fle_7_in_3/SRAM_0_/LATCH0 34.1600 25.2000
grid_clb_4__1_/clb_0/mem_fle_7_in_3/SRAM_1_/LATCH0 35.4200 23.4000
grid_clb_4__1_/clb_0/mem_fle_7_in_3/SRAM_2_/LATCH0 36.8200 25.2000
grid_clb_4__1_/clb_0/mem_fle_7_in_3/SRAM_3_/LATCH0 39.9000 21.6000
grid_clb_4__1_/clb_0/mem_fle_7_in_3/SRAM_4_/LATCH0 44.8000 21.6000
grid_clb_4__1_/clb_0/mem_fle_7_in_3/SRAM_5_/LATCH0 48.3000 21.6000
sb_4__1_/mem_bottom_track_1/SRAM_0_/LATCH0 25.9000 34.2000
sb_4__1_/mem_bottom_track_1/SRAM_1_/LATCH0 25.7600 34.2000
sb_4__1_/mem_bottom_track_1/SRAM_2_/LATCH0 27.7200 32.4000
sb_4__1_/mem_bottom_track_1/SRAM_3_/LATCH0 22.4000 30.6000
sb_4__1_/mem_bottom_track_11/SRAM_0_/LATCH0 5.6000 28.8000
sb_4__1_/mem_bottom_track_11/SRAM_1_/LATCH0 7.7000 28.8000
sb_4__1_/mem_bottom_track_11/SRAM_2_/LATCH0 8.8200 27.0000
sb_4__1_/mem_bottom_track_13/SRAM_0_/LATCH0 33.7400 27.0000
sb_4__1_/mem_bottom_track_13/SRAM_1_/LATCH0 30.1000 30.6000
sb_4__1_/mem_bottom_track_13/SRAM_2_/LATCH0 31.9200 28.8000
sb_4__1_/mem_bottom_track_13/SRAM_3_/LATCH0 32.6200 27.0000
sb_4__1_/mem_bottom_track_17/SRAM_0_/LATCH0 7.7000 19.8000
sb_4__1_/mem_bottom_track_17/SRAM_1_/LATCH0 3.3600 21.6000
sb_4__1_/mem_bottom_track_17/SRAM_2_/LATCH0 4.0600 21.6000
sb_4__1_/mem_bottom_track_17/SRAM_3_/LATCH0 7.4200 18.0000
sb_4__1_/mem_bottom_track_19/SRAM_0_/LATCH0 29.4000 37.8000
sb_4__1_/mem_bottom_track_19/SRAM_1_/LATCH0 28.7000 32.4000
sb_4__1_/mem_bottom_track_19/SRAM_2_/LATCH0 28.9800 30.6000
sb_4__1_/mem_bottom_track_27/SRAM_0_/LATCH0 8.1200 23.4000
sb_4__1_/mem_bottom_track_27/SRAM_1_/LATCH0 8.8200 23.4000
sb_4__1_/mem_bottom_track_27/SRAM_2_/LATCH0 10.2200 19.8000
sb_4__1_/mem_bottom_track_3/SRAM_0_/LATCH0 5.4600 18.0000
sb_4__1_/mem_bottom_track_3/SRAM_1_/LATCH0 6.4400 18.0000
sb_4__1_/mem_bottom_track_3/SRAM_2_/LATCH0 8.4000 18.0000
sb_4__1_/mem_bottom_track_35/SRAM_0_/LATCH0 9.9400 30.6000
sb_4__1_/mem_bottom_track_35/SRAM_1_/LATCH0 10.0800 30.6000
sb_4__1_/mem_bottom_track_35/SRAM_2_/LATCH0 9.5200 28.8000
sb_4__1_/mem_bottom_track_43/SRAM_0_/LATCH0 1.9600 28.8000
sb_4__1_/mem_bottom_track_43/SRAM_1_/LATCH0 3.6400 27.0000
sb_4__1_/mem_bottom_track_43/SRAM_2_/LATCH0 3.0800 27.0000
sb_4__1_/mem_bottom_track_5/SRAM_0_/LATCH0 12.3200 30.6000
sb_4__1_/mem_bottom_track_5/SRAM_1_/LATCH0 14.0000 28.8000
sb_4__1_/mem_bottom_track_5/SRAM_2_/LATCH0 14.5600 23.4000
sb_4__1_/mem_bottom_track_51/SRAM_0_/LATCH0 31.7800 34.2000
sb_4__1_/mem_bottom_track_51/SRAM_1_/LATCH0 32.0600 34.2000
sb_4__1_/mem_bottom_track_51/SRAM_2_/LATCH0 31.0800 32.4000
sb_4__1_/mem_bottom_track_59/SRAM_0_/LATCH0 5.8800 32.4000
sb_4__1_/mem_bottom_track_59/SRAM_1_/LATCH0 5.7400 28.8000
sb_4__1_/mem_bottom_track_59/SRAM_2_/LATCH0 7.2800 25.2000
sb_4__1_/mem_bottom_track_7/SRAM_0_/LATCH0 3.7800 28.8000
sb_4__1_/mem_bottom_track_7/SRAM_1_/LATCH0 2.6600 25.2000
sb_4__1_/mem_bottom_track_7/SRAM_2_/LATCH0 4.2000 23.4000
sb_4__1_/mem_bottom_track_9/SRAM_0_/LATCH0 31.0800 36.0000
sb_4__1_/mem_bottom_track_9/SRAM_1_/LATCH0 29.1200 36.0000
sb_4__1_/mem_bottom_track_9/SRAM_2_/LATCH0 30.1000 34.2000
sb_4__1_/mem_left_track_1/SRAM_0_/LATCH0 25.2000 57.6000
sb_4__1_/mem_left_track_1/SRAM_1_/LATCH0 21.8400 57.6000
sb_4__1_/mem_left_track_1/SRAM_2_/LATCH0 17.7800 55.8000
sb_4__1_/mem_left_track_11/SRAM_0_/LATCH0 20.1600 34.2000
sb_4__1_/mem_left_track_11/SRAM_1_/LATCH0 20.3000 36.0000
sb_4__1_/mem_left_track_11/SRAM_2_/LATCH0 15.2600 37.8000
sb_4__1_/mem_left_track_13/SRAM_0_/LATCH0 26.3200 36.0000
sb_4__1_/mem_left_track_13/SRAM_1_/LATCH0 24.2200 37.8000
sb_4__1_/mem_left_track_13/SRAM_2_/LATCH0 25.2000 39.6000
sb_4__1_/mem_left_track_15/SRAM_0_/LATCH0 16.8000 39.6000
sb_4__1_/mem_left_track_15/SRAM_1_/LATCH0 13.4400 39.6000
sb_4__1_/mem_left_track_15/SRAM_2_/LATCH0 12.3200 41.4000
sb_4__1_/mem_left_track_17/SRAM_0_/LATCH0 25.4800 43.2000
sb_4__1_/mem_left_track_17/SRAM_1_/LATCH0 24.0800 43.2000
sb_4__1_/mem_left_track_17/SRAM_2_/LATCH0 22.2600 46.8000
sb_4__1_/mem_left_track_19/SRAM_0_/LATCH0 15.6800 30.6000
sb_4__1_/mem_left_track_19/SRAM_1_/LATCH0 27.5800 37.8000
sb_4__1_/mem_left_track_19/SRAM_2_/LATCH0 27.7200 39.6000
sb_4__1_/mem_left_track_21/SRAM_0_/LATCH0 32.3400 39.6000
sb_4__1_/mem_left_track_21/SRAM_1_/LATCH0 32.9000 45.0000
sb_4__1_/mem_left_track_21/SRAM_2_/LATCH0 31.7800 46.8000
sb_4__1_/mem_left_track_23/SRAM_0_/LATCH0 16.6600 32.4000
sb_4__1_/mem_left_track_23/SRAM_1_/LATCH0 13.8600 37.8000
sb_4__1_/mem_left_track_23/SRAM_2_/LATCH0 9.9400 37.8000
sb_4__1_/mem_left_track_25/SRAM_0_/LATCH0 12.1800 32.4000
sb_4__1_/mem_left_track_25/SRAM_1_/LATCH0 10.2200 32.4000
sb_4__1_/mem_left_track_25/SRAM_2_/LATCH0 9.9400 34.2000
sb_4__1_/mem_left_track_27/SRAM_0_/LATCH0 16.2400 34.2000
sb_4__1_/mem_left_track_27/SRAM_1_/LATCH0 13.0200 36.0000
sb_4__1_/mem_left_track_27/SRAM_2_/LATCH0 9.6600 36.0000
sb_4__1_/mem_left_track_29/SRAM_0_/LATCH0 24.5000 36.0000
sb_4__1_/mem_left_track_29/SRAM_1_/LATCH0 21.8400 39.6000
sb_4__1_/mem_left_track_29/SRAM_2_/LATCH0 17.2200 37.8000
sb_4__1_/mem_left_track_3/SRAM_0_/LATCH0 23.3800 41.4000
sb_4__1_/mem_left_track_3/SRAM_1_/LATCH0 16.9400 41.4000
sb_4__1_/mem_left_track_3/SRAM_2_/LATCH0 14.5600 43.2000
sb_4__1_/mem_left_track_31/SRAM_0_/LATCH0 21.5600 46.8000
sb_4__1_/mem_left_track_31/SRAM_1_/LATCH0 19.6000 46.8000
sb_4__1_/mem_left_track_31/SRAM_2_/LATCH0 17.6400 46.8000
sb_4__1_/mem_left_track_33/SRAM_0_/LATCH0 14.1400 55.8000
sb_4__1_/mem_left_track_33/SRAM_1_/LATCH0 11.7600 54.0000
sb_4__1_/mem_left_track_35/SRAM_0_/LATCH0 9.5200 57.6000
sb_4__1_/mem_left_track_35/SRAM_1_/LATCH0 8.8200 55.8000
sb_4__1_/mem_left_track_39/SRAM_0_/LATCH0 36.9600 57.6000
sb_4__1_/mem_left_track_39/SRAM_1_/LATCH0 31.7800 37.8000
sb_4__1_/mem_left_track_43/SRAM_0_/LATCH0 15.1200 52.2000
sb_4__1_/mem_left_track_43/SRAM_1_/LATCH0 15.1200 50.4000
sb_4__1_/mem_left_track_45/SRAM_0_/LATCH0 10.6400 55.8000
sb_4__1_/mem_left_track_45/SRAM_1_/LATCH0 0.2800 57.6000
sb_4__1_/mem_left_track_47/SRAM_0_/LATCH0 14.5600 57.6000
sb_4__1_/mem_left_track_47/SRAM_1_/LATCH0 6.8600 55.8000
sb_4__1_/mem_left_track_49/SRAM_0_/LATCH0 17.9200 57.6000
sb_4__1_/mem_left_track_49/SRAM_1_/LATCH0 15.4000 54.0000
sb_4__1_/mem_left_track_5/SRAM_0_/LATCH0 21.0000 43.2000
sb_4__1_/mem_left_track_5/SRAM_1_/LATCH0 19.4600 45.0000
sb_4__1_/mem_left_track_5/SRAM_2_/LATCH0 17.2200 45.0000
sb_4__1_/mem_left_track_51/SRAM_0_/LATCH0 6.0200 57.6000
sb_4__1_/mem_left_track_51/SRAM_1_/LATCH0 4.2000 55.8000
sb_4__1_/mem_left_track_53/SRAM_0_/LATCH0 4.2000 57.6000
sb_4__1_/mem_left_track_53/SRAM_1_/LATCH0 2.2400 57.6000
sb_4__1_/mem_left_track_55/SRAM_0_/LATCH0 7.5600 57.6000
sb_4__1_/mem_left_track_55/SRAM_1_/LATCH0 4.9000 55.8000
sb_4__1_/mem_left_track_59/SRAM_0_/LATCH0 27.1600 57.6000
sb_4__1_/mem_left_track_59/SRAM_1_/LATCH0 13.4400 54.0000
sb_4__1_/mem_left_track_7/SRAM_0_/LATCH0 14.9800 25.2000
sb_4__1_/mem_left_track_7/SRAM_1_/LATCH0 15.2600 30.6000
sb_4__1_/mem_left_track_7/SRAM_2_/LATCH0 11.9000 30.6000
sb_4__1_/mem_left_track_9/SRAM_0_/LATCH0 20.5800 36.0000
sb_4__1_/mem_left_track_9/SRAM_1_/LATCH0 16.3800 36.0000
sb_4__1_/mem_left_track_9/SRAM_2_/LATCH0 11.9000 37.8000
sb_4__1_/mem_top_track_0/SRAM_0_/LATCH0 33.7400 50.4000
sb_4__1_/mem_top_track_0/SRAM_1_/LATCH0 26.7400 50.4000
sb_4__1_/mem_top_track_0/SRAM_2_/LATCH0 24.2200 46.8000
sb_4__1_/mem_top_track_0/SRAM_3_/LATCH0 24.7800 50.4000
sb_4__1_/mem_top_track_10/SRAM_0_/LATCH0 26.1800 46.8000
sb_4__1_/mem_top_track_10/SRAM_1_/LATCH0 27.8600 45.0000
sb_4__1_/mem_top_track_10/SRAM_2_/LATCH0 29.9600 45.0000
sb_4__1_/mem_top_track_12/SRAM_0_/LATCH0 35.8400 55.8000
sb_4__1_/mem_top_track_12/SRAM_1_/LATCH0 36.5400 52.2000
sb_4__1_/mem_top_track_12/SRAM_2_/LATCH0 36.8200 54.0000
sb_4__1_/mem_top_track_12/SRAM_3_/LATCH0 38.7800 55.8000
sb_4__1_/mem_top_track_16/SRAM_0_/LATCH0 29.2600 54.0000
sb_4__1_/mem_top_track_16/SRAM_1_/LATCH0 28.4200 50.4000
sb_4__1_/mem_top_track_16/SRAM_2_/LATCH0 30.3800 50.4000
sb_4__1_/mem_top_track_16/SRAM_3_/LATCH0 35.0000 52.2000
sb_4__1_/mem_top_track_18/SRAM_0_/LATCH0 32.4800 48.6000
sb_4__1_/mem_top_track_18/SRAM_1_/LATCH0 34.4400 48.6000
sb_4__1_/mem_top_track_18/SRAM_2_/LATCH0 35.0000 50.4000
sb_4__1_/mem_top_track_2/SRAM_0_/LATCH0 29.6800 39.6000
sb_4__1_/mem_top_track_2/SRAM_1_/LATCH0 31.2200 41.4000
sb_4__1_/mem_top_track_2/SRAM_2_/LATCH0 33.4600 41.4000
sb_4__1_/mem_top_track_26/SRAM_0_/LATCH0 25.2000 41.4000
sb_4__1_/mem_top_track_26/SRAM_1_/LATCH0 31.0800 43.2000
sb_4__1_/mem_top_track_26/SRAM_2_/LATCH0 33.6000 45.0000
sb_4__1_/mem_top_track_34/SRAM_0_/LATCH0 31.2200 54.0000
sb_4__1_/mem_top_track_34/SRAM_1_/LATCH0 30.3800 55.8000
sb_4__1_/mem_top_track_34/SRAM_2_/LATCH0 32.4800 57.6000
sb_4__1_/mem_top_track_4/SRAM_0_/LATCH0 33.1800 54.0000
sb_4__1_/mem_top_track_4/SRAM_1_/LATCH0 36.5400 55.8000
sb_4__1_/mem_top_track_4/SRAM_2_/LATCH0 40.3200 57.6000
sb_4__1_/mem_top_track_42/SRAM_0_/LATCH0 24.5000 54.0000
sb_4__1_/mem_top_track_42/SRAM_1_/LATCH0 27.0200 55.8000
sb_4__1_/mem_top_track_42/SRAM_2_/LATCH0 29.1200 57.6000
sb_4__1_/mem_top_track_50/SRAM_0_/LATCH0 21.8400 52.2000
sb_4__1_/mem_top_track_50/SRAM_1_/LATCH0 17.9200 52.2000
sb_4__1_/mem_top_track_50/SRAM_2_/LATCH0 22.9600 54.0000
sb_4__1_/mem_top_track_58/SRAM_0_/LATCH0 23.3800 45.0000
sb_4__1_/mem_top_track_58/SRAM_1_/LATCH0 29.5400 46.8000
sb_4__1_/mem_top_track_58/SRAM_2_/LATCH0 30.8000 48.6000
sb_4__1_/mem_top_track_6/SRAM_0_/LATCH0 12.1800 55.8000
sb_4__1_/mem_top_track_6/SRAM_1_/LATCH0 14.5600 55.8000
sb_4__1_/mem_top_track_6/SRAM_2_/LATCH0 14.5600 57.6000
sb_4__1_/mem_top_track_8/SRAM_0_/LATCH0 22.8200 50.4000
sb_4__1_/mem_top_track_8/SRAM_1_/LATCH0 23.9400 50.4000
sb_4__1_/mem_top_track_8/SRAM_2_/LATCH0 25.6200 52.2000
