// Seed: 4278095960
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_7;
  id_8 :
  assert property (@(posedge 1 or ~(id_7)) 1)
  else;
  assign id_3 = id_6;
  assign module_1.id_0 = 0;
  id_9(
      .id_0(1'b0), .id_1()
  );
  wire id_10;
  wire id_11;
  assign id_3 = 1;
  always begin : LABEL_0
    return id_9;
  end
  always id_8 <= 1;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output uwire id_0
);
  wire id_3;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
