/*
   Copyright (C) 2017   Roy R Rankin

This file is part of the libgpsim library of gpsim

This library is free software; you can redistribute it and/or
modify it under the terms of the GNU Lesser General Public
License as published by the Free Software Foundation; either
version 2.1 of the License, or (at your option) any later version.

This library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
Lesser General Public License for more details.

You should have received a copy of the GNU Lesser General Public
License along with this library; if not, see
<http://www.gnu.org/licenses/lgpl-2.1.html>.
*/

#ifndef SRC_LCD_H_
#define SRC_LCD_H_

#include "registers.h"
#include "trigger.h"
class InterruptSource;
class LCD_MODULE;
class PinModule;
class Processor;
class T1CON;

// LCDCON - LIQUID CRYSTAL DISPLAY CONTROL REGISTER

class LCDCON : public sfr_register
{
public:
  enum
  {
      LMUX0  = 1 << 0,	//LMUX<1:0> Commons Select bits
      LMUX1  = 1 << 1,
      CS0    = 1 << 2,	//CS<1:0> Clock Source Select bits
      CS1    = 1 << 3,
      VLCDEN = 1 << 4,	// LCD Bias Voltage Pins Enable bit
      WERR   = 1 << 5, // LCD Write Failed Error bit
      SLPEN  = 1 << 6,	// LCD Driver Enable in Sleep mode bit
      LCDEN  = 1 << 7	// LCD Driver Enable bit
  };

  LCDCON(Processor *pCpu, const char *pName, const char *pDesc, LCD_MODULE *);

  void put(unsigned int new_value) override;
  void put_value(unsigned int new_value) override;

  LCD_MODULE *lcd_module;
};

// LCDPS - LCD PRESCALER SELECT REGISTER
class LCDPS : public sfr_register
{
public:

  enum
  {
    LP0    = 1 << 0,	//LP<3:0>: LCD Prescaler Select bits
    LP1    = 1 << 1,
    LP2    = 1 << 2,
    LP3    = 1 << 3,
    WA     = 1 << 4,	// LCD Write Allow Status bit
    LCDA   = 1 << 5,	// LCD Active Status bit
    BIASMD = 1 << 6,	// Bias Mode Select bit
    WFT    = 1 << 7, // Waveform Type Select bit

    LPMASK = (LP0 | LP1 | LP2 | LP3)
  };

  LCDPS(Processor *pCpu, const char *pName, const char *pDesc, LCD_MODULE *, unsigned int);

  void put(unsigned int new_value) override;
  LCD_MODULE *lcd_module;
  unsigned int mask_writeable;
};

// LCDSEn - LCD SEGMENT REGISTERS

class LCDSEn : public sfr_register
{
public:
  LCDSEn(Processor *pCpu, const char *pName, const char *pDesc, LCD_MODULE *, unsigned int _n);

  void put(unsigned int new_value) override;

  LCD_MODULE *lcd_module;
  unsigned int n;
};

// LCDDATAx - LCD DATA REGISTERS
class LCDDATAx : public sfr_register
{
public:
  LCDDATAx(Processor *pCpu, const char *pName, const char *pDesc, LCD_MODULE *, unsigned int _n);

  void put(unsigned int new_value) override;
  // bypass put for Power On Reset so WERR flag not set
  void putRV(RegisterValue rv) override
  {
    value.init = rv.init;
    value.put(rv.data);
  }

    LCD_MODULE *lcd_module;
    unsigned int n;
};

class LCD_MODULE: public TriggerObject
{
public:
    LCD_MODULE(Processor *pCpu, bool p16f917);
    LCD_MODULE(const LCD_MODULE &) = delete;
    LCD_MODULE& operator =(const LCD_MODULE &) = delete;

    void set_Vlcd(PinModule *, PinModule *, PinModule *);
    void set_LCDcom(PinModule *, PinModule *, PinModule *, PinModule *);
    void set_LCDsegn(unsigned int, PinModule *, PinModule *, PinModule *, PinModule *);
    void set_t1con(T1CON *t1c) {t1con = t1c;}
    void lcd_on_off(bool lcdOn);
    void set_bias(unsigned int lmux);
    void lcd_set_com(bool lcdOn, unsigned int lmux);
    void lcd_set_segPins(unsigned int regno, unsigned int old, unsigned int diff);
    void clear_bias();
    void set_lcdcon_werr() { lcdcon->value.put(lcdcon->value.get() | LCDCON::WERR); }
    bool get_lcdps_wa() { return lcdps->value.get() & LCDPS::WA; }
    bool get_lcdcon_lcden() { return lcdcon->value.get() & LCDCON::LCDEN;}
    bool typeB() {return (lcdps->value.get() & LCDPS::WFT) && mux_now;}
    void callback() override;
    virtual void setIntSrc(InterruptSource *_IntSrc) { IntSrc = _IntSrc;}
    void start_clock();
    void stop_clock();
    void drive_lcd();
    void save_hold_data();
    void start_typeA();
    void start_typeB();
    virtual void sleep();
    virtual void wake();

    Processor 		*cpu;
    InterruptSource 	*IntSrc = nullptr;
    bool		Vlcd1_on = false, Vlcd2_on = false, Vlcd3_on = false;
    bool		is_sleeping = false;
    PinModule 		*Vlcd1 = nullptr, *Vlcd2 = nullptr, *Vlcd3 = nullptr;
    PinModule		*LCDsegn[24];
    PinModule		*LCDcom[4];
    unsigned char	LCDsegDirection[3];
    unsigned char	LCDcomDirection = 0;
    unsigned char	hold_data[12];
    unsigned char	bias_now = 0;
    unsigned char	mux_now = 0;
    unsigned char	phase = 0;
    unsigned char	num_phases = 0;
    unsigned int 	clock_tick = 0;
    uint64_t 		future_cycle = 0;
    uint64_t		map_com[4];
    uint64_t		map_on;
    uint64_t		map_off;

    LCDCON	*lcdcon;
    LCDPS	*lcdps;
    LCDSEn   	*lcdSEn[3];
    LCDDATAx 	*lcddatax[12];
    T1CON	*t1con = nullptr;
};

#endif // SRC_LCD_H_
