// Seed: 3351382251
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    input uwire id_3,
    output wand id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    input uwire id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri id_12,
    output wand id_13
);
endmodule
module module_1 (
    output uwire id_0,
    output tri   id_1,
    input  tri1  id_2,
    output logic id_3
);
  always @(1) begin : LABEL_0
    id_3 <= id_2;
  end
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1
  );
endmodule
