

================================================================
== Vitis HLS Report for 'segment_sc_packet_Pipeline_flush_buffer'
================================================================
* Date:           Tue Oct  3 13:43:49 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       34|  30.000 ns|  0.340 us|    3|   34|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- flush_buffer  |        1|       32|         1|          1|          1|  1 ~ 32|       yes|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      31|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|      67|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_72_p2                      |         +|   0|  0|  13|           6|           1|
    |ap_condition_95                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op17_read_state1     |       and|   0|  0|   2|           1|           1|
    |tmp_s_nbreadreq_fu_44_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln128_fu_66_p2               |      icmp|   0|  0|  10|           6|           7|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  31|          16|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    6|         12|
    |buffer_r_blk_n      |   9|          2|    1|          2|
    |i_5_fu_40           |   9|          2|    6|         12|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  36|          8|   14|         28|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_5_fu_40    |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  segment_sc_packet_Pipeline_flush_buffer|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  segment_sc_packet_Pipeline_flush_buffer|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  segment_sc_packet_Pipeline_flush_buffer|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  segment_sc_packet_Pipeline_flush_buffer|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  segment_sc_packet_Pipeline_flush_buffer|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  segment_sc_packet_Pipeline_flush_buffer|  return value|
|buffer_r_dout     |   in|    8|     ap_fifo|                                 buffer_r|       pointer|
|buffer_r_empty_n  |   in|    1|     ap_fifo|                                 buffer_r|       pointer|
|buffer_r_read     |  out|    1|     ap_fifo|                                 buffer_r|       pointer|
+------------------+-----+-----+------------+-----------------------------------------+--------------+

