/**
 * Copyright (c) 2025 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */
#include <gtest/gtest.h>
#include <type_traits>
#include "kernel_operator.h"

using namespace AscendC;
using Reg::Cast;
using Reg::CreateMask;
using Reg::MaskMergeMode;
using Reg::MaskReg;
using Reg::RegLayout;
using Reg::RegTensor;
using Reg::SatMode;
using Reg::Truncate;
using Reg::UpdateMask;

template <
    typename SRC_T, typename DST_T, int32_t MD, MaskMergeMode MzMd, RegLayout RegLayoutMd, SatMode SatMd,
    RoundMode RoundMd>
class KernelCast {
public:
    __aicore__ inline KernelCast() {}
    __aicore__ inline void Init(GM_ADDR dst_gm, GM_ADDR src_gm, uint32_t dstNums, uint32_t srcNums, uint32_t vec_mask)
    {
        src_global.SetGlobalBuffer(reinterpret_cast<__gm__ SRC_T*>(src_gm), srcNums);
        dst_global.SetGlobalBuffer(reinterpret_cast<__gm__ DST_T*>(dst_gm), dstNums);

        pipe.InitBuffer(inQueueX, 1, srcNums * sizeof(SRC_T));
        pipe.InitBuffer(outQueue, 1, dstNums * sizeof(DST_T));
        srcDataSize = srcNums;
        dstDataSize = dstNums;
        mask = vec_mask;
    }
    __aicore__ inline void Process()
    {
        CopyIn();
        Compute();
        CopyOut();
    }
    static constexpr Reg::CastTrait castTrait = {RegLayoutMd, SatMd, MzMd, RoundMd};

private:
    __aicore__ inline void CopyIn()
    {
        LocalTensor<SRC_T> srcLocal = inQueueX.AllocTensor<SRC_T>();
        DataCopy(srcLocal, src_global, srcDataSize);
        inQueueX.EnQue(srcLocal);
    }
    __aicore__ inline void Compute()
    {
        LocalTensor<DST_T> dstLocal = outQueue.AllocTensor<DST_T>();
        DST_T zero = 0;
        Duplicate(dstLocal, zero, dstDataSize);
        LocalTensor<SRC_T> srcLocal = inQueueX.DeQue<SRC_T>();
        uint16_t mask_bit_size = 256;
        uint16_t src_rep_size = mask_bit_size / sizeof(SRC_T);
        uint16_t dst_rep_size = mask_bit_size / sizeof(DST_T);
        uint16_t rep = srcDataSize / src_rep_size;
        __ubuf__ DST_T* dstPtr = (__ubuf__ DST_T*)dstLocal.GetPhyAddr();
        __ubuf__ SRC_T* srcPtr = (__ubuf__ SRC_T*)srcLocal.GetPhyAddr();
        uint16_t align_32byte = 32;
        __VEC_SCOPE__
        {
            RegTensor<SRC_T> vSrcReg;
            RegTensor<DST_T> vDstReg;
            vector_bool castReg;
            RegTensor<int64_t> tmpReg;
            RegTensor<hifloat8_t> hif8TmpReg;
            RegTensor<fp8_e4m3fn_t> f8e4m3TmpReg;
            RegTensor<fp8_e5m2_t> f8e5m2TmpReg;
            RegTensor<fp4x2_e2m1_t> f4e2m1TmpReg;
            RegTensor<fp4x2_e1m2_t> f4e1m2TmpReg;
            RegTensor<fp8_e8m0_t> f8e8m0TmpReg;
            uint32_t sreg = (uint32_t)mask;
            MaskReg maskReg;
            maskReg = UpdateMask<SRC_T>(sreg);
            uint32_t sreg2 = (uint32_t)mask;
            MaskReg dstMaskReg = UpdateMask<DST_T>(sreg2);
            uint32_t sreg3 = (uint32_t)256;
            MaskReg f8Mask = UpdateMask<hifloat8_t>(sreg3);

            for (uint16_t i = 0; i < (uint16_t)rep; i++) {
                Reg::DataCopy(vSrcReg, srcPtr + i * src_rep_size);

                if constexpr (MD == 4) {
                    if constexpr (std::is_same<SRC_T, int32_t>::value && std::is_same<DST_T, int32_t>::value) {
                        Cast<int64_t, SRC_T, castTrait>(tmpReg, vSrcReg, maskReg);
                    } else {
                        Cast<DST_T, SRC_T, castTrait>(vDstReg, vSrcReg, maskReg);
                    }

                } else if constexpr (MD == 5) {
                    Cast<DST_T, SRC_T, castTrait>(vDstReg, vSrcReg, maskReg);
                } else if constexpr (MD == 6) {
                    Cast<DST_T, SRC_T, castTrait>(vDstReg, vSrcReg, maskReg);
                } else if constexpr (MD == 7) {
                    Cast<DST_T, SRC_T, castTrait>(vDstReg, vSrcReg, maskReg);
                } else if constexpr (MD == 8) {
                    Cast<DST_T, SRC_T, castTrait>(vDstReg, vSrcReg, maskReg);
                } else if constexpr (MD == 9) {
                    Cast<DST_T, SRC_T, castTrait>(vDstReg, vSrcReg, maskReg);
                } else if constexpr (MD == 10) {
                    Cast<DST_T, SRC_T, castTrait>(vDstReg, vSrcReg, maskReg);
                } else if constexpr (MD == 11) {
                    Cast<DST_T, SRC_T, castTrait>(vDstReg, vSrcReg, maskReg);
                } else if constexpr (MD == 12) {
                    Cast<hifloat8_t, SRC_T, castTrait>(hif8TmpReg, vSrcReg, maskReg);
                    Cast<DST_T, hifloat8_t, castTrait>(vDstReg, hif8TmpReg, f8Mask);
                } else if constexpr (MD == 13) {
                    Cast<hifloat8_t, SRC_T, castTrait>(hif8TmpReg, vSrcReg, maskReg);
                    Cast<DST_T, hifloat8_t, castTrait>(vDstReg, hif8TmpReg, f8Mask);
                } else if constexpr (MD == 14) {
                    Cast<fp8_e4m3fn_t, SRC_T, castTrait>(f8e4m3TmpReg, vSrcReg, maskReg);
                    Cast<DST_T, fp8_e4m3fn_t, castTrait>(vDstReg, f8e4m3TmpReg, f8Mask);
                } else if constexpr (MD == 15) {
                    Cast<fp8_e5m2_t, SRC_T, castTrait>(f8e5m2TmpReg, vSrcReg, maskReg);
                    Cast<DST_T, fp8_e5m2_t, castTrait>(vDstReg, f8e5m2TmpReg, f8Mask);
                } else if constexpr (MD == 16) {
                    Truncate<DST_T, RoundMd, MzMd>(vDstReg, vSrcReg, maskReg);
                } else if constexpr (MD == 17) {
                    Cast<DST_T, SRC_T, castTrait>(vDstReg, vSrcReg, maskReg);
                } else if constexpr (MD == 18) {
                    Cast<fp4x2_e2m1_t, SRC_T, castTrait>(f4e2m1TmpReg, vSrcReg, maskReg);
                    DataCopy((__ubuf__ fp4x2_e2m1_t*)dstPtr + i * dst_rep_size, f4e2m1TmpReg, dstMaskReg);
                } else if constexpr (MD == 19) {
                    Cast<fp4x2_e1m2_t, SRC_T, castTrait>(f4e1m2TmpReg, vSrcReg, maskReg);
                    DataCopy((__ubuf__ fp4x2_e1m2_t*)dstPtr + i * dst_rep_size, f4e1m2TmpReg, dstMaskReg);
                } else if constexpr (MD == 20) {
                    DataCopy(f4e2m1TmpReg, (__ubuf__ fp4x2_e2m1_t*)srcPtr + i * src_rep_size);
                    Cast<DST_T, fp4x2_e2m1_t, castTrait>(vDstReg, f4e2m1TmpReg, maskReg);
                    DataCopy(dstPtr + i * dst_rep_size, vDstReg, dstMaskReg);
                } else if constexpr (MD == 21) {
                    DataCopy(f4e1m2TmpReg, (__ubuf__ fp4x2_e1m2_t*)srcPtr + i * src_rep_size);
                    Cast<DST_T, fp4x2_e1m2_t, castTrait>(vDstReg, f4e1m2TmpReg, maskReg);
                    DataCopy(dstPtr + i * dst_rep_size, vDstReg, dstMaskReg);
                } else if constexpr (MD == 22) {
                    if constexpr (std::is_same<SRC_T, bfloat16_t>::value) {
                        Cast<DST_T, SRC_T, castTrait>(f8e8m0TmpReg, vSrcReg, maskReg);
                        DataCopy(dstPtr + i * dst_rep_size, (RegTensor<fp8_e8m0_t>&)f8e8m0TmpReg, dstMaskReg);
                    } else {
                        Cast<DST_T, SRC_T, castTrait>(vDstReg, (RegTensor<fp8_e8m0_t>&)vSrcReg, maskReg);
                        DataCopy(dstPtr + i * dst_rep_size, vDstReg, dstMaskReg);
                    }
                } else if constexpr (MD == 23) {
                    Cast<DST_T, int4x2_t, castTrait>(vDstReg, (RegTensor<int4x2_t>&)vSrcReg, f8Mask);
                    DataCopy(dstPtr + i * dst_rep_size, vDstReg, dstMaskReg);
                }
                if constexpr (MD < 18) {
                    DataCopy(dstPtr + i * dst_rep_size, vDstReg, dstMaskReg);
                }
            }
        }
        outQueue.EnQue<DST_T>(dstLocal);
        inQueueX.FreeTensor(srcLocal);
    }
    __aicore__ inline void CopyOut()
    {
        LocalTensor<DST_T> dstLocal = outQueue.DeQue<DST_T>();
        DataCopy(dst_global, dstLocal, dstDataSize);
        outQueue.FreeTensor(dstLocal);
    }

private:
    GlobalTensor<SRC_T> src_global;
    GlobalTensor<DST_T> dst_global;

    TPipe pipe;
    TQue<TPosition::VECIN, 1> inQueueX;
    TQue<TPosition::VECOUT, 1> outQueue;
    uint32_t srcDataSize = 0;
    uint32_t dstDataSize = 0;
    uint32_t mask;
};

#define KERNEL_CAST_OPERATOR_TEST(SrcType, DstType, M)                                                                \
    extern "C" __global__ __aicore__ void kernel_micro_cast_kernel##_##SrcType##_##DstType##_##M(                     \
        GM_ADDR dst_gm, GM_ADDR src_gm, uint64_t dstDataSize, uint64_t srcDataSize, uint64_t MzMode, uint64_t partMd, \
        uint64_t ppMd, uint64_t satMd, uint64_t roundMd, uint64_t vec_mask, uint64_t mode)                            \
    {                                                                                                                 \
        kernel_cast_operator<SrcType, DstType>(dst_gm, src_gm, dstDataSize, srcDataSize, vec_mask);                   \
    }

struct MicroCastParams {
    void (*CallFunc)();
};

template <
    typename SRC_T, typename DST_T, int32_t mode, MaskMergeMode MzMd, RegLayout RegLayoutMd, SatMode SatMd,
    RoundMode RoundMd>
void MicroCastCase()
{
    int src_byte_size = sizeof(SRC_T);
    int dst_byte_size = sizeof(DST_T);
    int shape_size = 1024;
    int mask = 256;
    int dataSize = 1024;
    uint8_t dstGm[shape_size * dst_byte_size] = {0};
    uint8_t srcGm[shape_size * src_byte_size] = {0};

    KernelCast<SRC_T, DST_T, mode, MzMd, RegLayoutMd, SatMd, RoundMd> op;
    op.Init(dstGm, srcGm, dataSize, dataSize, mask);
    op.Process();
}

class MicroCastTestsuite : public testing::Test, public testing::WithParamInterface<MicroCastParams> {
protected:
    void SetUp() {}
    void TearDown() {}
};

INSTANTIATE_TEST_CASE_P(
    MicroCastTestCase, MicroCastTestsuite,
    ::testing::Values(
        MicroCastParams{MicroCastCase<
            uint16_t, uint32_t, 4, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            half, float, 4, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            bfloat16_t, float, 4, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            uint8_t, uint16_t, 4, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            int8_t, int16_t, 4, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            int16_t, uint32_t, 4, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            int32_t, int32_t, 4, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            int16_t, int32_t, 4, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            uint8_t, half, 4, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            int8_t, half, 4, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            int16_t, float, 4, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            int32_t, int16_t, 5, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            uint16_t, uint8_t, 5, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            int16_t, uint8_t, 5, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            uint32_t, uint16_t, 5, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            uint32_t, int16_t, 5, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            int32_t, uint16_t, 5, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            int8_t, int32_t, 6, MaskMergeMode::ZEROING, RegLayout::ONE, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            int32_t, uint8_t, 7, MaskMergeMode::ZEROING, RegLayout::ONE, SatMode::NO_SAT, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            float, int16_t, 8, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            half, uint8_t, 8, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            half, int8_t, 8, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            bfloat16_t, int32_t, 8, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            float, half, 8, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            float, bfloat16_t, 8, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            float, int32_t, 9, MaskMergeMode::ZEROING, RegLayout::UNKNOWN, SatMode::NO_SAT, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            half, int32_t, 10, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            int16_t, half, 11, MaskMergeMode::ZEROING, RegLayout::UNKNOWN, SatMode::UNKNOWN, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            half, bfloat16_t, 11, MaskMergeMode::ZEROING, RegLayout::UNKNOWN, SatMode::UNKNOWN, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            float, float, 12, MaskMergeMode::ZEROING, RegLayout::ONE, SatMode::NO_SAT, RoundMode::CAST_ROUND>},
        MicroCastParams{MicroCastCase<
            half, half, 13, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::NO_SAT, RoundMode::CAST_ROUND>},
        MicroCastParams{MicroCastCase<
            float, float, 14, MaskMergeMode::ZEROING, RegLayout::ONE, SatMode::NO_SAT, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            float, float, 15, MaskMergeMode::ZEROING, RegLayout::ONE, SatMode::NO_SAT, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            float, float, 16, MaskMergeMode::ZEROING, RegLayout::UNKNOWN, SatMode::UNKNOWN, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            half, half, 16, MaskMergeMode::ZEROING, RegLayout::UNKNOWN, SatMode::UNKNOWN, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            bfloat16_t, bfloat16_t, 16, MaskMergeMode::ZEROING, RegLayout::UNKNOWN, SatMode::UNKNOWN,
            RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            bfloat16_t, half, 17, MaskMergeMode::ZEROING, RegLayout::UNKNOWN, SatMode::NO_SAT, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            bfloat16_t, uint8_t, 18, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            bfloat16_t, uint8_t, 19, MaskMergeMode::ZEROING, RegLayout::ONE, SatMode::UNKNOWN, RoundMode::CAST_RINT>},
        MicroCastParams{MicroCastCase<
            uint8_t, bfloat16_t, 20, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            uint8_t, bfloat16_t, 21, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            bfloat16_t, fp8_e8m0_t, 22, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN,
            RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            fp8_e8m0_t, bfloat16_t, 22, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN,
            RoundMode::CAST_NONE>},
        MicroCastParams{MicroCastCase<
            int4x2_t, bfloat16_t, 23, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::UNKNOWN>},
        MicroCastParams{MicroCastCase<
            int4x2_t, int16_t, 23, MaskMergeMode::ZEROING, RegLayout::ZERO, SatMode::UNKNOWN, RoundMode::UNKNOWN>}));

TEST_P(MicroCastTestsuite, MicroCastTestCase)
{
    auto param = GetParam();
    param.CallFunc();
}
