# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.24.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-06-04 19:50:32 CDT
# hostname  : pal-achieve-06.(none)
# pid       : 149571
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:32775' '-nowindow' '-style' 'windows' '-data' 'AAABPnicfY/NCoJQEIXPLZJo0YNEBRG0ct3WImgrYlZKdaW0ok09am9in5KBm2a483POnGGukeQ+i6JQZe0HwZGnOf4z8/4WrlHTyr7VRJavRpY6tbgecXh9jXSSla+dcsUgA5BAB9zqBp7DX4gpbnVWpkgbcE8rprtMb2Gu1ENuXWgNVyI5OdJdITFFFaMuN42pQ7ZLPbQpG60SutlflV9dFOjIm9JNwPZwWfWTD4hNKs8=' '-proj' '/data/vpulav2/Work/Jasper_llama/arithmetic_core_double_fpu_verilog/fpu_exceptions/fpu_exceptions_llama3_1shot/sessionLogs/session_0' '-init' '-hidden' '/data/vpulav2/Work/Jasper_llama/arithmetic_core_double_fpu_verilog/fpu_exceptions/fpu_exceptions_llama3_1shot/.tmp/.initCmds.tcl' 'FPV_fpu_exceptions.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper_llama/arithmetic_core_double_fpu_verilog/fpu_exceptions/fpu_exceptions_llama3_1shot/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/fpu_exceptions.v
[-- (VERI-1482)] Analyzing Verilog file './/fpu_exceptions.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property_llama3_1shot.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property_llama3_1shot.sva'
% 
% # Elaborate design and properties
% elaborate -top fpu_exceptions
INFO (ISW003): Top module name is "fpu_exceptions".
[INFO (HIER-8002)] .//fpu_exceptions.v(280): Disabling old hierarchical reference handler
[WARN (VERI-2435)] .//bindings.sva(80): port 'NaN_input_0' is not connected on this instance
[INFO (VERI-1018)] .//property_llama3_1shot.sva(1): compiling module 'i_fpu_exceptions'
[INFO (VERI-1018)] .//fpu_exceptions.v(38): compiling module 'fpu_exceptions'
[WARN (VERI-1330)] .//bindings.sva(71): actual bit length 1 differs from formal bit length 63 for port 'NaN_input'
[WARN (VERI-8028)] .//bindings.sva(2): missing/open ports on instance v_fpu_exceptions of module i_fpu_exceptions
[WARN (VDB-1013)] .//bindings.sva(80): input port 'NaN_input_0[62]' is not connected on this instance
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
fpu_exceptions
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock clk
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "fpu_exceptions"]
---------------------------
# Flops:         64 (564) (0 property flop bits)
# Latches:       0 (0)
# Gates:         1632 (7860)
# Nets:          1740
# Ports:         17
# RTL Lines:     440
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  113
# Embedded Covers:      113
564
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 226 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 564 of 564 design flops, 0 of 0 design latches, 226 of 226 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_4" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_4:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_5" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_6" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_6:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_7" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_7:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_8" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_11" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_13" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_13:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_15" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_16" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_17" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_18" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_21" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_21:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_25" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_25:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_26" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_27" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_28" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_29" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_29:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_31" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_31:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_32" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_32:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_34" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_35" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_36" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_39" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_39:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_40" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_41" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_41:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_42" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_44" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_45" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_46" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_46:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_48" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_49" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_51" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_51:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_52" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_52:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_53" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_53:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_54" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_54:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_55" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_55:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_57" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_57:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_59" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_61" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_62" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_62:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_63" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_63:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_64" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_64:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_65" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_65:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_66" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_67" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_67:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_68" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_68:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_69" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_70" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_70:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_71" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_74" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_75" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_76" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_76:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_77" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_77:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_79" was proven in 0.00 s.
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_81" was proven in 0.00 s.
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_84" was proven in 0.00 s.
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_84:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_85" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_88" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_88:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_89" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_89:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_90" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_90:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_92" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_95" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_96" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_96:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_97" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_98" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_99" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_99:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_101" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_101:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_102" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_102:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_103" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_104" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_104:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_105" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_106" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_106:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_108" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_108:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_110" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_111" was proven in 0.00 s.
0: Found proofs for 114 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.004s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_3:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_12:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_38:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_43:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_60:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_86:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_100:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_5:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_8:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_9:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_11:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_14:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_15:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_16:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_17:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_18:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_19:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_24:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_26:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_27:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_28:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_30" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_30:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_34:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_35:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_36:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_37:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_40:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_42:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_44:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_45:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_47:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_48:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_49:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_58:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_59:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_61:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_66:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_69:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_71:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_72:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_74:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_75:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_79:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_81:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_82:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_83:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_85:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_91" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_91:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_92:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_95:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_97:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_98:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_103:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_105:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_107:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_110:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "fpu_exceptions.v_fpu_exceptions._assert_111:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.03 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "fpu_exceptions.v_fpu_exceptions._assert_56" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 59 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 50
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 149644@pal-achieve-06(local) jg_149571_pal-achieve-06_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 149643@pal-achieve-06(local) jg_149571_pal-achieve-06_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "fpu_exceptions.v_fpu_exceptions._assert_2"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_2" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "fpu_exceptions.v_fpu_exceptions._assert_2:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_9" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_14" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_22" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_2".
INFO (IPF047): 0.0.N: The cover property "fpu_exceptions.v_fpu_exceptions._assert_22:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_2".
INFO (IPF047): 0.0.N: The cover property "fpu_exceptions.v_fpu_exceptions._assert_23:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_37" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_47" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_72" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_73" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_2".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_82" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_2".
INFO (IPF047): 0.0.N: The cover property "fpu_exceptions.v_fpu_exceptions._assert_73:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_2".
0.0.N: Stopped processing property "fpu_exceptions.v_fpu_exceptions._assert_2"	[0.00 s].
0.0.N: Starting proof for property "fpu_exceptions.v_fpu_exceptions._assert_3"	[0.00 s].
0: ProofGrid usable level: 38
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_3" in 0.01 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 2 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_14" in 0.01 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_3".
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_107" in 0.01 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_3".
0.0.N: Stopped processing property "fpu_exceptions.v_fpu_exceptions._assert_3"	[0.01 s].
0: ProofGrid usable level: 36
0.0.Hp: Trace Attempt  1	[0.12 s]
0.0.Hp: Trace Attempt  2	[0.12 s]
0.0.Hp: A trace with 2 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "fpu_exceptions.v_fpu_exceptions._assert_10:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_23" in 0.13 s.
0.0.Hp: A trace with 2 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_19" in 0.13 s.
0.0.Hp: A trace with 2 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_50" in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "fpu_exceptions.v_fpu_exceptions._assert_50:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Hp: A trace with 2 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "fpu_exceptions.v_fpu_exceptions._assert_56:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Hp: A trace with 2 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_93" in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "fpu_exceptions.v_fpu_exceptions._assert_93:precondition1" was covered in 2 cycles in 0.13 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_94" in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "fpu_exceptions.v_fpu_exceptions._assert_94:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF054): 0.0.Hp: A min_length bound of 3 was found for the property "fpu_exceptions.v_fpu_exceptions._assert_107" in 0.15 s.
0.0.Hp: A trace with 2 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_109" in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "fpu_exceptions.v_fpu_exceptions._assert_109:precondition1" was covered in 2 cycles in 0.15 s.
0.0.Hp: A trace with 2 cycles was found. [0.12 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_112" in 0.15 s.
INFO (IPF047): 0.0.Hp: The cover property "fpu_exceptions.v_fpu_exceptions._assert_112:precondition1" was covered in 2 cycles in 0.15 s.
0.0.N: Starting proof for property "fpu_exceptions.v_fpu_exceptions._assert_10"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "fpu_exceptions.v_fpu_exceptions._assert_10" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_10" in 0.00 s.
0.0.N: Stopped processing property "fpu_exceptions.v_fpu_exceptions._assert_10"	[0.00 s].
0.0.Ht: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Starting proof for property "fpu_exceptions.v_fpu_exceptions._assert_12"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: A trace with 5 cycles was found. [0.02 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_12" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_58" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_12".
0.0.N: Stopped processing property "fpu_exceptions.v_fpu_exceptions._assert_12"	[0.00 s].
0.0.N: Starting proof for property "fpu_exceptions.v_fpu_exceptions._assert_20"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_20" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "fpu_exceptions.v_fpu_exceptions._assert_20:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_20".
0.0.N: Stopped processing property "fpu_exceptions.v_fpu_exceptions._assert_20"	[0.00 s].
0.0.N: Starting proof for property "fpu_exceptions.v_fpu_exceptions._assert_24"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "fpu_exceptions.v_fpu_exceptions._assert_24" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_24" in 0.00 s.
0.0.N: Stopped processing property "fpu_exceptions.v_fpu_exceptions._assert_24"	[0.00 s].
0.0.N: Starting proof for property "fpu_exceptions.v_fpu_exceptions._assert_33"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_33" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "fpu_exceptions.v_fpu_exceptions._assert_33:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_33".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_83" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_33".
0.0.N: Stopped processing property "fpu_exceptions.v_fpu_exceptions._assert_33"	[0.00 s].
0.0.N: Starting proof for property "fpu_exceptions.v_fpu_exceptions._assert_38"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 268435456 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 268435456 was found for the property "fpu_exceptions.v_fpu_exceptions._assert_38" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: A trace with 4 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_38" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_60" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_38".
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_100" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_38".
0.0.N: Stopped processing property "fpu_exceptions.v_fpu_exceptions._assert_38"	[0.00 s].
0.0.Hp: Trace Attempt  3	[0.22 s]
0.0.Hp: A trace with 3 cycles was found. [0.22 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_78" in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "fpu_exceptions.v_fpu_exceptions._assert_78:precondition1" was covered in 3 cycles in 0.22 s.
0.0.Hp: A trace with 3 cycles was found. [0.22 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_87" in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "fpu_exceptions.v_fpu_exceptions._assert_87:precondition1" was covered in 3 cycles in 0.22 s.
0.0.N: Starting proof for property "fpu_exceptions.v_fpu_exceptions._assert_43"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 4096 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 4096 was found for the property "fpu_exceptions.v_fpu_exceptions._assert_43" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_43" in 0.00 s.
0.0.N: Stopped processing property "fpu_exceptions.v_fpu_exceptions._assert_43"	[0.00 s].
0.0.N: Starting proof for property "fpu_exceptions.v_fpu_exceptions._assert_80"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: A trace with 4 cycles was found. [0.01 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 4 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_80" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "fpu_exceptions.v_fpu_exceptions._assert_80:precondition1" was covered in 4 cycles in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_80".
0.0.N: Stopped processing property "fpu_exceptions.v_fpu_exceptions._assert_80"	[0.00 s].
0.0.Mpcustom4: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Starting proof for property "fpu_exceptions.v_fpu_exceptions._assert_86"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2097152 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2097152 was found for the property "fpu_exceptions.v_fpu_exceptions._assert_86" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.27 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_86" in 0.00 s.
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "fpu_exceptions.v_fpu_exceptions._assert_113" in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_86".
INFO (IPF047): 0.0.N: The cover property "fpu_exceptions.v_fpu_exceptions._assert_113:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "fpu_exceptions.v_fpu_exceptions._assert_86".
0.0.N: Stopped processing property "fpu_exceptions.v_fpu_exceptions._assert_86"	[0.00 s].
0.0.Bm: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Interrupted. [0.01 s]
0.0.N: Exited with Success (@ 0.27 s)
0: ProofGrid usable level: 0
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.27 s]
0.0.Ht: Proofgrid shell started at 149667@pal-achieve-06(local) jg_149571_pal-achieve-06_1
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.28 s)
0.0.Ht: Exited with Success (@ 0.28 s)
0.0.Oh: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 149675@pal-achieve-06(local) jg_149571_pal-achieve-06_1
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.31 s)
0.0.Bm: Proofgrid shell started at 149674@pal-achieve-06(local) jg_149571_pal-achieve-06_1
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.32 s)
0.0.B: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.AM: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 149676@pal-achieve-06(local) jg_149571_pal-achieve-06_1
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.33 s)
0.0.B: Proofgrid shell started at 149682@pal-achieve-06(local) jg_149571_pal-achieve-06_1
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.35 s)
0.0.AM: Proofgrid shell started at 149686@pal-achieve-06(local) jg_149571_pal-achieve-06_1
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 149677@pal-achieve-06(local) jg_149571_pal-achieve-06_1
0.0.L: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.36 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.36 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 16.57 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.21        0.21        0.00       49.37 %
     Hp        0.16        0.26        0.00       62.75 %
     Ht        0.32        0.00        0.00        0.00 %
     Bm        0.31        0.00        0.00        0.00 %
    Mpcustom4        0.31        0.00        0.00        0.00 %
     Oh        0.29        0.00        0.00        0.00 %
      L        0.30        0.00        0.00        0.00 %
      B        0.23        0.00        0.00        0.00 %
     AM        0.22        0.00        0.00        0.00 %
    all        0.26        0.05        0.00       16.57 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.37        0.47        0.00

    Data read    : 131.22 kiB
    Data written : 5.98 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 226
                 assertions                   : 113
                  - proven                    : 77 (68.1416%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 36 (31.8584%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 113
                  - unreachable               : 38 (33.6283%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 75 (66.3717%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-06.uic.edu
    User Name: vpulav2
    Printed on: Tuesday, Jun 4, 2024 07:50:34 PM CDT
    Working Directory: /data/vpulav2/Work/Jasper_llama/arithmetic_core_double_fpu_verilog/fpu_exceptions


==============================================================
RESULTS
==============================================================

----------------------------------------------------------------------------------------------------------------------
       Name                                                          |    Result    |  Engine  |  Bound  |  Time    
----------------------------------------------------------------------------------------------------------------------

---[ <embedded> ]-----------------------------------------------------------------------------------------------------
[1]   fpu_exceptions.v_fpu_exceptions._assert_1                           proven          PRE    Infinite    0.000 s      
[2]   fpu_exceptions.v_fpu_exceptions._assert_1:precondition1             covered         PRE           1    0.000 s      
[3]   fpu_exceptions.v_fpu_exceptions._assert_2                           cex             N             3    0.001 s      
[4]   fpu_exceptions.v_fpu_exceptions._assert_2:precondition1             covered         N         2 - 3    0.001 s      
[5]   fpu_exceptions.v_fpu_exceptions._assert_3                           cex             N             4    0.007 s      
[6]   fpu_exceptions.v_fpu_exceptions._assert_3:precondition1             covered         PRE           1    0.000 s      
[7]   fpu_exceptions.v_fpu_exceptions._assert_4                           proven          PRE    Infinite    0.000 s      
[8]   fpu_exceptions.v_fpu_exceptions._assert_4:precondition1             unreachable     PRE    Infinite    0.000 s      
[9]   fpu_exceptions.v_fpu_exceptions._assert_5                           proven          PRE    Infinite    0.000 s      
[10]  fpu_exceptions.v_fpu_exceptions._assert_5:precondition1             covered         PRE           1    0.000 s      
[11]  fpu_exceptions.v_fpu_exceptions._assert_6                           proven          PRE    Infinite    0.000 s      
[12]  fpu_exceptions.v_fpu_exceptions._assert_6:precondition1             unreachable     PRE    Infinite    0.000 s      
[13]  fpu_exceptions.v_fpu_exceptions._assert_7                           proven          PRE    Infinite    0.000 s      
[14]  fpu_exceptions.v_fpu_exceptions._assert_7:precondition1             unreachable     PRE    Infinite    0.000 s      
[15]  fpu_exceptions.v_fpu_exceptions._assert_8                           proven          PRE    Infinite    0.000 s      
[16]  fpu_exceptions.v_fpu_exceptions._assert_8:precondition1             covered         PRE           1    0.000 s      
[17]  fpu_exceptions.v_fpu_exceptions._assert_9                           cex             N         2 - 3    0.001 s      
[18]  fpu_exceptions.v_fpu_exceptions._assert_9:precondition1             covered         PRE           1    0.000 s      
[19]  fpu_exceptions.v_fpu_exceptions._assert_10                          cex             N             3    0.001 s      
[20]  fpu_exceptions.v_fpu_exceptions._assert_10:precondition1            covered         Hp            2    0.126 s      
[21]  fpu_exceptions.v_fpu_exceptions._assert_11                          proven          PRE    Infinite    0.000 s      
[22]  fpu_exceptions.v_fpu_exceptions._assert_11:precondition1            covered         PRE           1    0.000 s      
[23]  fpu_exceptions.v_fpu_exceptions._assert_12                          cex             N             5    0.001 s      
[24]  fpu_exceptions.v_fpu_exceptions._assert_12:precondition1            covered         PRE           1    0.000 s      
[25]  fpu_exceptions.v_fpu_exceptions._assert_13                          proven          PRE    Infinite    0.000 s      
[26]  fpu_exceptions.v_fpu_exceptions._assert_13:precondition1            unreachable     PRE    Infinite    0.000 s      
[27]  fpu_exceptions.v_fpu_exceptions._assert_14                          cex             N             2    0.001 s      
[28]  fpu_exceptions.v_fpu_exceptions._assert_14:precondition1            covered         PRE           1    0.000 s      
[29]  fpu_exceptions.v_fpu_exceptions._assert_15                          proven          PRE    Infinite    0.000 s      
[30]  fpu_exceptions.v_fpu_exceptions._assert_15:precondition1            covered         PRE           1    0.000 s      
[31]  fpu_exceptions.v_fpu_exceptions._assert_16                          proven          PRE    Infinite    0.000 s      
[32]  fpu_exceptions.v_fpu_exceptions._assert_16:precondition1            covered         PRE           1    0.000 s      
[33]  fpu_exceptions.v_fpu_exceptions._assert_17                          proven          PRE    Infinite    0.000 s      
[34]  fpu_exceptions.v_fpu_exceptions._assert_17:precondition1            covered         PRE           1    0.000 s      
[35]  fpu_exceptions.v_fpu_exceptions._assert_18                          proven          PRE    Infinite    0.000 s      
[36]  fpu_exceptions.v_fpu_exceptions._assert_18:precondition1            covered         PRE           1    0.000 s      
[37]  fpu_exceptions.v_fpu_exceptions._assert_19                          cex             Hp            2    0.128 s      
[38]  fpu_exceptions.v_fpu_exceptions._assert_19:precondition1            covered         PRE           1    0.000 s      
[39]  fpu_exceptions.v_fpu_exceptions._assert_20                          cex             N             3    0.001 s      
[40]  fpu_exceptions.v_fpu_exceptions._assert_20:precondition1            covered         N             3    0.001 s      
[41]  fpu_exceptions.v_fpu_exceptions._assert_21                          proven          PRE    Infinite    0.000 s      
[42]  fpu_exceptions.v_fpu_exceptions._assert_21:precondition1            unreachable     PRE    Infinite    0.000 s      
[43]  fpu_exceptions.v_fpu_exceptions._assert_22                          cex             N             2    0.001 s      
[44]  fpu_exceptions.v_fpu_exceptions._assert_22:precondition1            covered         N             2    0.001 s      
[45]  fpu_exceptions.v_fpu_exceptions._assert_23                          cex             Hp            2    0.126 s      
[46]  fpu_exceptions.v_fpu_exceptions._assert_23:precondition1            covered         N         2 - 3    0.001 s      
[47]  fpu_exceptions.v_fpu_exceptions._assert_24                          cex             N             4    0.001 s      
[48]  fpu_exceptions.v_fpu_exceptions._assert_24:precondition1            covered         PRE           1    0.000 s      
[49]  fpu_exceptions.v_fpu_exceptions._assert_25                          proven          PRE    Infinite    0.000 s      
[50]  fpu_exceptions.v_fpu_exceptions._assert_25:precondition1            unreachable     PRE    Infinite    0.000 s      
[51]  fpu_exceptions.v_fpu_exceptions._assert_26                          proven          PRE    Infinite    0.000 s      
[52]  fpu_exceptions.v_fpu_exceptions._assert_26:precondition1            covered         PRE           1    0.000 s      
[53]  fpu_exceptions.v_fpu_exceptions._assert_27                          proven          PRE    Infinite    0.000 s      
[54]  fpu_exceptions.v_fpu_exceptions._assert_27:precondition1            covered         PRE           1    0.000 s      
[55]  fpu_exceptions.v_fpu_exceptions._assert_28                          proven          PRE    Infinite    0.000 s      
[56]  fpu_exceptions.v_fpu_exceptions._assert_28:precondition1            covered         PRE           1    0.000 s      
[57]  fpu_exceptions.v_fpu_exceptions._assert_29                          proven          PRE    Infinite    0.000 s      
[58]  fpu_exceptions.v_fpu_exceptions._assert_29:precondition1            unreachable     PRE    Infinite    0.000 s      
[59]  fpu_exceptions.v_fpu_exceptions._assert_30                          cex             PRE           1    0.000 s      
[60]  fpu_exceptions.v_fpu_exceptions._assert_30:precondition1            covered         PRE           1    0.000 s      
[61]  fpu_exceptions.v_fpu_exceptions._assert_31                          proven          PRE    Infinite    0.000 s      
[62]  fpu_exceptions.v_fpu_exceptions._assert_31:precondition1            unreachable     PRE    Infinite    0.000 s      
[63]  fpu_exceptions.v_fpu_exceptions._assert_32                          proven          PRE    Infinite    0.000 s      
[64]  fpu_exceptions.v_fpu_exceptions._assert_32:precondition1            unreachable     PRE    Infinite    0.000 s      
[65]  fpu_exceptions.v_fpu_exceptions._assert_33                          cex             N             4    0.001 s      
[66]  fpu_exceptions.v_fpu_exceptions._assert_33:precondition1            covered         N         3 - 4    0.001 s      
[67]  fpu_exceptions.v_fpu_exceptions._assert_34                          proven          PRE    Infinite    0.000 s      
[68]  fpu_exceptions.v_fpu_exceptions._assert_34:precondition1            covered         PRE           1    0.000 s      
[69]  fpu_exceptions.v_fpu_exceptions._assert_35                          proven          PRE    Infinite    0.000 s      
[70]  fpu_exceptions.v_fpu_exceptions._assert_35:precondition1            covered         PRE           1    0.000 s      
[71]  fpu_exceptions.v_fpu_exceptions._assert_36                          proven          PRE    Infinite    0.000 s      
[72]  fpu_exceptions.v_fpu_exceptions._assert_36:precondition1            covered         PRE           1    0.000 s      
[73]  fpu_exceptions.v_fpu_exceptions._assert_37                          cex             N         2 - 3    0.001 s      
[74]  fpu_exceptions.v_fpu_exceptions._assert_37:precondition1            covered         PRE           1    0.000 s      
[75]  fpu_exceptions.v_fpu_exceptions._assert_38                          cex             N             4    0.001 s      
[76]  fpu_exceptions.v_fpu_exceptions._assert_38:precondition1            covered         PRE           1    0.000 s      
[77]  fpu_exceptions.v_fpu_exceptions._assert_39                          proven          PRE    Infinite    0.000 s      
[78]  fpu_exceptions.v_fpu_exceptions._assert_39:precondition1            unreachable     PRE    Infinite    0.000 s      
[79]  fpu_exceptions.v_fpu_exceptions._assert_40                          proven          PRE    Infinite    0.000 s      
[80]  fpu_exceptions.v_fpu_exceptions._assert_40:precondition1            covered         PRE           1    0.000 s      
[81]  fpu_exceptions.v_fpu_exceptions._assert_41                          proven          PRE    Infinite    0.000 s      
[82]  fpu_exceptions.v_fpu_exceptions._assert_41:precondition1            unreachable     PRE    Infinite    0.000 s      
[83]  fpu_exceptions.v_fpu_exceptions._assert_42                          proven          PRE    Infinite    0.000 s      
[84]  fpu_exceptions.v_fpu_exceptions._assert_42:precondition1            covered         PRE           1    0.000 s      
[85]  fpu_exceptions.v_fpu_exceptions._assert_43                          cex             N             5    0.001 s      
[86]  fpu_exceptions.v_fpu_exceptions._assert_43:precondition1            covered         PRE           1    0.000 s      
[87]  fpu_exceptions.v_fpu_exceptions._assert_44                          proven          PRE    Infinite    0.000 s      
[88]  fpu_exceptions.v_fpu_exceptions._assert_44:precondition1            covered         PRE           1    0.000 s      
[89]  fpu_exceptions.v_fpu_exceptions._assert_45                          proven          PRE    Infinite    0.000 s      
[90]  fpu_exceptions.v_fpu_exceptions._assert_45:precondition1            covered         PRE           1    0.000 s      
[91]  fpu_exceptions.v_fpu_exceptions._assert_46                          proven          PRE    Infinite    0.000 s      
[92]  fpu_exceptions.v_fpu_exceptions._assert_46:precondition1            unreachable     PRE    Infinite    0.000 s      
[93]  fpu_exceptions.v_fpu_exceptions._assert_47                          cex             N             2    0.001 s      
[94]  fpu_exceptions.v_fpu_exceptions._assert_47:precondition1            covered         PRE           1    0.000 s      
[95]  fpu_exceptions.v_fpu_exceptions._assert_48                          proven          PRE    Infinite    0.000 s      
[96]  fpu_exceptions.v_fpu_exceptions._assert_48:precondition1            covered         PRE           1    0.000 s      
[97]  fpu_exceptions.v_fpu_exceptions._assert_49                          proven          PRE    Infinite    0.000 s      
[98]  fpu_exceptions.v_fpu_exceptions._assert_49:precondition1            covered         PRE           1    0.000 s      
[99]  fpu_exceptions.v_fpu_exceptions._assert_50                          cex             Hp            2    0.129 s      
[100] fpu_exceptions.v_fpu_exceptions._assert_50:precondition1            covered         Hp            2    0.129 s      
[101] fpu_exceptions.v_fpu_exceptions._assert_51                          proven          PRE    Infinite    0.000 s      
[102] fpu_exceptions.v_fpu_exceptions._assert_51:precondition1            unreachable     PRE    Infinite    0.000 s      
[103] fpu_exceptions.v_fpu_exceptions._assert_52                          proven          PRE    Infinite    0.000 s      
[104] fpu_exceptions.v_fpu_exceptions._assert_52:precondition1            unreachable     PRE    Infinite    0.000 s      
[105] fpu_exceptions.v_fpu_exceptions._assert_53                          proven          PRE    Infinite    0.000 s      
[106] fpu_exceptions.v_fpu_exceptions._assert_53:precondition1            unreachable     PRE    Infinite    0.000 s      
[107] fpu_exceptions.v_fpu_exceptions._assert_54                          proven          PRE    Infinite    0.000 s      
[108] fpu_exceptions.v_fpu_exceptions._assert_54:precondition1            unreachable     PRE    Infinite    0.000 s      
[109] fpu_exceptions.v_fpu_exceptions._assert_55                          proven          PRE    Infinite    0.000 s      
[110] fpu_exceptions.v_fpu_exceptions._assert_55:precondition1            unreachable     PRE    Infinite    0.000 s      
[111] fpu_exceptions.v_fpu_exceptions._assert_56                          proven          PRE    Infinite    0.000 s      
[112] fpu_exceptions.v_fpu_exceptions._assert_56:precondition1            covered         Hp            2    0.130 s      
[113] fpu_exceptions.v_fpu_exceptions._assert_57                          proven          PRE    Infinite    0.000 s      
[114] fpu_exceptions.v_fpu_exceptions._assert_57:precondition1            unreachable     PRE    Infinite    0.000 s      
[115] fpu_exceptions.v_fpu_exceptions._assert_58                          cex             N         3 - 4    0.001 s      
[116] fpu_exceptions.v_fpu_exceptions._assert_58:precondition1            covered         PRE           1    0.000 s      
[117] fpu_exceptions.v_fpu_exceptions._assert_59                          proven          PRE    Infinite    0.000 s      
[118] fpu_exceptions.v_fpu_exceptions._assert_59:precondition1            covered         PRE           1    0.000 s      
[119] fpu_exceptions.v_fpu_exceptions._assert_60                          cex             N         3 - 4    0.001 s      
[120] fpu_exceptions.v_fpu_exceptions._assert_60:precondition1            covered         PRE           1    0.000 s      
[121] fpu_exceptions.v_fpu_exceptions._assert_61                          proven          PRE    Infinite    0.000 s      
[122] fpu_exceptions.v_fpu_exceptions._assert_61:precondition1            covered         PRE           1    0.000 s      
[123] fpu_exceptions.v_fpu_exceptions._assert_62                          proven          PRE    Infinite    0.000 s      
[124] fpu_exceptions.v_fpu_exceptions._assert_62:precondition1            unreachable     PRE    Infinite    0.000 s      
[125] fpu_exceptions.v_fpu_exceptions._assert_63                          proven          PRE    Infinite    0.000 s      
[126] fpu_exceptions.v_fpu_exceptions._assert_63:precondition1            unreachable     PRE    Infinite    0.000 s      
[127] fpu_exceptions.v_fpu_exceptions._assert_64                          proven          PRE    Infinite    0.000 s      
[128] fpu_exceptions.v_fpu_exceptions._assert_64:precondition1            unreachable     PRE    Infinite    0.000 s      
[129] fpu_exceptions.v_fpu_exceptions._assert_65                          proven          PRE    Infinite    0.000 s      
[130] fpu_exceptions.v_fpu_exceptions._assert_65:precondition1            unreachable     PRE    Infinite    0.000 s      
[131] fpu_exceptions.v_fpu_exceptions._assert_66                          proven          PRE    Infinite    0.000 s      
[132] fpu_exceptions.v_fpu_exceptions._assert_66:precondition1            covered         PRE           1    0.000 s      
[133] fpu_exceptions.v_fpu_exceptions._assert_67                          proven          PRE    Infinite    0.000 s      
[134] fpu_exceptions.v_fpu_exceptions._assert_67:precondition1            unreachable     PRE    Infinite    0.000 s      
[135] fpu_exceptions.v_fpu_exceptions._assert_68                          proven          PRE    Infinite    0.000 s      
[136] fpu_exceptions.v_fpu_exceptions._assert_68:precondition1            unreachable     PRE    Infinite    0.000 s      
[137] fpu_exceptions.v_fpu_exceptions._assert_69                          proven          PRE    Infinite    0.000 s      
[138] fpu_exceptions.v_fpu_exceptions._assert_69:precondition1            covered         PRE           1    0.000 s      
[139] fpu_exceptions.v_fpu_exceptions._assert_70                          proven          PRE    Infinite    0.000 s      
[140] fpu_exceptions.v_fpu_exceptions._assert_70:precondition1            unreachable     PRE    Infinite    0.000 s      
[141] fpu_exceptions.v_fpu_exceptions._assert_71                          proven          PRE    Infinite    0.000 s      
[142] fpu_exceptions.v_fpu_exceptions._assert_71:precondition1            covered         PRE           1    0.000 s      
[143] fpu_exceptions.v_fpu_exceptions._assert_72                          cex             N             2    0.001 s      
[144] fpu_exceptions.v_fpu_exceptions._assert_72:precondition1            covered         PRE           2    0.000 s      
[145] fpu_exceptions.v_fpu_exceptions._assert_73                          cex             N             2    0.001 s      
[146] fpu_exceptions.v_fpu_exceptions._assert_73:precondition1            covered         N             2    0.001 s      
[147] fpu_exceptions.v_fpu_exceptions._assert_74                          proven          PRE    Infinite    0.000 s      
[148] fpu_exceptions.v_fpu_exceptions._assert_74:precondition1            covered         PRE           1    0.000 s      
[149] fpu_exceptions.v_fpu_exceptions._assert_75                          proven          PRE    Infinite    0.000 s      
[150] fpu_exceptions.v_fpu_exceptions._assert_75:precondition1            covered         PRE           1    0.000 s      
[151] fpu_exceptions.v_fpu_exceptions._assert_76                          proven          PRE    Infinite    0.000 s      
[152] fpu_exceptions.v_fpu_exceptions._assert_76:precondition1            unreachable     PRE    Infinite    0.000 s      
[153] fpu_exceptions.v_fpu_exceptions._assert_77                          proven          PRE    Infinite    0.000 s      
[154] fpu_exceptions.v_fpu_exceptions._assert_77:precondition1            unreachable     PRE    Infinite    0.000 s      
[155] fpu_exceptions.v_fpu_exceptions._assert_78                          cex             Hp            3    0.223 s      
[156] fpu_exceptions.v_fpu_exceptions._assert_78:precondition1            covered         Hp            3    0.223 s      
[157] fpu_exceptions.v_fpu_exceptions._assert_79                          proven          PRE    Infinite    0.000 s      
[158] fpu_exceptions.v_fpu_exceptions._assert_79:precondition1            covered         PRE           1    0.000 s      
[159] fpu_exceptions.v_fpu_exceptions._assert_80                          cex             N             4    0.001 s      
[160] fpu_exceptions.v_fpu_exceptions._assert_80:precondition1            covered         N             4    0.001 s      
[161] fpu_exceptions.v_fpu_exceptions._assert_81                          proven          PRE    Infinite    0.000 s      
[162] fpu_exceptions.v_fpu_exceptions._assert_81:precondition1            covered         PRE           1    0.000 s      
[163] fpu_exceptions.v_fpu_exceptions._assert_82                          cex             N         2 - 3    0.001 s      
[164] fpu_exceptions.v_fpu_exceptions._assert_82:precondition1            covered         PRE           1    0.000 s      
[165] fpu_exceptions.v_fpu_exceptions._assert_83                          cex             N         3 - 4    0.001 s      
[166] fpu_exceptions.v_fpu_exceptions._assert_83:precondition1            covered         PRE           1    0.000 s      
[167] fpu_exceptions.v_fpu_exceptions._assert_84                          proven          PRE    Infinite    0.000 s      
[168] fpu_exceptions.v_fpu_exceptions._assert_84:precondition1            unreachable     PRE    Infinite    0.000 s      
[169] fpu_exceptions.v_fpu_exceptions._assert_85                          proven          PRE    Infinite    0.000 s      
[170] fpu_exceptions.v_fpu_exceptions._assert_85:precondition1            covered         PRE           1    0.000 s      
[171] fpu_exceptions.v_fpu_exceptions._assert_86                          cex             N             5    0.001 s      
[172] fpu_exceptions.v_fpu_exceptions._assert_86:precondition1            covered         PRE           1    0.000 s      
[173] fpu_exceptions.v_fpu_exceptions._assert_87                          cex             Hp            3    0.224 s      
[174] fpu_exceptions.v_fpu_exceptions._assert_87:precondition1            covered         Hp            3    0.224 s      
[175] fpu_exceptions.v_fpu_exceptions._assert_88                          proven          PRE    Infinite    0.000 s      
[176] fpu_exceptions.v_fpu_exceptions._assert_88:precondition1            unreachable     PRE    Infinite    0.000 s      
[177] fpu_exceptions.v_fpu_exceptions._assert_89                          proven          PRE    Infinite    0.000 s      
[178] fpu_exceptions.v_fpu_exceptions._assert_89:precondition1            unreachable     PRE    Infinite    0.000 s      
[179] fpu_exceptions.v_fpu_exceptions._assert_90                          proven          PRE    Infinite    0.000 s      
[180] fpu_exceptions.v_fpu_exceptions._assert_90:precondition1            unreachable     PRE    Infinite    0.000 s      
[181] fpu_exceptions.v_fpu_exceptions._assert_91                          cex             PRE           1    0.000 s      
[182] fpu_exceptions.v_fpu_exceptions._assert_91:precondition1            covered         PRE           1    0.000 s      
[183] fpu_exceptions.v_fpu_exceptions._assert_92                          proven          PRE    Infinite    0.000 s      
[184] fpu_exceptions.v_fpu_exceptions._assert_92:precondition1            covered         PRE           1    0.000 s      
[185] fpu_exceptions.v_fpu_exceptions._assert_93                          cex             Hp            2    0.132 s      
[186] fpu_exceptions.v_fpu_exceptions._assert_93:precondition1            covered         Hp            2    0.132 s      
[187] fpu_exceptions.v_fpu_exceptions._assert_94                          cex             Hp            2    0.153 s      
[188] fpu_exceptions.v_fpu_exceptions._assert_94:precondition1            covered         Hp            2    0.153 s      
[189] fpu_exceptions.v_fpu_exceptions._assert_95                          proven          PRE    Infinite    0.000 s      
[190] fpu_exceptions.v_fpu_exceptions._assert_95:precondition1            covered         PRE           1    0.000 s      
[191] fpu_exceptions.v_fpu_exceptions._assert_96                          proven          PRE    Infinite    0.000 s      
[192] fpu_exceptions.v_fpu_exceptions._assert_96:precondition1            unreachable     PRE    Infinite    0.000 s      
[193] fpu_exceptions.v_fpu_exceptions._assert_97                          proven          PRE    Infinite    0.000 s      
[194] fpu_exceptions.v_fpu_exceptions._assert_97:precondition1            covered         PRE           1    0.000 s      
[195] fpu_exceptions.v_fpu_exceptions._assert_98                          proven          PRE    Infinite    0.000 s      
[196] fpu_exceptions.v_fpu_exceptions._assert_98:precondition1            covered         PRE           1    0.000 s      
[197] fpu_exceptions.v_fpu_exceptions._assert_99                          proven          PRE    Infinite    0.000 s      
[198] fpu_exceptions.v_fpu_exceptions._assert_99:precondition1            unreachable     PRE    Infinite    0.000 s      
[199] fpu_exceptions.v_fpu_exceptions._assert_100                         cex             N         3 - 4    0.001 s      
[200] fpu_exceptions.v_fpu_exceptions._assert_100:precondition1           covered         PRE           1    0.000 s      
[201] fpu_exceptions.v_fpu_exceptions._assert_101                         proven          PRE    Infinite    0.000 s      
[202] fpu_exceptions.v_fpu_exceptions._assert_101:precondition1           unreachable     PRE    Infinite    0.000 s      
[203] fpu_exceptions.v_fpu_exceptions._assert_102                         proven          PRE    Infinite    0.000 s      
[204] fpu_exceptions.v_fpu_exceptions._assert_102:precondition1           unreachable     PRE    Infinite    0.000 s      
[205] fpu_exceptions.v_fpu_exceptions._assert_103                         proven          PRE    Infinite    0.000 s      
[206] fpu_exceptions.v_fpu_exceptions._assert_103:precondition1           covered         PRE           1    0.000 s      
[207] fpu_exceptions.v_fpu_exceptions._assert_104                         proven          PRE    Infinite    0.000 s      
[208] fpu_exceptions.v_fpu_exceptions._assert_104:precondition1           unreachable     PRE    Infinite    0.000 s      
[209] fpu_exceptions.v_fpu_exceptions._assert_105                         proven          PRE    Infinite    0.000 s      
[210] fpu_exceptions.v_fpu_exceptions._assert_105:precondition1           covered         PRE           1    0.000 s      
[211] fpu_exceptions.v_fpu_exceptions._assert_106                         proven          PRE    Infinite    0.000 s      
[212] fpu_exceptions.v_fpu_exceptions._assert_106:precondition1           unreachable     PRE    Infinite    0.000 s      
[213] fpu_exceptions.v_fpu_exceptions._assert_107                         cex             N             3    0.007 s      
[214] fpu_exceptions.v_fpu_exceptions._assert_107:precondition1           covered         PRE           1    0.000 s      
[215] fpu_exceptions.v_fpu_exceptions._assert_108                         proven          PRE    Infinite    0.000 s      
[216] fpu_exceptions.v_fpu_exceptions._assert_108:precondition1           unreachable     PRE    Infinite    0.000 s      
[217] fpu_exceptions.v_fpu_exceptions._assert_109                         cex             Hp            2    0.154 s      
[218] fpu_exceptions.v_fpu_exceptions._assert_109:precondition1           covered         Hp            2    0.154 s      
[219] fpu_exceptions.v_fpu_exceptions._assert_110                         proven          PRE    Infinite    0.000 s      
[220] fpu_exceptions.v_fpu_exceptions._assert_110:precondition1           covered         PRE           1    0.000 s      
[221] fpu_exceptions.v_fpu_exceptions._assert_111                         proven          PRE    Infinite    0.000 s      
[222] fpu_exceptions.v_fpu_exceptions._assert_111:precondition1           covered         PRE           1    0.000 s      
[223] fpu_exceptions.v_fpu_exceptions._assert_112                         cex             Hp            2    0.155 s      
[224] fpu_exceptions.v_fpu_exceptions._assert_112:precondition1           covered         Hp            2    0.155 s      
[225] fpu_exceptions.v_fpu_exceptions._assert_113                         cex             N         4 - 5    0.001 s      
[226] fpu_exceptions.v_fpu_exceptions._assert_113:precondition1           covered         N         4 - 5    0.001 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.382 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
