// Seed: 4017907944
module module_0 (
    id_1
);
  output wire id_1;
  logic [7:0] id_2 = id_2;
  wire id_3;
  integer id_4 (
      .id_0(1),
      .id_1(!(1) == 1)
  );
  wire id_5;
  assign id_2[""] = id_2;
  wire id_6;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wand  id_3
);
  assign id_0 = (id_1);
  logic [7:0] id_5;
  tri0 id_6;
  wire id_7;
  module_0(
      id_7
  );
  always @(posedge 1) begin
    id_6 = 1;
    id_5[1] = 1'h0;
  end
  wire id_8;
endmodule
