
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.19
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vhdl b17.vhd

yosys> verific -vhdl b17.vhd

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-INFO [VHDL-1504] default VHDL library search path is now "/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008"
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'b17.vhd'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'std.standard' from file '/home/users/aram/Workspace/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/std/standard.vdb'
VERIFIC-INFO [VHDL-1012] b17.vhd:1: analyzing entity 'b15'
VERIFIC-INFO [VHDL-1010] b17.vhd:17: analyzing architecture 'behav'
VERIFIC-INFO [VHDL-1012] b17.vhd:673: analyzing entity 'b17'
VERIFIC-INFO [VHDL-1010] b17.vhd:685: analyzing architecture 'behav'

yosys> synth_rs -top b17 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top b17

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VHDL-1067] b17.vhd:673: processing 'b17(BEHAV)'
VERIFIC-INFO [VHDL-1067] b17.vhd:1: processing 'b15(BEHAV)'
Importing module b17.
Importing module b15(BEHAV).

3.3.1. Analyzing design hierarchy..
Top module:  \b17
Used module:     \b15(BEHAV)

3.3.2. Analyzing design hierarchy..
Top module:  \b17
Used module:     \b15(BEHAV)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module b15(BEHAV).
<suppressed ~17 debug messages>
Optimizing module b17.
<suppressed ~4 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module b15(BEHAV).
<suppressed ~3 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~15 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 21 unused cells and 481 unused wires.
<suppressed ~211 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module b17...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~6 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~279 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_723$b17.vhd:562$1089: { $flatten\P1.$verific$n7981$270 $flatten\P1.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$1260 $auto$opt_reduce.cc:134:opt_pmux$1258 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_725$b17.vhd:562$1091: { $flatten\P1.$verific$n7981$270 $auto$opt_reduce.cc:134:opt_pmux$1266 $auto$opt_reduce.cc:134:opt_pmux$1264 $auto$opt_reduce.cc:134:opt_pmux$1262 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_731$b17.vhd:562$1097: { $flatten\P1.$verific$n8173$291 $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1268 $flatten\P1.$verific$n7990$279 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_733$b17.vhd:562$1098: { $flatten\P1.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$1272 $auto$opt_reduce.cc:134:opt_pmux$1270 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_735$b17.vhd:562$1099: { $flatten\P1.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$1276 $auto$opt_reduce.cc:134:opt_pmux$1274 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_737$b17.vhd:562$1100: { $flatten\P1.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$1278 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_720$b17.vhd:562$1086: { $flatten\P1.$verific$n7981$270 $flatten\P1.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$1288 $auto$opt_reduce.cc:134:opt_pmux$1286 $auto$opt_reduce.cc:134:opt_pmux$1284 $auto$opt_reduce.cc:134:opt_pmux$1282 $auto$opt_reduce.cc:134:opt_pmux$1280 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_721$b17.vhd:562$1087: { $auto$opt_reduce.cc:134:opt_pmux$1298 $auto$opt_reduce.cc:134:opt_pmux$1296 $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7989$278 $auto$opt_reduce.cc:134:opt_pmux$1294 $auto$opt_reduce.cc:134:opt_pmux$1292 $auto$opt_reduce.cc:134:opt_pmux$1290 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_726$b17.vhd:562$1092: { $flatten\P1.$verific$n7981$270 $flatten\P1.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$1300 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_727$b17.vhd:562$1093: { $flatten\P1.$verific$n7985$274 $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7989$278 $flatten\P1.$verific$n7995$284 $auto$opt_reduce.cc:134:opt_pmux$1302 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_728$b17.vhd:562$1094: { $flatten\P1.$verific$n7986$275 $flatten\P1.$verific$n7996$285 $auto$opt_reduce.cc:134:opt_pmux$1304 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_729$b17.vhd:562$1095: { $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1308 $auto$opt_reduce.cc:134:opt_pmux$1306 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_738$b17.vhd:562$1101: { $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1310 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_739$b17.vhd:562$1102: { $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1312 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_740$b17.vhd:562$1103: { $flatten\P1.$verific$n7988$277 $flatten\P1.$verific$n7990$279 $auto$opt_reduce.cc:134:opt_pmux$1314 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_741$b17.vhd:562$1104: { $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1316 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_723$b17.vhd:562$1089: { $flatten\P2.$verific$n7981$270 $flatten\P2.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$1320 $auto$opt_reduce.cc:134:opt_pmux$1318 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_725$b17.vhd:562$1091: { $flatten\P2.$verific$n7981$270 $auto$opt_reduce.cc:134:opt_pmux$1326 $auto$opt_reduce.cc:134:opt_pmux$1324 $auto$opt_reduce.cc:134:opt_pmux$1322 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_731$b17.vhd:562$1097: { $flatten\P2.$verific$n8173$291 $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1328 $flatten\P2.$verific$n7990$279 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_733$b17.vhd:562$1098: { $flatten\P2.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$1332 $auto$opt_reduce.cc:134:opt_pmux$1330 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_735$b17.vhd:562$1099: { $flatten\P2.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$1336 $auto$opt_reduce.cc:134:opt_pmux$1334 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_737$b17.vhd:562$1100: { $flatten\P2.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$1338 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_720$b17.vhd:562$1086: { $flatten\P2.$verific$n7981$270 $flatten\P2.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$1348 $auto$opt_reduce.cc:134:opt_pmux$1346 $auto$opt_reduce.cc:134:opt_pmux$1344 $auto$opt_reduce.cc:134:opt_pmux$1342 $auto$opt_reduce.cc:134:opt_pmux$1340 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_721$b17.vhd:562$1087: { $auto$opt_reduce.cc:134:opt_pmux$1358 $auto$opt_reduce.cc:134:opt_pmux$1356 $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7989$278 $auto$opt_reduce.cc:134:opt_pmux$1354 $auto$opt_reduce.cc:134:opt_pmux$1352 $auto$opt_reduce.cc:134:opt_pmux$1350 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_726$b17.vhd:562$1092: { $flatten\P2.$verific$n7981$270 $flatten\P2.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$1360 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_727$b17.vhd:562$1093: { $flatten\P2.$verific$n7985$274 $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7989$278 $flatten\P2.$verific$n7995$284 $auto$opt_reduce.cc:134:opt_pmux$1362 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_728$b17.vhd:562$1094: { $flatten\P2.$verific$n7986$275 $flatten\P2.$verific$n7996$285 $auto$opt_reduce.cc:134:opt_pmux$1364 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_729$b17.vhd:562$1095: { $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1368 $auto$opt_reduce.cc:134:opt_pmux$1366 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_738$b17.vhd:562$1101: { $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1370 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_739$b17.vhd:562$1102: { $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1372 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_740$b17.vhd:562$1103: { $flatten\P2.$verific$n7988$277 $flatten\P2.$verific$n7990$279 $auto$opt_reduce.cc:134:opt_pmux$1374 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_741$b17.vhd:562$1104: { $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1376 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_723$b17.vhd:562$1089: { $flatten\P3.$verific$n7981$270 $flatten\P3.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$1380 $auto$opt_reduce.cc:134:opt_pmux$1378 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_725$b17.vhd:562$1091: { $flatten\P3.$verific$n7981$270 $auto$opt_reduce.cc:134:opt_pmux$1386 $auto$opt_reduce.cc:134:opt_pmux$1384 $auto$opt_reduce.cc:134:opt_pmux$1382 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_731$b17.vhd:562$1097: { $flatten\P3.$verific$n8173$291 $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1388 $flatten\P3.$verific$n7990$279 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_733$b17.vhd:562$1098: { $flatten\P3.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$1392 $auto$opt_reduce.cc:134:opt_pmux$1390 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_735$b17.vhd:562$1099: { $flatten\P3.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$1396 $auto$opt_reduce.cc:134:opt_pmux$1394 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_737$b17.vhd:562$1100: { $flatten\P3.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$1398 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_720$b17.vhd:562$1086: { $flatten\P3.$verific$n7981$270 $flatten\P3.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$1408 $auto$opt_reduce.cc:134:opt_pmux$1406 $auto$opt_reduce.cc:134:opt_pmux$1404 $auto$opt_reduce.cc:134:opt_pmux$1402 $auto$opt_reduce.cc:134:opt_pmux$1400 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_721$b17.vhd:562$1087: { $auto$opt_reduce.cc:134:opt_pmux$1418 $auto$opt_reduce.cc:134:opt_pmux$1416 $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7989$278 $auto$opt_reduce.cc:134:opt_pmux$1414 $auto$opt_reduce.cc:134:opt_pmux$1412 $auto$opt_reduce.cc:134:opt_pmux$1410 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_726$b17.vhd:562$1092: { $flatten\P3.$verific$n7981$270 $flatten\P3.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$1420 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_727$b17.vhd:562$1093: { $flatten\P3.$verific$n7985$274 $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7989$278 $flatten\P3.$verific$n7995$284 $auto$opt_reduce.cc:134:opt_pmux$1422 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_728$b17.vhd:562$1094: { $flatten\P3.$verific$n7986$275 $flatten\P3.$verific$n7996$285 $auto$opt_reduce.cc:134:opt_pmux$1424 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_729$b17.vhd:562$1095: { $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1428 $auto$opt_reduce.cc:134:opt_pmux$1426 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_738$b17.vhd:562$1101: { $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1430 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_739$b17.vhd:562$1102: { $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1432 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_740$b17.vhd:562$1103: { $flatten\P3.$verific$n7988$277 $flatten\P3.$verific$n7990$279 $auto$opt_reduce.cc:134:opt_pmux$1434 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_741$b17.vhd:562$1104: { $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$1436 }
  Optimizing cells in module \b17.
Performed a total of 48 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$ready22_reg$b17.vhd:759$116 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$ready21_reg$b17.vhd:759$115 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$ready12_reg$b17.vhd:738$95 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$ready11_reg$b17.vhd:738$94 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$buf2_reg$b17.vhd:759$114 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$buf1_reg$b17.vhd:738$93 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$rEIP_reg$b17.vhd:612$1232 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$D_C_n_reg$b17.vhd:231$813 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$CodeFetch_reg$b17.vhd:612$1227 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$W_R_n_reg$b17.vhd:231$812 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$State_reg$b17.vhd:231$816 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$StateBS16_reg$b17.vhd:231$818 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$RequestPending_reg$b17.vhd:612$1236 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$ReadRequest_reg$b17.vhd:612$1234 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.uWord_reg$b17.vhd:612$1226 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.lWord_reg$b17.vhd:612$1225 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.State2_reg$b17.vhd:612$1202 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.More_reg$b17.vhd:612$1223 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.Flush_reg$b17.vhd:612$1224 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$M_IO_n_reg$b17.vhd:231$814 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$EBX_reg$b17.vhd:612$1231 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$EAX_reg$b17.vhd:612$1230 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$Datao_reg$b17.vhd:612$1228 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$D_C_n_reg$b17.vhd:231$813 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$CodeFetch_reg$b17.vhd:612$1227 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$ByteEnable_reg$b17.vhd:668$1254 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$BE_n_reg$b17.vhd:231$810 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$Address_reg$b17.vhd:231$811 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$ADS_n_reg$b17.vhd:231$815 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$rEIP_reg$b17.vhd:612$1232 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$ByteEnable_reg$b17.vhd:668$1254 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$BE_n_reg$b17.vhd:231$810 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$Datao_reg$b17.vhd:612$1228 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$W_R_n_reg$b17.vhd:231$812 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$State_reg$b17.vhd:231$816 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$StateBS16_reg$b17.vhd:231$818 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$RequestPending_reg$b17.vhd:612$1236 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$ReadRequest_reg$b17.vhd:612$1234 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.uWord_reg$b17.vhd:612$1226 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.lWord_reg$b17.vhd:612$1225 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.State2_reg$b17.vhd:612$1202 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.More_reg$b17.vhd:612$1223 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.Flush_reg$b17.vhd:612$1224 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$M_IO_n_reg$b17.vhd:231$814 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$EBX_reg$b17.vhd:612$1231 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$EAX_reg$b17.vhd:612$1230 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$Datao_reg$b17.vhd:612$1228 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$D_C_n_reg$b17.vhd:231$813 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$CodeFetch_reg$b17.vhd:612$1227 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$ByteEnable_reg$b17.vhd:668$1254 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$BE_n_reg$b17.vhd:231$810 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$Address_reg$b17.vhd:231$811 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$ADS_n_reg$b17.vhd:231$815 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$rEIP_reg$b17.vhd:612$1232 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$Address_reg$b17.vhd:231$811 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$ADS_n_reg$b17.vhd:231$815 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$W_R_n_reg$b17.vhd:231$812 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$State_reg$b17.vhd:231$816 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$StateBS16_reg$b17.vhd:231$818 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$RequestPending_reg$b17.vhd:612$1236 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$ReadRequest_reg$b17.vhd:612$1234 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.uWord_reg$b17.vhd:612$1226 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.lWord_reg$b17.vhd:612$1225 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.State2_reg$b17.vhd:612$1202 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.More_reg$b17.vhd:612$1223 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.Flush_reg$b17.vhd:612$1224 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$M_IO_n_reg$b17.vhd:231$814 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$EBX_reg$b17.vhd:612$1231 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$EAX_reg$b17.vhd:612$1230 ($aldff) from module b17.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 6 unused cells and 69 unused wires.
<suppressed ~7 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$buf2_reg$b17.vhd:759$114 ($adff) from module b17 (D = \P2.Datao, Q = \buf2).
Adding EN signal on $verific$buf1_reg$b17.vhd:738$93 ($adff) from module b17 (D = $verific$n162$55, Q = \buf1).
Adding EN signal on $flatten\P3.$verific$ByteEnable_reg$b17.vhd:668$1254 ($adff) from module b17 (D = $flatten\P3.$verific$n9780$719, Q = \P3.ByteEnable).
Adding EN signal on $flatten\P2.$verific$ByteEnable_reg$b17.vhd:668$1254 ($adff) from module b17 (D = $flatten\P2.$verific$n9780$719, Q = \P2.ByteEnable).
Adding EN signal on $flatten\P1.$verific$ByteEnable_reg$b17.vhd:668$1254 ($adff) from module b17 (D = $flatten\P1.$verific$n9780$719, Q = \P1.ByteEnable).
Setting constant 0-bit at position 2 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 3 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 4 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 5 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 6 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 7 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 8 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 9 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 10 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 11 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 12 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 13 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 14 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 15 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 16 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 17 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 18 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 19 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 20 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 21 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 22 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 23 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 24 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 25 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 26 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 27 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 28 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 29 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 30 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 31 on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 31 on $flatten\P1.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17.
Setting constant 0-bit at position 4 on $flatten\P1.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($adff) from module b17.
Setting constant 0-bit at position 2 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 3 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 4 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 5 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 6 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 7 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 8 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 9 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 10 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 11 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 12 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 13 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 14 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 15 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 16 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 17 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 18 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 19 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 20 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 21 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 22 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 23 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 24 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 25 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 26 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 27 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 28 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 29 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 30 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 31 on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 31 on $flatten\P2.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17.
Setting constant 0-bit at position 4 on $flatten\P2.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($adff) from module b17.
Setting constant 0-bit at position 2 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 3 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 4 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 5 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 6 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 7 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 8 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 9 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 10 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 11 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 12 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 13 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 14 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 15 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 16 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 17 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 18 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 19 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 20 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 21 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 22 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 23 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 24 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 25 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 26 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 27 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 28 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 29 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 30 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 31 on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17.
Setting constant 0-bit at position 31 on $flatten\P3.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17.
Setting constant 0-bit at position 4 on $flatten\P3.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($adff) from module b17.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~11 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~281 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$1450 ($adff) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$1451 ($adff) from module b17.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$1453 ($adff) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$1454 ($adff) from module b17.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$1456 ($adff) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$1457 ($adff) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$1437 ($adffe) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$1438 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $flatten\P1.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($adff) from module b17.
Setting constant 0-bit at position 4 on $flatten\P2.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($adff) from module b17.
Setting constant 0-bit at position 4 on $flatten\P3.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($adff) from module b17.

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~4 debug messages>

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~281 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 2 unused cells and 7 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.13.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~281 debug messages>

yosys> opt_reduce

3.13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.13.30. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 32) from mux cell b17.$verific$mux_33$b17.vhd:737$89 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$verific$mux_83$b17.vhd:777$119 ($mux).
Removed top 1 bits (of 32) from port A of cell b17.$verific$LessThan_84$b17.vhd:782$120 ($lt).
Removed top 1 bits (of 32) from port B of cell b17.$verific$LessThan_84$b17.vhd:782$120 ($lt).
Removed top 1 bits (of 32) from port A of cell b17.$verific$LessThan_85$b17.vhd:782$121 ($lt).
Removed top 1 bits (of 32) from port B of cell b17.$verific$LessThan_85$b17.vhd:782$121 ($lt).
Removed top 1 bits (of 32) from port A of cell b17.$verific$LessThan_86$b17.vhd:782$122 ($lt).
Removed top 1 bits (of 32) from port B of cell b17.$verific$LessThan_86$b17.vhd:782$122 ($lt).
Removed top 1 bits (of 33) from FF cell b17.$flatten\P1.$verific$rEIP_reg$b17.vhd:612$1232 ($adff).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_812$b17.vhd:605$1167 ($mux).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P1.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P1.$verific$LessThan_768$b17.vhd:589$1129 ($lt).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P1.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_766$b17.vhd:588$1127 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_765$b17.vhd:588$1126 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_764$b17.vhd:587$1125 ($mux).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P1.$verific$add_760$b17.vhd:586$1123 ($add).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$verific$mux_759$b17.vhd:585$1121 ($mux).
Removed top 31 bits (of 33) from port Y of cell b17.$flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 31 bits (of 33) from port A of cell b17.$flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P1.$verific$LessThan_755$b17.vhd:579$1116 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P1.$verific$LessThan_745$b17.vhd:563$1108 ($lt).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P1.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P1.$verific$LessThan_742$b17.vhd:563$1105 ($lt).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_718$b17.vhd:551$1082 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_717$b17.vhd:545$1081 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_714$b17.vhd:530$1078 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_713$b17.vhd:525$1077 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_702$b17.vhd:348$1066 ($eq).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_689$b17.vhd:552$1063 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_681$b17.vhd:546$1061 ($add).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P1.$verific$mux_950$b17.vhd:479$1052 ($mux).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P1.$verific$equal_528$b17.vhd:462$1032 ($eq).
Removed top 1 bits (of 16) from port Y of cell b17.$flatten\P1.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 1 bits (of 16) from port A of cell b17.$flatten\P1.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 1 bits (of 10) from mux cell b17.$flatten\P1.$verific$mux_958$b17.vhd:444$1022 ($mux).
Removed top 1 bits (of 15) from mux cell b17.$flatten\P1.$verific$mux_957$b17.vhd:448$1011 ($mux).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P1.$verific$add_477$b17.vhd:430$994 ($add).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P1.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P1.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P1.$verific$LessThan_463$b17.vhd:413$988 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$LessThan_462$b17.vhd:412$987 ($le).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_440$b17.vhd:399$984 ($mux).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 2 bits (of 5) from port B of cell b17.$flatten\P1.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P1.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 1 bits (of 4) from port A of cell b17.$flatten\P1.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P1.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 7 bits (of 8) from port B of cell b17.$flatten\P1.$verific$add_426$b17.vhd:391$975 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 3 bits (of 5) from port B of cell b17.$flatten\P1.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P1.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P1.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 2 bits (of 3) from port B of cell b17.$flatten\P1.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 3) from port Y of cell b17.$flatten\P1.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_403$b17.vhd:371$964 ($add).
Removed top 29 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_399$b17.vhd:371$963 ($add).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$LessThan_397$b17.vhd:370$962 ($le).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_387$b17.vhd:360$955 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P1.$verific$add_383$b17.vhd:360$954 ($add).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P1.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P1.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port B of cell b17.$flatten\P1.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 9) from port A of cell b17.$flatten\P1.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 9) from port B of cell b17.$flatten\P1.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P1.$verific$LessThan_373$b17.vhd:356$950 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$LessThan_370$b17.vhd:355$948 ($le).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P1.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P1.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P1.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P1.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P1.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_360$b17.vhd:344$943 ($add).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P1.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P1.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P1.$verific$LessThan_286$b17.vhd:319$917 ($lt).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P1.$verific$add_284$b17.vhd:318$915 ($add).
Removed top 29 bits (of 30) from port B of cell b17.$flatten\P1.$verific$add_281$b17.vhd:315$913 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P1.$verific$add_278$b17.vhd:314$912 ($add).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P1.$verific$Decoder_261$b17.vhd:313$895 ($shl).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P1.$verific$add_254$b17.vhd:312$887 ($add).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P1.$verific$Decoder_237$b17.vhd:311$870 ($shl).
Removed top 8 bits (of 16) from port Y of cell b17.$flatten\P1.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 8 bits (of 16) from port A of cell b17.$flatten\P1.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P1.$verific$add_230$b17.vhd:309$861 ($add).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P1.$verific$Decoder_213$b17.vhd:308$844 ($shl).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P1.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P1.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P1.$verific$Decoder_193$b17.vhd:305$824 ($shl).
Removed top 1 bits (of 3) from mux cell b17.$flatten\P1.$verific$mux_127$b17.vhd:215$789 ($mux).
Removed top 1 bits (of 31) from port Y of cell b17.$flatten\P1.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 31) from port A of cell b17.$flatten\P1.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$verific$mux_98$b17.vhd:181$779 ($mux).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P1.$verific$equal_909$b17.vhd:634$1246 ($eq).
Removed top 1 bits (of 33) from FF cell b17.$flatten\P2.$verific$rEIP_reg$b17.vhd:612$1232 ($adff).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_812$b17.vhd:605$1167 ($mux).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P2.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P2.$verific$LessThan_768$b17.vhd:589$1129 ($lt).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P2.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_766$b17.vhd:588$1127 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_765$b17.vhd:588$1126 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_764$b17.vhd:587$1125 ($mux).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P2.$verific$add_760$b17.vhd:586$1123 ($add).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$verific$mux_759$b17.vhd:585$1121 ($mux).
Removed top 31 bits (of 33) from port Y of cell b17.$flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 31 bits (of 33) from port A of cell b17.$flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P2.$verific$LessThan_755$b17.vhd:579$1116 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P2.$verific$LessThan_745$b17.vhd:563$1108 ($lt).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P2.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P2.$verific$LessThan_742$b17.vhd:563$1105 ($lt).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_718$b17.vhd:551$1082 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_717$b17.vhd:545$1081 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_714$b17.vhd:530$1078 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_713$b17.vhd:525$1077 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_702$b17.vhd:348$1066 ($eq).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_689$b17.vhd:552$1063 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_681$b17.vhd:546$1061 ($add).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P2.$verific$mux_950$b17.vhd:479$1052 ($mux).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P2.$verific$equal_528$b17.vhd:462$1032 ($eq).
Removed top 1 bits (of 16) from port Y of cell b17.$flatten\P2.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 1 bits (of 16) from port A of cell b17.$flatten\P2.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 1 bits (of 10) from mux cell b17.$flatten\P2.$verific$mux_958$b17.vhd:444$1022 ($mux).
Removed top 1 bits (of 15) from mux cell b17.$flatten\P2.$verific$mux_957$b17.vhd:448$1011 ($mux).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P2.$verific$add_477$b17.vhd:430$994 ($add).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P2.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P2.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P2.$verific$LessThan_463$b17.vhd:413$988 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$LessThan_462$b17.vhd:412$987 ($le).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_440$b17.vhd:399$984 ($mux).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 2 bits (of 5) from port B of cell b17.$flatten\P2.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P2.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 1 bits (of 4) from port A of cell b17.$flatten\P2.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P2.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 7 bits (of 8) from port B of cell b17.$flatten\P2.$verific$add_426$b17.vhd:391$975 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 3 bits (of 5) from port B of cell b17.$flatten\P2.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P2.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P2.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 2 bits (of 3) from port B of cell b17.$flatten\P2.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 3) from port Y of cell b17.$flatten\P2.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_403$b17.vhd:371$964 ($add).
Removed top 29 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_399$b17.vhd:371$963 ($add).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$LessThan_397$b17.vhd:370$962 ($le).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_387$b17.vhd:360$955 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P2.$verific$add_383$b17.vhd:360$954 ($add).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P2.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P2.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port B of cell b17.$flatten\P2.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 9) from port A of cell b17.$flatten\P2.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 9) from port B of cell b17.$flatten\P2.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$LessThan_373$b17.vhd:356$950 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$LessThan_370$b17.vhd:355$948 ($le).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P2.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P2.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P2.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P2.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P2.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_360$b17.vhd:344$943 ($add).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P2.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P2.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P2.$verific$LessThan_286$b17.vhd:319$917 ($lt).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P2.$verific$add_284$b17.vhd:318$915 ($add).
Removed top 29 bits (of 30) from port B of cell b17.$flatten\P2.$verific$add_281$b17.vhd:315$913 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P2.$verific$add_278$b17.vhd:314$912 ($add).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P2.$verific$Decoder_261$b17.vhd:313$895 ($shl).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$add_259$b17.vhd:313$891 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P2.$verific$add_254$b17.vhd:312$887 ($add).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P2.$verific$Decoder_237$b17.vhd:311$870 ($shl).
Removed top 1 bits (of 16) from port A of cell b17.$flatten\P2.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 8 bits (of 16) from port Y of cell b17.$flatten\P2.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 7 bits (of 15) from port A of cell b17.$flatten\P2.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P2.$verific$add_230$b17.vhd:309$861 ($add).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P2.$verific$Decoder_213$b17.vhd:308$844 ($shl).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P2.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P2.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P2.$verific$Decoder_193$b17.vhd:305$824 ($shl).
Removed top 1 bits (of 3) from mux cell b17.$flatten\P2.$verific$mux_127$b17.vhd:215$789 ($mux).
Removed top 1 bits (of 31) from port Y of cell b17.$flatten\P2.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 31) from port A of cell b17.$flatten\P2.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P2.$verific$equal_909$b17.vhd:634$1246 ($eq).
Removed top 1 bits (of 33) from FF cell b17.$flatten\P3.$verific$rEIP_reg$b17.vhd:612$1232 ($adff).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_812$b17.vhd:605$1167 ($mux).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P3.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P3.$verific$LessThan_768$b17.vhd:589$1129 ($lt).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P3.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_766$b17.vhd:588$1127 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_765$b17.vhd:588$1126 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_764$b17.vhd:587$1125 ($mux).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P3.$verific$add_760$b17.vhd:586$1123 ($add).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$verific$mux_759$b17.vhd:585$1121 ($mux).
Removed top 31 bits (of 33) from port Y of cell b17.$flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 31 bits (of 33) from port A of cell b17.$flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P3.$verific$LessThan_755$b17.vhd:579$1116 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P3.$verific$LessThan_745$b17.vhd:563$1108 ($lt).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P3.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P3.$verific$LessThan_742$b17.vhd:563$1105 ($lt).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_718$b17.vhd:551$1082 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_717$b17.vhd:545$1081 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_714$b17.vhd:530$1078 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_713$b17.vhd:525$1077 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_702$b17.vhd:348$1066 ($eq).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_689$b17.vhd:552$1063 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_681$b17.vhd:546$1061 ($add).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P3.$verific$mux_950$b17.vhd:479$1052 ($mux).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P3.$verific$equal_528$b17.vhd:462$1032 ($eq).
Removed top 1 bits (of 16) from port Y of cell b17.$flatten\P3.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 1 bits (of 16) from port A of cell b17.$flatten\P3.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 1 bits (of 10) from mux cell b17.$flatten\P3.$verific$mux_958$b17.vhd:444$1022 ($mux).
Removed top 1 bits (of 15) from mux cell b17.$flatten\P3.$verific$mux_957$b17.vhd:448$1011 ($mux).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P3.$verific$add_477$b17.vhd:430$994 ($add).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P3.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P3.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P3.$verific$LessThan_463$b17.vhd:413$988 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$LessThan_462$b17.vhd:412$987 ($le).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_440$b17.vhd:399$984 ($mux).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 2 bits (of 5) from port B of cell b17.$flatten\P3.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P3.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 1 bits (of 4) from port A of cell b17.$flatten\P3.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P3.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 7 bits (of 8) from port B of cell b17.$flatten\P3.$verific$add_426$b17.vhd:391$975 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 3 bits (of 5) from port B of cell b17.$flatten\P3.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P3.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P3.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 2 bits (of 3) from port B of cell b17.$flatten\P3.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 3) from port Y of cell b17.$flatten\P3.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_403$b17.vhd:371$964 ($add).
Removed top 29 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_399$b17.vhd:371$963 ($add).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$LessThan_397$b17.vhd:370$962 ($le).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_387$b17.vhd:360$955 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P3.$verific$add_383$b17.vhd:360$954 ($add).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P3.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P3.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port B of cell b17.$flatten\P3.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 9) from port A of cell b17.$flatten\P3.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 9) from port B of cell b17.$flatten\P3.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P3.$verific$LessThan_373$b17.vhd:356$950 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$LessThan_370$b17.vhd:355$948 ($le).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P3.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P3.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P3.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P3.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P3.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_360$b17.vhd:344$943 ($add).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P3.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P3.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P3.$verific$LessThan_286$b17.vhd:319$917 ($lt).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P3.$verific$add_284$b17.vhd:318$915 ($add).
Removed top 29 bits (of 30) from port B of cell b17.$flatten\P3.$verific$add_281$b17.vhd:315$913 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P3.$verific$add_278$b17.vhd:314$912 ($add).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P3.$verific$Decoder_261$b17.vhd:313$895 ($shl).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P3.$verific$add_254$b17.vhd:312$887 ($add).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P3.$verific$Decoder_237$b17.vhd:311$870 ($shl).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P3.$verific$add_230$b17.vhd:309$861 ($add).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P3.$verific$Decoder_213$b17.vhd:308$844 ($shl).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P3.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P3.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P3.$verific$Decoder_193$b17.vhd:305$824 ($shl).
Removed top 1 bits (of 3) from mux cell b17.$flatten\P3.$verific$mux_127$b17.vhd:215$789 ($mux).
Removed top 1 bits (of 31) from port Y of cell b17.$flatten\P3.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 31) from port A of cell b17.$flatten\P3.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P3.$verific$equal_909$b17.vhd:634$1246 ($eq).
Removed top 1 bits (of 32) from mux cell b17.$verific$mux_32$b17.vhd:737$88 ($mux).
Removed top 30 bits (of 32) from wire b17.$flatten\P1.$verific$n1001$352.
Removed top 1 bits (of 31) from wire b17.$flatten\P1.$verific$n1151$357.
Removed top 1 bits (of 3) from wire b17.$flatten\P1.$verific$n1294$362.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n2071$395.
Removed top 8 bits (of 16) from wire b17.$flatten\P1.$verific$n2267$416.
Removed top 1 bits (of 33) from wire b17.$flatten\P1.$verific$n2793$462.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n3660$489.
Removed top 1 bits (of 33) from wire b17.$flatten\P1.$verific$n3837$496.
Removed top 1 bits (of 3) from wire b17.$flatten\P1.$verific$n4619$517.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n4633$519.
Removed top 1 bits (of 4) from wire b17.$flatten\P1.$verific$n4659$522.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n4791$526.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n4869$530.
Removed top 1 bits (of 33) from wire b17.$flatten\P1.$verific$n5140$533.
Removed top 11 bits (of 32) from wire b17.$flatten\P1.$verific$n5240$536.
Removed top 11 bits (of 31) from wire b17.$flatten\P1.$verific$n5314$539.
Removed top 3 bits (of 32) from wire b17.$flatten\P1.$verific$n5415$543.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n5695$552.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n5839$558.
Removed top 1 bits (of 16) from wire b17.$flatten\P1.$verific$n5974$563.
Removed top 1 bits (of 32) from wire b17.$flatten\P1.$verific$n6324$570.
Removed top 31 bits (of 33) from wire b17.$flatten\P1.$verific$n8312$628.
Removed top 30 bits (of 32) from wire b17.$flatten\P1.$verific$n8412$631.
Removed top 1 bits (of 4) from wire b17.$flatten\P1.$verific$n8452$633.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n8457$634.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n8463$635.
Removed top 3 bits (of 4) from wire b17.$flatten\P1.$verific$n8477$637.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n8841$674.
Removed top 3 bits (of 4) from wire b17.$flatten\P1.$verific$n8847$675.
Removed top 1 bits (of 31) from wire b17.$flatten\P2.$verific$n1151$357.
Removed top 1 bits (of 3) from wire b17.$flatten\P2.$verific$n1294$362.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n2071$395.
Removed top 8 bits (of 16) from wire b17.$flatten\P2.$verific$n2267$416.
Removed top 1 bits (of 33) from wire b17.$flatten\P2.$verific$n2793$462.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n3660$489.
Removed top 1 bits (of 33) from wire b17.$flatten\P2.$verific$n3837$496.
Removed top 1 bits (of 3) from wire b17.$flatten\P2.$verific$n4619$517.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n4633$519.
Removed top 1 bits (of 4) from wire b17.$flatten\P2.$verific$n4659$522.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n4791$526.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n4869$530.
Removed top 1 bits (of 33) from wire b17.$flatten\P2.$verific$n5140$533.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n5695$552.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n5839$558.
Removed top 1 bits (of 16) from wire b17.$flatten\P2.$verific$n5974$563.
Removed top 1 bits (of 32) from wire b17.$flatten\P2.$verific$n6324$570.
Removed top 31 bits (of 33) from wire b17.$flatten\P2.$verific$n8312$628.
Removed top 30 bits (of 32) from wire b17.$flatten\P2.$verific$n8412$631.
Removed top 1 bits (of 4) from wire b17.$flatten\P2.$verific$n8452$633.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n8457$634.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n8463$635.
Removed top 3 bits (of 4) from wire b17.$flatten\P2.$verific$n8477$637.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n8841$674.
Removed top 3 bits (of 4) from wire b17.$flatten\P2.$verific$n8847$675.
Removed top 1 bits (of 31) from wire b17.$flatten\P3.$verific$n1151$357.
Removed top 1 bits (of 3) from wire b17.$flatten\P3.$verific$n1294$362.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n2071$395.
Removed top 1 bits (of 33) from wire b17.$flatten\P3.$verific$n2793$462.
Removed top 11 bits (of 32) from wire b17.$flatten\P3.$verific$n2893$465.
Removed top 3 bits (of 8) from wire b17.$flatten\P3.$verific$n2926$466.
Removed top 1 bits (of 8) from wire b17.$flatten\P3.$verific$n2935$467.
Removed top 3 bits (of 8) from wire b17.$flatten\P3.$verific$n2944$468.
Removed top 1 bits (of 8) from wire b17.$flatten\P3.$verific$n2953$469.
Removed top 3 bits (of 8) from wire b17.$flatten\P3.$verific$n2962$470.
Removed top 1 bits (of 8) from wire b17.$flatten\P3.$verific$n2971$471.
Removed top 3 bits (of 8) from wire b17.$flatten\P3.$verific$n2980$472.
Removed top 1 bits (of 8) from wire b17.$flatten\P3.$verific$n2989$473.
Removed top 3 bits (of 8) from wire b17.$flatten\P3.$verific$n2998$474.
Removed top 1 bits (of 8) from wire b17.$flatten\P3.$verific$n3007$475.
Removed top 3 bits (of 8) from wire b17.$flatten\P3.$verific$n3016$476.
Removed top 1 bits (of 8) from wire b17.$flatten\P3.$verific$n3025$477.
Removed top 3 bits (of 8) from wire b17.$flatten\P3.$verific$n3034$478.
Removed top 1 bits (of 8) from wire b17.$flatten\P3.$verific$n3043$479.
Removed top 3 bits (of 8) from wire b17.$flatten\P3.$verific$n3052$480.
Removed top 1 bits (of 8) from wire b17.$flatten\P3.$verific$n3061$481.
Removed top 1 bits (of 4) from wire b17.$flatten\P3.$verific$n3070$482.
Removed top 1 bits (of 32) from wire b17.$flatten\P3.$verific$n3075$483.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n3660$489.
Removed top 1 bits (of 33) from wire b17.$flatten\P3.$verific$n3837$496.
Removed top 7 bits (of 31) from wire b17.$flatten\P3.$verific$n3939$499.
Removed top 1 bits (of 3) from wire b17.$flatten\P3.$verific$n4619$517.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n4633$519.
Removed top 1 bits (of 4) from wire b17.$flatten\P3.$verific$n4659$522.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n4791$526.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n4869$530.
Removed top 1 bits (of 33) from wire b17.$flatten\P3.$verific$n5140$533.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n5695$552.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n5839$558.
Removed top 1 bits (of 16) from wire b17.$flatten\P3.$verific$n5974$563.
Removed top 1 bits (of 32) from wire b17.$flatten\P3.$verific$n6324$570.
Removed top 31 bits (of 33) from wire b17.$flatten\P3.$verific$n8312$628.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n8841$674.
Removed top 3 bits (of 4) from wire b17.$flatten\P3.$verific$n8847$675.
Removed top 1 bits (of 32) from wire b17.$verific$n129$54.
Removed top 1 bits (of 32) from wire b17.$verific$n162$55.
Removed top 1 bits (of 32) from wire b17.buf1.
Removed top 1 bits (of 32) from wire b17.buf2.
Removed top 1 bits (of 32) from wire b17.di2.
Removed top 1 bits (of 32) from wire b17.do1.
Removed top 1 bits (of 32) from wire b17.do2.
Removed top 1 bits (of 32) from wire b17.do3.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 102 unused cells and 295 unused wires.
<suppressed ~103 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module b17:
  creating $macc model for $flatten\P1.$verific$add_113$b17.vhd:197$783 ($add).
  creating $macc model for $flatten\P1.$verific$add_210$b17.vhd:306$841 ($add).
  creating $macc model for $flatten\P1.$verific$add_230$b17.vhd:309$861 ($add).
  creating $macc model for $flatten\P1.$verific$add_235$b17.vhd:311$865 ($add).
  creating $macc model for $flatten\P1.$verific$add_254$b17.vhd:312$887 ($add).
  creating $macc model for $flatten\P1.$verific$add_259$b17.vhd:313$891 ($add).
  creating $macc model for $flatten\P1.$verific$add_278$b17.vhd:314$912 ($add).
  creating $macc model for $flatten\P1.$verific$add_28$b17.vhd:125$733 ($add).
  creating $macc model for $flatten\P1.$verific$add_281$b17.vhd:315$913 ($add).
  creating $macc model for $flatten\P1.$verific$add_284$b17.vhd:318$915 ($add).
  creating $macc model for $flatten\P1.$verific$add_360$b17.vhd:344$943 ($add).
  creating $macc model for $flatten\P1.$verific$add_362$b17.vhd:345$945 ($add).
  creating $macc model for $flatten\P1.$verific$add_383$b17.vhd:360$954 ($add).
  creating $macc model for $flatten\P1.$verific$add_387$b17.vhd:360$955 ($add).
  creating $macc model for $flatten\P1.$verific$add_399$b17.vhd:371$963 ($add).
  creating $macc model for $flatten\P1.$verific$add_403$b17.vhd:371$964 ($add).
  creating $macc model for $flatten\P1.$verific$add_422$b17.vhd:391$969 ($add).
  creating $macc model for $flatten\P1.$verific$add_424$b17.vhd:391$972 ($add).
  creating $macc model for $flatten\P1.$verific$add_426$b17.vhd:391$975 ($add).
  creating $macc model for $flatten\P1.$verific$add_427$b17.vhd:391$976 ($add).
  creating $macc model for $flatten\P1.$verific$add_435$b17.vhd:395$979 ($add).
  creating $macc model for $flatten\P1.$verific$add_477$b17.vhd:430$994 ($add).
  creating $macc model for $flatten\P1.$verific$add_522$b17.vhd:457$1027 ($add).
  creating $macc model for $flatten\P1.$verific$add_681$b17.vhd:546$1061 ($add).
  creating $macc model for $flatten\P1.$verific$add_689$b17.vhd:552$1063 ($add).
  creating $macc model for $flatten\P1.$verific$add_760$b17.vhd:586$1123 ($add).
  creating $macc model for $flatten\P1.$verific$sub_369$b17.vhd:355$947 ($sub).
  creating $macc model for $flatten\P1.$verific$sub_378$b17.vhd:357$951 ($sub).
  creating $macc model for $flatten\P1.$verific$sub_379$b17.vhd:357$952 ($sub).
  creating $macc model for $flatten\P1.$verific$sub_744$b17.vhd:563$1107 ($sub).
  creating $macc model for $flatten\P1.$verific$sub_767$b17.vhd:589$1128 ($sub).
  creating $macc model for $flatten\P1.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
  creating $macc model for $flatten\P1.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
  creating $macc model for $flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
  creating $macc model for $flatten\P2.$verific$add_113$b17.vhd:197$783 ($add).
  creating $macc model for $flatten\P2.$verific$add_210$b17.vhd:306$841 ($add).
  creating $macc model for $flatten\P2.$verific$add_230$b17.vhd:309$861 ($add).
  creating $macc model for $flatten\P2.$verific$add_235$b17.vhd:311$865 ($add).
  creating $macc model for $flatten\P2.$verific$add_254$b17.vhd:312$887 ($add).
  creating $macc model for $flatten\P2.$verific$add_259$b17.vhd:313$891 ($add).
  creating $macc model for $flatten\P2.$verific$add_278$b17.vhd:314$912 ($add).
  creating $macc model for $flatten\P2.$verific$add_28$b17.vhd:125$733 ($add).
  creating $macc model for $flatten\P2.$verific$add_281$b17.vhd:315$913 ($add).
  creating $macc model for $flatten\P2.$verific$add_284$b17.vhd:318$915 ($add).
  creating $macc model for $flatten\P2.$verific$add_360$b17.vhd:344$943 ($add).
  creating $macc model for $flatten\P2.$verific$add_362$b17.vhd:345$945 ($add).
  creating $macc model for $flatten\P2.$verific$add_383$b17.vhd:360$954 ($add).
  creating $macc model for $flatten\P2.$verific$add_387$b17.vhd:360$955 ($add).
  creating $macc model for $flatten\P2.$verific$add_399$b17.vhd:371$963 ($add).
  creating $macc model for $flatten\P2.$verific$add_403$b17.vhd:371$964 ($add).
  creating $macc model for $flatten\P2.$verific$add_422$b17.vhd:391$969 ($add).
  creating $macc model for $flatten\P2.$verific$add_424$b17.vhd:391$972 ($add).
  creating $macc model for $flatten\P2.$verific$add_426$b17.vhd:391$975 ($add).
  creating $macc model for $flatten\P2.$verific$add_427$b17.vhd:391$976 ($add).
  creating $macc model for $flatten\P2.$verific$add_435$b17.vhd:395$979 ($add).
  creating $macc model for $flatten\P2.$verific$add_477$b17.vhd:430$994 ($add).
  creating $macc model for $flatten\P2.$verific$add_522$b17.vhd:457$1027 ($add).
  creating $macc model for $flatten\P2.$verific$add_681$b17.vhd:546$1061 ($add).
  creating $macc model for $flatten\P2.$verific$add_689$b17.vhd:552$1063 ($add).
  creating $macc model for $flatten\P2.$verific$add_760$b17.vhd:586$1123 ($add).
  creating $macc model for $flatten\P2.$verific$sub_369$b17.vhd:355$947 ($sub).
  creating $macc model for $flatten\P2.$verific$sub_378$b17.vhd:357$951 ($sub).
  creating $macc model for $flatten\P2.$verific$sub_379$b17.vhd:357$952 ($sub).
  creating $macc model for $flatten\P2.$verific$sub_744$b17.vhd:563$1107 ($sub).
  creating $macc model for $flatten\P2.$verific$sub_767$b17.vhd:589$1128 ($sub).
  creating $macc model for $flatten\P2.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
  creating $macc model for $flatten\P2.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
  creating $macc model for $flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
  creating $macc model for $flatten\P3.$verific$add_113$b17.vhd:197$783 ($add).
  creating $macc model for $flatten\P3.$verific$add_210$b17.vhd:306$841 ($add).
  creating $macc model for $flatten\P3.$verific$add_230$b17.vhd:309$861 ($add).
  creating $macc model for $flatten\P3.$verific$add_254$b17.vhd:312$887 ($add).
  creating $macc model for $flatten\P3.$verific$add_278$b17.vhd:314$912 ($add).
  creating $macc model for $flatten\P3.$verific$add_28$b17.vhd:125$733 ($add).
  creating $macc model for $flatten\P3.$verific$add_281$b17.vhd:315$913 ($add).
  creating $macc model for $flatten\P3.$verific$add_284$b17.vhd:318$915 ($add).
  creating $macc model for $flatten\P3.$verific$add_360$b17.vhd:344$943 ($add).
  creating $macc model for $flatten\P3.$verific$add_362$b17.vhd:345$945 ($add).
  creating $macc model for $flatten\P3.$verific$add_383$b17.vhd:360$954 ($add).
  creating $macc model for $flatten\P3.$verific$add_387$b17.vhd:360$955 ($add).
  creating $macc model for $flatten\P3.$verific$add_399$b17.vhd:371$963 ($add).
  creating $macc model for $flatten\P3.$verific$add_403$b17.vhd:371$964 ($add).
  creating $macc model for $flatten\P3.$verific$add_422$b17.vhd:391$969 ($add).
  creating $macc model for $flatten\P3.$verific$add_424$b17.vhd:391$972 ($add).
  creating $macc model for $flatten\P3.$verific$add_426$b17.vhd:391$975 ($add).
  creating $macc model for $flatten\P3.$verific$add_427$b17.vhd:391$976 ($add).
  creating $macc model for $flatten\P3.$verific$add_435$b17.vhd:395$979 ($add).
  creating $macc model for $flatten\P3.$verific$add_477$b17.vhd:430$994 ($add).
  creating $macc model for $flatten\P3.$verific$add_522$b17.vhd:457$1027 ($add).
  creating $macc model for $flatten\P3.$verific$add_681$b17.vhd:546$1061 ($add).
  creating $macc model for $flatten\P3.$verific$add_689$b17.vhd:552$1063 ($add).
  creating $macc model for $flatten\P3.$verific$add_760$b17.vhd:586$1123 ($add).
  creating $macc model for $flatten\P3.$verific$sub_369$b17.vhd:355$947 ($sub).
  creating $macc model for $flatten\P3.$verific$sub_378$b17.vhd:357$951 ($sub).
  creating $macc model for $flatten\P3.$verific$sub_379$b17.vhd:357$952 ($sub).
  creating $macc model for $flatten\P3.$verific$sub_744$b17.vhd:563$1107 ($sub).
  creating $macc model for $flatten\P3.$verific$sub_767$b17.vhd:589$1128 ($sub).
  creating $macc model for $flatten\P3.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
  creating $macc model for $flatten\P3.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
  creating $macc model for $flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
  creating $alu model for $macc $flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117.
  creating $alu model for $macc $flatten\P3.$verific$unary_minus_464$b17.vhd:414$989.
  creating $alu model for $macc $flatten\P3.$verific$unary_minus_287$b17.vhd:320$918.
  creating $alu model for $macc $flatten\P3.$verific$sub_767$b17.vhd:589$1128.
  creating $alu model for $macc $flatten\P3.$verific$sub_744$b17.vhd:563$1107.
  creating $alu model for $macc $flatten\P3.$verific$sub_379$b17.vhd:357$952.
  creating $alu model for $macc $flatten\P3.$verific$sub_378$b17.vhd:357$951.
  creating $alu model for $macc $flatten\P3.$verific$sub_369$b17.vhd:355$947.
  creating $alu model for $macc $flatten\P3.$verific$add_760$b17.vhd:586$1123.
  creating $alu model for $macc $flatten\P3.$verific$add_689$b17.vhd:552$1063.
  creating $alu model for $macc $flatten\P3.$verific$add_681$b17.vhd:546$1061.
  creating $alu model for $macc $flatten\P3.$verific$add_522$b17.vhd:457$1027.
  creating $alu model for $macc $flatten\P3.$verific$add_477$b17.vhd:430$994.
  creating $alu model for $macc $flatten\P3.$verific$add_435$b17.vhd:395$979.
  creating $alu model for $macc $flatten\P3.$verific$add_427$b17.vhd:391$976.
  creating $alu model for $macc $flatten\P3.$verific$add_426$b17.vhd:391$975.
  creating $alu model for $macc $flatten\P3.$verific$add_424$b17.vhd:391$972.
  creating $alu model for $macc $flatten\P3.$verific$add_422$b17.vhd:391$969.
  creating $alu model for $macc $flatten\P3.$verific$add_403$b17.vhd:371$964.
  creating $alu model for $macc $flatten\P3.$verific$add_399$b17.vhd:371$963.
  creating $alu model for $macc $flatten\P3.$verific$add_387$b17.vhd:360$955.
  creating $alu model for $macc $flatten\P3.$verific$add_383$b17.vhd:360$954.
  creating $alu model for $macc $flatten\P3.$verific$add_362$b17.vhd:345$945.
  creating $alu model for $macc $flatten\P3.$verific$add_360$b17.vhd:344$943.
  creating $alu model for $macc $flatten\P3.$verific$add_284$b17.vhd:318$915.
  creating $alu model for $macc $flatten\P3.$verific$add_281$b17.vhd:315$913.
  creating $alu model for $macc $flatten\P3.$verific$add_28$b17.vhd:125$733.
  creating $alu model for $macc $flatten\P3.$verific$add_278$b17.vhd:314$912.
  creating $alu model for $macc $flatten\P3.$verific$add_254$b17.vhd:312$887.
  creating $alu model for $macc $flatten\P3.$verific$add_230$b17.vhd:309$861.
  creating $alu model for $macc $flatten\P3.$verific$add_210$b17.vhd:306$841.
  creating $alu model for $macc $flatten\P3.$verific$add_113$b17.vhd:197$783.
  creating $alu model for $macc $flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117.
  creating $alu model for $macc $flatten\P2.$verific$unary_minus_464$b17.vhd:414$989.
  creating $alu model for $macc $flatten\P2.$verific$unary_minus_287$b17.vhd:320$918.
  creating $alu model for $macc $flatten\P2.$verific$sub_767$b17.vhd:589$1128.
  creating $alu model for $macc $flatten\P2.$verific$sub_744$b17.vhd:563$1107.
  creating $alu model for $macc $flatten\P2.$verific$sub_379$b17.vhd:357$952.
  creating $alu model for $macc $flatten\P2.$verific$sub_378$b17.vhd:357$951.
  creating $alu model for $macc $flatten\P2.$verific$sub_369$b17.vhd:355$947.
  creating $alu model for $macc $flatten\P2.$verific$add_760$b17.vhd:586$1123.
  creating $alu model for $macc $flatten\P2.$verific$add_689$b17.vhd:552$1063.
  creating $alu model for $macc $flatten\P2.$verific$add_681$b17.vhd:546$1061.
  creating $alu model for $macc $flatten\P2.$verific$add_522$b17.vhd:457$1027.
  creating $alu model for $macc $flatten\P2.$verific$add_477$b17.vhd:430$994.
  creating $alu model for $macc $flatten\P2.$verific$add_435$b17.vhd:395$979.
  creating $alu model for $macc $flatten\P2.$verific$add_427$b17.vhd:391$976.
  creating $alu model for $macc $flatten\P2.$verific$add_426$b17.vhd:391$975.
  creating $alu model for $macc $flatten\P2.$verific$add_424$b17.vhd:391$972.
  creating $alu model for $macc $flatten\P2.$verific$add_422$b17.vhd:391$969.
  creating $alu model for $macc $flatten\P2.$verific$add_403$b17.vhd:371$964.
  creating $alu model for $macc $flatten\P2.$verific$add_399$b17.vhd:371$963.
  creating $alu model for $macc $flatten\P2.$verific$add_387$b17.vhd:360$955.
  creating $alu model for $macc $flatten\P2.$verific$add_383$b17.vhd:360$954.
  creating $alu model for $macc $flatten\P2.$verific$add_362$b17.vhd:345$945.
  creating $alu model for $macc $flatten\P2.$verific$add_360$b17.vhd:344$943.
  creating $alu model for $macc $flatten\P2.$verific$add_284$b17.vhd:318$915.
  creating $alu model for $macc $flatten\P2.$verific$add_281$b17.vhd:315$913.
  creating $alu model for $macc $flatten\P2.$verific$add_28$b17.vhd:125$733.
  creating $alu model for $macc $flatten\P2.$verific$add_278$b17.vhd:314$912.
  creating $alu model for $macc $flatten\P2.$verific$add_259$b17.vhd:313$891.
  creating $alu model for $macc $flatten\P2.$verific$add_254$b17.vhd:312$887.
  creating $alu model for $macc $flatten\P2.$verific$add_235$b17.vhd:311$865.
  creating $alu model for $macc $flatten\P2.$verific$add_230$b17.vhd:309$861.
  creating $alu model for $macc $flatten\P2.$verific$add_210$b17.vhd:306$841.
  creating $alu model for $macc $flatten\P2.$verific$add_113$b17.vhd:197$783.
  creating $alu model for $macc $flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117.
  creating $alu model for $macc $flatten\P1.$verific$unary_minus_464$b17.vhd:414$989.
  creating $alu model for $macc $flatten\P1.$verific$unary_minus_287$b17.vhd:320$918.
  creating $alu model for $macc $flatten\P1.$verific$sub_767$b17.vhd:589$1128.
  creating $alu model for $macc $flatten\P1.$verific$sub_744$b17.vhd:563$1107.
  creating $alu model for $macc $flatten\P1.$verific$sub_379$b17.vhd:357$952.
  creating $alu model for $macc $flatten\P1.$verific$sub_378$b17.vhd:357$951.
  creating $alu model for $macc $flatten\P1.$verific$sub_369$b17.vhd:355$947.
  creating $alu model for $macc $flatten\P1.$verific$add_760$b17.vhd:586$1123.
  creating $alu model for $macc $flatten\P1.$verific$add_689$b17.vhd:552$1063.
  creating $alu model for $macc $flatten\P1.$verific$add_681$b17.vhd:546$1061.
  creating $alu model for $macc $flatten\P1.$verific$add_522$b17.vhd:457$1027.
  creating $alu model for $macc $flatten\P1.$verific$add_477$b17.vhd:430$994.
  creating $alu model for $macc $flatten\P1.$verific$add_435$b17.vhd:395$979.
  creating $alu model for $macc $flatten\P1.$verific$add_427$b17.vhd:391$976.
  creating $alu model for $macc $flatten\P1.$verific$add_426$b17.vhd:391$975.
  creating $alu model for $macc $flatten\P1.$verific$add_424$b17.vhd:391$972.
  creating $alu model for $macc $flatten\P1.$verific$add_422$b17.vhd:391$969.
  creating $alu model for $macc $flatten\P1.$verific$add_403$b17.vhd:371$964.
  creating $alu model for $macc $flatten\P1.$verific$add_399$b17.vhd:371$963.
  creating $alu model for $macc $flatten\P1.$verific$add_387$b17.vhd:360$955.
  creating $alu model for $macc $flatten\P1.$verific$add_383$b17.vhd:360$954.
  creating $alu model for $macc $flatten\P1.$verific$add_362$b17.vhd:345$945.
  creating $alu model for $macc $flatten\P1.$verific$add_360$b17.vhd:344$943.
  creating $alu model for $macc $flatten\P1.$verific$add_284$b17.vhd:318$915.
  creating $alu model for $macc $flatten\P1.$verific$add_281$b17.vhd:315$913.
  creating $alu model for $macc $flatten\P1.$verific$add_28$b17.vhd:125$733.
  creating $alu model for $macc $flatten\P1.$verific$add_278$b17.vhd:314$912.
  creating $alu model for $macc $flatten\P1.$verific$add_259$b17.vhd:313$891.
  creating $alu model for $macc $flatten\P1.$verific$add_254$b17.vhd:312$887.
  creating $alu model for $macc $flatten\P1.$verific$add_235$b17.vhd:311$865.
  creating $alu model for $macc $flatten\P1.$verific$add_230$b17.vhd:309$861.
  creating $alu model for $macc $flatten\P1.$verific$add_210$b17.vhd:306$841.
  creating $alu model for $macc $flatten\P1.$verific$add_113$b17.vhd:197$783.
  creating $alu model for $flatten\P1.$verific$LessThan_286$b17.vhd:319$917 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_370$b17.vhd:355$948 ($le): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_373$b17.vhd:356$950 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_397$b17.vhd:370$962 ($le): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_462$b17.vhd:412$987 ($le): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_463$b17.vhd:413$988 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_742$b17.vhd:563$1105 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_745$b17.vhd:563$1108 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_755$b17.vhd:579$1116 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_768$b17.vhd:589$1129 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_771$b17.vhd:597$1131 ($le): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_286$b17.vhd:319$917 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_370$b17.vhd:355$948 ($le): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_373$b17.vhd:356$950 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_397$b17.vhd:370$962 ($le): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_462$b17.vhd:412$987 ($le): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_463$b17.vhd:413$988 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_742$b17.vhd:563$1105 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_745$b17.vhd:563$1108 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_755$b17.vhd:579$1116 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_768$b17.vhd:589$1129 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_771$b17.vhd:597$1131 ($le): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_286$b17.vhd:319$917 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_370$b17.vhd:355$948 ($le): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_373$b17.vhd:356$950 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_397$b17.vhd:370$962 ($le): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_462$b17.vhd:412$987 ($le): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_463$b17.vhd:413$988 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_742$b17.vhd:563$1105 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_745$b17.vhd:563$1108 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_755$b17.vhd:579$1116 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_768$b17.vhd:589$1129 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_771$b17.vhd:597$1131 ($le): new $alu
  creating $alu model for $verific$LessThan_18$b17.vhd:730$78 ($lt): new $alu
  creating $alu model for $verific$LessThan_44$b17.vhd:748$96 ($lt): merged with $verific$LessThan_18$b17.vhd:730$78.
  creating $alu model for $verific$LessThan_6$b17.vhd:726$67 ($lt): new $alu
  creating $alu model for $verific$LessThan_84$b17.vhd:782$120 ($lt): new $alu
  creating $alu model for $verific$LessThan_85$b17.vhd:782$121 ($lt): new $alu
  creating $alu model for $verific$LessThan_86$b17.vhd:782$122 ($lt): new $alu
  creating $alu cell for $verific$LessThan_86$b17.vhd:782$122: $auto$alumacc.cc:485:replace_alu$2311
  creating $alu cell for $verific$LessThan_85$b17.vhd:782$121: $auto$alumacc.cc:485:replace_alu$2316
  creating $alu cell for $verific$LessThan_84$b17.vhd:782$120: $auto$alumacc.cc:485:replace_alu$2321
  creating $alu cell for $verific$LessThan_6$b17.vhd:726$67: $auto$alumacc.cc:485:replace_alu$2326
  creating $alu cell for $verific$LessThan_18$b17.vhd:730$78, $verific$LessThan_44$b17.vhd:748$96: $auto$alumacc.cc:485:replace_alu$2337
  creating $alu cell for $flatten\P3.$verific$LessThan_771$b17.vhd:597$1131: $auto$alumacc.cc:485:replace_alu$2348
  creating $alu cell for $flatten\P3.$verific$LessThan_768$b17.vhd:589$1129: $auto$alumacc.cc:485:replace_alu$2357
  creating $alu cell for $flatten\P3.$verific$LessThan_755$b17.vhd:579$1116: $auto$alumacc.cc:485:replace_alu$2362
  creating $alu cell for $flatten\P3.$verific$LessThan_745$b17.vhd:563$1108: $auto$alumacc.cc:485:replace_alu$2367
  creating $alu cell for $flatten\P3.$verific$LessThan_742$b17.vhd:563$1105: $auto$alumacc.cc:485:replace_alu$2372
  creating $alu cell for $flatten\P3.$verific$LessThan_463$b17.vhd:413$988: $auto$alumacc.cc:485:replace_alu$2383
  creating $alu cell for $flatten\P3.$verific$LessThan_462$b17.vhd:412$987: $auto$alumacc.cc:485:replace_alu$2388
  creating $alu cell for $flatten\P3.$verific$LessThan_397$b17.vhd:370$962: $auto$alumacc.cc:485:replace_alu$2401
  creating $alu cell for $flatten\P3.$verific$LessThan_373$b17.vhd:356$950: $auto$alumacc.cc:485:replace_alu$2414
  creating $alu cell for $flatten\P3.$verific$LessThan_370$b17.vhd:355$948: $auto$alumacc.cc:485:replace_alu$2419
  creating $alu cell for $flatten\P3.$verific$LessThan_286$b17.vhd:319$917: $auto$alumacc.cc:485:replace_alu$2432
  creating $alu cell for $flatten\P2.$verific$LessThan_771$b17.vhd:597$1131: $auto$alumacc.cc:485:replace_alu$2437
  creating $alu cell for $flatten\P2.$verific$LessThan_768$b17.vhd:589$1129: $auto$alumacc.cc:485:replace_alu$2446
  creating $alu cell for $flatten\P2.$verific$LessThan_755$b17.vhd:579$1116: $auto$alumacc.cc:485:replace_alu$2451
  creating $alu cell for $flatten\P2.$verific$LessThan_745$b17.vhd:563$1108: $auto$alumacc.cc:485:replace_alu$2456
  creating $alu cell for $flatten\P2.$verific$LessThan_742$b17.vhd:563$1105: $auto$alumacc.cc:485:replace_alu$2461
  creating $alu cell for $flatten\P2.$verific$LessThan_463$b17.vhd:413$988: $auto$alumacc.cc:485:replace_alu$2472
  creating $alu cell for $flatten\P2.$verific$LessThan_462$b17.vhd:412$987: $auto$alumacc.cc:485:replace_alu$2477
  creating $alu cell for $flatten\P2.$verific$LessThan_397$b17.vhd:370$962: $auto$alumacc.cc:485:replace_alu$2490
  creating $alu cell for $flatten\P2.$verific$LessThan_373$b17.vhd:356$950: $auto$alumacc.cc:485:replace_alu$2503
  creating $alu cell for $flatten\P2.$verific$LessThan_370$b17.vhd:355$948: $auto$alumacc.cc:485:replace_alu$2508
  creating $alu cell for $flatten\P2.$verific$LessThan_286$b17.vhd:319$917: $auto$alumacc.cc:485:replace_alu$2521
  creating $alu cell for $flatten\P1.$verific$LessThan_771$b17.vhd:597$1131: $auto$alumacc.cc:485:replace_alu$2526
  creating $alu cell for $flatten\P1.$verific$LessThan_768$b17.vhd:589$1129: $auto$alumacc.cc:485:replace_alu$2535
  creating $alu cell for $flatten\P1.$verific$LessThan_755$b17.vhd:579$1116: $auto$alumacc.cc:485:replace_alu$2540
  creating $alu cell for $flatten\P1.$verific$LessThan_745$b17.vhd:563$1108: $auto$alumacc.cc:485:replace_alu$2545
  creating $alu cell for $flatten\P1.$verific$LessThan_742$b17.vhd:563$1105: $auto$alumacc.cc:485:replace_alu$2550
  creating $alu cell for $flatten\P1.$verific$LessThan_463$b17.vhd:413$988: $auto$alumacc.cc:485:replace_alu$2561
  creating $alu cell for $flatten\P1.$verific$LessThan_462$b17.vhd:412$987: $auto$alumacc.cc:485:replace_alu$2566
  creating $alu cell for $flatten\P1.$verific$LessThan_397$b17.vhd:370$962: $auto$alumacc.cc:485:replace_alu$2579
  creating $alu cell for $flatten\P1.$verific$LessThan_373$b17.vhd:356$950: $auto$alumacc.cc:485:replace_alu$2592
  creating $alu cell for $flatten\P1.$verific$LessThan_370$b17.vhd:355$948: $auto$alumacc.cc:485:replace_alu$2597
  creating $alu cell for $flatten\P1.$verific$LessThan_286$b17.vhd:319$917: $auto$alumacc.cc:485:replace_alu$2610
  creating $alu cell for $flatten\P1.$verific$add_113$b17.vhd:197$783: $auto$alumacc.cc:485:replace_alu$2615
  creating $alu cell for $flatten\P1.$verific$add_210$b17.vhd:306$841: $auto$alumacc.cc:485:replace_alu$2618
  creating $alu cell for $flatten\P1.$verific$add_230$b17.vhd:309$861: $auto$alumacc.cc:485:replace_alu$2621
  creating $alu cell for $flatten\P1.$verific$add_235$b17.vhd:311$865: $auto$alumacc.cc:485:replace_alu$2624
  creating $alu cell for $flatten\P1.$verific$add_254$b17.vhd:312$887: $auto$alumacc.cc:485:replace_alu$2627
  creating $alu cell for $flatten\P1.$verific$add_259$b17.vhd:313$891: $auto$alumacc.cc:485:replace_alu$2630
  creating $alu cell for $flatten\P1.$verific$add_278$b17.vhd:314$912: $auto$alumacc.cc:485:replace_alu$2633
  creating $alu cell for $flatten\P1.$verific$add_28$b17.vhd:125$733: $auto$alumacc.cc:485:replace_alu$2636
  creating $alu cell for $flatten\P1.$verific$add_281$b17.vhd:315$913: $auto$alumacc.cc:485:replace_alu$2639
  creating $alu cell for $flatten\P1.$verific$add_284$b17.vhd:318$915: $auto$alumacc.cc:485:replace_alu$2642
  creating $alu cell for $flatten\P1.$verific$add_360$b17.vhd:344$943: $auto$alumacc.cc:485:replace_alu$2645
  creating $alu cell for $flatten\P1.$verific$add_362$b17.vhd:345$945: $auto$alumacc.cc:485:replace_alu$2648
  creating $alu cell for $flatten\P1.$verific$add_383$b17.vhd:360$954: $auto$alumacc.cc:485:replace_alu$2651
  creating $alu cell for $flatten\P1.$verific$add_387$b17.vhd:360$955: $auto$alumacc.cc:485:replace_alu$2654
  creating $alu cell for $flatten\P1.$verific$add_399$b17.vhd:371$963: $auto$alumacc.cc:485:replace_alu$2657
  creating $alu cell for $flatten\P1.$verific$add_403$b17.vhd:371$964: $auto$alumacc.cc:485:replace_alu$2660
  creating $alu cell for $flatten\P1.$verific$add_422$b17.vhd:391$969: $auto$alumacc.cc:485:replace_alu$2663
  creating $alu cell for $flatten\P1.$verific$add_424$b17.vhd:391$972: $auto$alumacc.cc:485:replace_alu$2666
  creating $alu cell for $flatten\P1.$verific$add_426$b17.vhd:391$975: $auto$alumacc.cc:485:replace_alu$2669
  creating $alu cell for $flatten\P1.$verific$add_427$b17.vhd:391$976: $auto$alumacc.cc:485:replace_alu$2672
  creating $alu cell for $flatten\P1.$verific$add_435$b17.vhd:395$979: $auto$alumacc.cc:485:replace_alu$2675
  creating $alu cell for $flatten\P1.$verific$add_477$b17.vhd:430$994: $auto$alumacc.cc:485:replace_alu$2678
  creating $alu cell for $flatten\P1.$verific$add_522$b17.vhd:457$1027: $auto$alumacc.cc:485:replace_alu$2681
  creating $alu cell for $flatten\P1.$verific$add_681$b17.vhd:546$1061: $auto$alumacc.cc:485:replace_alu$2684
  creating $alu cell for $flatten\P1.$verific$add_689$b17.vhd:552$1063: $auto$alumacc.cc:485:replace_alu$2687
  creating $alu cell for $flatten\P1.$verific$add_760$b17.vhd:586$1123: $auto$alumacc.cc:485:replace_alu$2690
  creating $alu cell for $flatten\P1.$verific$sub_369$b17.vhd:355$947: $auto$alumacc.cc:485:replace_alu$2693
  creating $alu cell for $flatten\P1.$verific$sub_378$b17.vhd:357$951: $auto$alumacc.cc:485:replace_alu$2696
  creating $alu cell for $flatten\P1.$verific$sub_379$b17.vhd:357$952: $auto$alumacc.cc:485:replace_alu$2699
  creating $alu cell for $flatten\P1.$verific$sub_744$b17.vhd:563$1107: $auto$alumacc.cc:485:replace_alu$2702
  creating $alu cell for $flatten\P1.$verific$sub_767$b17.vhd:589$1128: $auto$alumacc.cc:485:replace_alu$2705
  creating $alu cell for $flatten\P1.$verific$unary_minus_287$b17.vhd:320$918: $auto$alumacc.cc:485:replace_alu$2708
  creating $alu cell for $flatten\P1.$verific$unary_minus_464$b17.vhd:414$989: $auto$alumacc.cc:485:replace_alu$2711
  creating $alu cell for $flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117: $auto$alumacc.cc:485:replace_alu$2714
  creating $alu cell for $flatten\P2.$verific$add_113$b17.vhd:197$783: $auto$alumacc.cc:485:replace_alu$2717
  creating $alu cell for $flatten\P2.$verific$add_210$b17.vhd:306$841: $auto$alumacc.cc:485:replace_alu$2720
  creating $alu cell for $flatten\P2.$verific$add_230$b17.vhd:309$861: $auto$alumacc.cc:485:replace_alu$2723
  creating $alu cell for $flatten\P2.$verific$add_235$b17.vhd:311$865: $auto$alumacc.cc:485:replace_alu$2726
  creating $alu cell for $flatten\P2.$verific$add_254$b17.vhd:312$887: $auto$alumacc.cc:485:replace_alu$2729
  creating $alu cell for $flatten\P2.$verific$add_259$b17.vhd:313$891: $auto$alumacc.cc:485:replace_alu$2732
  creating $alu cell for $flatten\P2.$verific$add_278$b17.vhd:314$912: $auto$alumacc.cc:485:replace_alu$2735
  creating $alu cell for $flatten\P2.$verific$add_28$b17.vhd:125$733: $auto$alumacc.cc:485:replace_alu$2738
  creating $alu cell for $flatten\P2.$verific$add_281$b17.vhd:315$913: $auto$alumacc.cc:485:replace_alu$2741
  creating $alu cell for $flatten\P2.$verific$add_284$b17.vhd:318$915: $auto$alumacc.cc:485:replace_alu$2744
  creating $alu cell for $flatten\P2.$verific$add_360$b17.vhd:344$943: $auto$alumacc.cc:485:replace_alu$2747
  creating $alu cell for $flatten\P2.$verific$add_362$b17.vhd:345$945: $auto$alumacc.cc:485:replace_alu$2750
  creating $alu cell for $flatten\P2.$verific$add_383$b17.vhd:360$954: $auto$alumacc.cc:485:replace_alu$2753
  creating $alu cell for $flatten\P2.$verific$add_387$b17.vhd:360$955: $auto$alumacc.cc:485:replace_alu$2756
  creating $alu cell for $flatten\P2.$verific$add_399$b17.vhd:371$963: $auto$alumacc.cc:485:replace_alu$2759
  creating $alu cell for $flatten\P2.$verific$add_403$b17.vhd:371$964: $auto$alumacc.cc:485:replace_alu$2762
  creating $alu cell for $flatten\P2.$verific$add_422$b17.vhd:391$969: $auto$alumacc.cc:485:replace_alu$2765
  creating $alu cell for $flatten\P2.$verific$add_424$b17.vhd:391$972: $auto$alumacc.cc:485:replace_alu$2768
  creating $alu cell for $flatten\P2.$verific$add_426$b17.vhd:391$975: $auto$alumacc.cc:485:replace_alu$2771
  creating $alu cell for $flatten\P2.$verific$add_427$b17.vhd:391$976: $auto$alumacc.cc:485:replace_alu$2774
  creating $alu cell for $flatten\P2.$verific$add_435$b17.vhd:395$979: $auto$alumacc.cc:485:replace_alu$2777
  creating $alu cell for $flatten\P2.$verific$add_477$b17.vhd:430$994: $auto$alumacc.cc:485:replace_alu$2780
  creating $alu cell for $flatten\P2.$verific$add_522$b17.vhd:457$1027: $auto$alumacc.cc:485:replace_alu$2783
  creating $alu cell for $flatten\P2.$verific$add_681$b17.vhd:546$1061: $auto$alumacc.cc:485:replace_alu$2786
  creating $alu cell for $flatten\P2.$verific$add_689$b17.vhd:552$1063: $auto$alumacc.cc:485:replace_alu$2789
  creating $alu cell for $flatten\P2.$verific$add_760$b17.vhd:586$1123: $auto$alumacc.cc:485:replace_alu$2792
  creating $alu cell for $flatten\P2.$verific$sub_369$b17.vhd:355$947: $auto$alumacc.cc:485:replace_alu$2795
  creating $alu cell for $flatten\P2.$verific$sub_378$b17.vhd:357$951: $auto$alumacc.cc:485:replace_alu$2798
  creating $alu cell for $flatten\P2.$verific$sub_379$b17.vhd:357$952: $auto$alumacc.cc:485:replace_alu$2801
  creating $alu cell for $flatten\P2.$verific$sub_744$b17.vhd:563$1107: $auto$alumacc.cc:485:replace_alu$2804
  creating $alu cell for $flatten\P2.$verific$sub_767$b17.vhd:589$1128: $auto$alumacc.cc:485:replace_alu$2807
  creating $alu cell for $flatten\P2.$verific$unary_minus_287$b17.vhd:320$918: $auto$alumacc.cc:485:replace_alu$2810
  creating $alu cell for $flatten\P2.$verific$unary_minus_464$b17.vhd:414$989: $auto$alumacc.cc:485:replace_alu$2813
  creating $alu cell for $flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117: $auto$alumacc.cc:485:replace_alu$2816
  creating $alu cell for $flatten\P3.$verific$add_113$b17.vhd:197$783: $auto$alumacc.cc:485:replace_alu$2819
  creating $alu cell for $flatten\P3.$verific$add_210$b17.vhd:306$841: $auto$alumacc.cc:485:replace_alu$2822
  creating $alu cell for $flatten\P3.$verific$add_230$b17.vhd:309$861: $auto$alumacc.cc:485:replace_alu$2825
  creating $alu cell for $flatten\P3.$verific$add_254$b17.vhd:312$887: $auto$alumacc.cc:485:replace_alu$2828
  creating $alu cell for $flatten\P3.$verific$add_278$b17.vhd:314$912: $auto$alumacc.cc:485:replace_alu$2831
  creating $alu cell for $flatten\P3.$verific$add_28$b17.vhd:125$733: $auto$alumacc.cc:485:replace_alu$2834
  creating $alu cell for $flatten\P3.$verific$add_281$b17.vhd:315$913: $auto$alumacc.cc:485:replace_alu$2837
  creating $alu cell for $flatten\P3.$verific$add_284$b17.vhd:318$915: $auto$alumacc.cc:485:replace_alu$2840
  creating $alu cell for $flatten\P3.$verific$add_360$b17.vhd:344$943: $auto$alumacc.cc:485:replace_alu$2843
  creating $alu cell for $flatten\P3.$verific$add_362$b17.vhd:345$945: $auto$alumacc.cc:485:replace_alu$2846
  creating $alu cell for $flatten\P3.$verific$add_383$b17.vhd:360$954: $auto$alumacc.cc:485:replace_alu$2849
  creating $alu cell for $flatten\P3.$verific$add_387$b17.vhd:360$955: $auto$alumacc.cc:485:replace_alu$2852
  creating $alu cell for $flatten\P3.$verific$add_399$b17.vhd:371$963: $auto$alumacc.cc:485:replace_alu$2855
  creating $alu cell for $flatten\P3.$verific$add_403$b17.vhd:371$964: $auto$alumacc.cc:485:replace_alu$2858
  creating $alu cell for $flatten\P3.$verific$add_422$b17.vhd:391$969: $auto$alumacc.cc:485:replace_alu$2861
  creating $alu cell for $flatten\P3.$verific$add_424$b17.vhd:391$972: $auto$alumacc.cc:485:replace_alu$2864
  creating $alu cell for $flatten\P3.$verific$add_426$b17.vhd:391$975: $auto$alumacc.cc:485:replace_alu$2867
  creating $alu cell for $flatten\P3.$verific$add_427$b17.vhd:391$976: $auto$alumacc.cc:485:replace_alu$2870
  creating $alu cell for $flatten\P3.$verific$add_435$b17.vhd:395$979: $auto$alumacc.cc:485:replace_alu$2873
  creating $alu cell for $flatten\P3.$verific$add_477$b17.vhd:430$994: $auto$alumacc.cc:485:replace_alu$2876
  creating $alu cell for $flatten\P3.$verific$add_522$b17.vhd:457$1027: $auto$alumacc.cc:485:replace_alu$2879
  creating $alu cell for $flatten\P3.$verific$add_681$b17.vhd:546$1061: $auto$alumacc.cc:485:replace_alu$2882
  creating $alu cell for $flatten\P3.$verific$add_689$b17.vhd:552$1063: $auto$alumacc.cc:485:replace_alu$2885
  creating $alu cell for $flatten\P3.$verific$add_760$b17.vhd:586$1123: $auto$alumacc.cc:485:replace_alu$2888
  creating $alu cell for $flatten\P3.$verific$sub_369$b17.vhd:355$947: $auto$alumacc.cc:485:replace_alu$2891
  creating $alu cell for $flatten\P3.$verific$sub_378$b17.vhd:357$951: $auto$alumacc.cc:485:replace_alu$2894
  creating $alu cell for $flatten\P3.$verific$sub_379$b17.vhd:357$952: $auto$alumacc.cc:485:replace_alu$2897
  creating $alu cell for $flatten\P3.$verific$sub_744$b17.vhd:563$1107: $auto$alumacc.cc:485:replace_alu$2900
  creating $alu cell for $flatten\P3.$verific$sub_767$b17.vhd:589$1128: $auto$alumacc.cc:485:replace_alu$2903
  creating $alu cell for $flatten\P3.$verific$unary_minus_287$b17.vhd:320$918: $auto$alumacc.cc:485:replace_alu$2906
  creating $alu cell for $flatten\P3.$verific$unary_minus_464$b17.vhd:414$989: $auto$alumacc.cc:485:replace_alu$2909
  creating $alu cell for $flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117: $auto$alumacc.cc:485:replace_alu$2912
  created 138 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~27 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~299 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$2185: { $flatten\P3.$verific$n7979$268 $flatten\P3.$verific$n7980$269 $flatten\P3.$verific$n7981$270 $flatten\P3.$verific$n7982$271 $flatten\P3.$verific$n7983$272 $flatten\P3.$verific$n7984$273 $flatten\P3.$verific$n7986$275 $flatten\P3.$verific$n7988$277 $flatten\P3.$verific$n7989$278 $flatten\P3.$verific$n7990$279 $flatten\P3.$verific$n7991$280 $flatten\P3.$verific$n7992$281 $flatten\P3.$verific$n7993$282 $flatten\P3.$verific$n7994$283 $flatten\P3.$verific$n7995$284 $flatten\P3.$verific$n7996$285 $flatten\P3.$verific$n7997$286 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$2133: { $auto$rtlil.cc:2398:Or$2122 $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7988$277 $flatten\P3.$verific$n7989$278 $flatten\P3.$verific$n7990$279 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$1899: { $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7988$277 $flatten\P2.$verific$n7989$278 $flatten\P2.$verific$n7990$279 $auto$rtlil.cc:2398:Or$1888 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$1665: { $auto$rtlil.cc:2398:Or$1654 $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7988$277 $flatten\P1.$verific$n7989$278 $flatten\P1.$verific$n7990$279 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$2157: { $auto$rtlil.cc:2398:Or$2122 $flatten\P3.$verific$n7988$277 $flatten\P3.$verific$n7989$278 $flatten\P3.$verific$n7990$279 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$1923: { $flatten\P2.$verific$n7988$277 $flatten\P2.$verific$n7989$278 $flatten\P2.$verific$n7990$279 $auto$rtlil.cc:2398:Or$1888 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$1951: { $flatten\P2.$verific$n7979$268 $flatten\P2.$verific$n7980$269 $flatten\P2.$verific$n7981$270 $flatten\P2.$verific$n7982$271 $flatten\P2.$verific$n7983$272 $flatten\P2.$verific$n7984$273 $flatten\P2.$verific$n7986$275 $flatten\P2.$verific$n7988$277 $flatten\P2.$verific$n7989$278 $flatten\P2.$verific$n7990$279 $flatten\P2.$verific$n7991$280 $flatten\P2.$verific$n7992$281 $flatten\P2.$verific$n7993$282 $flatten\P2.$verific$n7994$283 $flatten\P2.$verific$n7995$284 $flatten\P2.$verific$n7996$285 $flatten\P2.$verific$n7997$286 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$1689: { $auto$rtlil.cc:2398:Or$1654 $flatten\P1.$verific$n7988$277 $flatten\P1.$verific$n7989$278 $flatten\P1.$verific$n7990$279 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$1717: { $flatten\P1.$verific$n7979$268 $flatten\P1.$verific$n7980$269 $flatten\P1.$verific$n7981$270 $flatten\P1.$verific$n7982$271 $flatten\P1.$verific$n7983$272 $flatten\P1.$verific$n7984$273 $flatten\P1.$verific$n7986$275 $flatten\P1.$verific$n7988$277 $flatten\P1.$verific$n7989$278 $flatten\P1.$verific$n7990$279 $flatten\P1.$verific$n7991$280 $flatten\P1.$verific$n7992$281 $flatten\P1.$verific$n7993$282 $flatten\P1.$verific$n7994$283 $flatten\P1.$verific$n7995$284 $flatten\P1.$verific$n7996$285 $flatten\P1.$verific$n7997$286 }
  Optimizing cells in module \b17.
Performed a total of 9 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 17 unused cells and 79 unused wires.
<suppressed ~20 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~299 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== b17 ===

   Number of wires:               2018
   Number of wire bits:          20728
   Number of public wires:         199
   Number of public wire bits:    1968
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1622
     $adff                         130
     $adffe                          5
     $alu                          136
     $and                           87
     $bmux                         144
     $eq                            66
     $logic_not                      6
     $mux                          800
     $not                           64
     $or                            68
     $reduce_and                    17
     $reduce_bool                    1
     $reduce_or                     86
     $shl                           12


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== b17 ===

   Number of wires:               2018
   Number of wire bits:          20728
   Number of public wires:         199
   Number of public wire bits:    1968
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1622
     $adff                         130
     $adffe                          5
     $alu                          136
     $and                           87
     $bmux                         144
     $eq                            66
     $logic_not                      6
     $mux                          800
     $not                           64
     $or                            68
     $reduce_and                    17
     $reduce_bool                    1
     $reduce_or                     86
     $shl                           12


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> stat

3.24. Printing statistics.

=== b17 ===

   Number of wires:               2018
   Number of wire bits:          20728
   Number of public wires:         199
   Number of public wire bits:    1968
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1622
     $adff                         130
     $adffe                          5
     $alu                          136
     $and                           87
     $bmux                         144
     $eq                            66
     $logic_not                      6
     $mux                          800
     $not                           64
     $or                            68
     $reduce_and                    17
     $reduce_bool                    1
     $reduce_or                     86
     $shl                           12


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$653d0dc5a667330298513325d0bd1def0e6c1128\_90_alu for cells of type $alu.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_90_alu for cells of type $alu.
Using template $paramod$e891e6b399cf52748460a311fafe476815d24bd7\_90_alu for cells of type $alu.
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
Using template $paramod$63a3f1ffa662be02d3403b533885c56d18ebe02a\_80_rs_alu for cells of type $alu.
Using template $paramod$9f4898d8264c91aede998c5978e055c0b827a30c\_80_rs_alu for cells of type $alu.
Using template $paramod$354e377aaa263356a1a43d04ca847f8b92483a2a\_80_rs_alu for cells of type $alu.
Using template $paramod$55cc6ea966d24eaadab3a93edfb07f4c9ec754bb\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$de60d091aee7fd14d9d83b1a27fa9939374757c5\_80_rs_alu for cells of type $alu.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using template $paramod$bfceb922395790c0ce92e9f9b5b428d4fc72cc30\_90_alu for cells of type $alu.
Using template $paramod$fba31833a4dd9015338784eaf6f34efb78c8e548\_80_rs_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$076c9a7a3f037230073fe14dd4865d470cb48917\_90_alu for cells of type $alu.
Using template $paramod$2c4d537db249d5ee7774cabca037a7502075cb7a\_80_rs_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_90_alu for cells of type $alu.
Using template $paramod$79fc87901d7fd8aaad689b5406671422f5fa25b9\_80_rs_alu for cells of type $alu.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$constmap:0c58e37f7f9ab9c08bb604a660a738f4cdfdf6a8$paramod$0c53878c2ab6a84f047b5c15f705bf752551700e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$6268c9849396b992276ed6f68094a32888ec4427\_80_rs_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
No more expansions possible.
<suppressed ~12370 debug messages>

yosys> stat

3.26. Printing statistics.

=== b17 ===

   Number of wires:              11105
   Number of wire bits:         221246
   Number of public wires:         199
   Number of public wire bits:    1968
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              50383
     $_AND_                       5243
     $_DFFE_PP0P_                   74
     $_DFF_PP0_                   1240
     $_MUX_                      32499
     $_NOT_                       2438
     $_OR_                        3694
     $_XOR_                       4417
     adder_carry                   778


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~21331 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~9570 debug messages>
Removed a total of 3190 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 1861 unused cells and 7769 unused wires.
<suppressed ~1862 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~438 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$5461 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10198 [3], Q = \P1.P1.State2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$5460 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10198 [2], Q = \P1.P1.State2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$5459 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10198 [1], Q = \P1.P1.State2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$5458 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10198 [0], Q = \P1.P1.State2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$5457 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9555 [7], Q = \P1.P1.InstQueue[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5456 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9555 [6], Q = \P1.P1.InstQueue[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5455 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9555 [5], Q = \P1.P1.InstQueue[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5454 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9555 [4], Q = \P1.P1.InstQueue[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5453 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9555 [3], Q = \P1.P1.InstQueue[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5452 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9555 [2], Q = \P1.P1.InstQueue[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5451 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9555 [1], Q = \P1.P1.InstQueue[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5450 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9555 [0], Q = \P1.P1.InstQueue[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5449 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9431 [7], Q = \P1.P1.InstQueue[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5448 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9431 [6], Q = \P1.P1.InstQueue[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5447 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9431 [5], Q = \P1.P1.InstQueue[14] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5446 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9431 [4], Q = \P1.P1.InstQueue[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5445 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9431 [3], Q = \P1.P1.InstQueue[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5444 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9431 [2], Q = \P1.P1.InstQueue[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5443 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9431 [1], Q = \P1.P1.InstQueue[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5442 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9431 [0], Q = \P1.P1.InstQueue[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5441 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9307 [7], Q = \P1.P1.InstQueue[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5440 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9307 [6], Q = \P1.P1.InstQueue[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5439 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9307 [5], Q = \P1.P1.InstQueue[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5438 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9307 [4], Q = \P1.P1.InstQueue[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5437 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9307 [3], Q = \P1.P1.InstQueue[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5436 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9307 [2], Q = \P1.P1.InstQueue[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5435 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9307 [1], Q = \P1.P1.InstQueue[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5434 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9307 [0], Q = \P1.P1.InstQueue[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5433 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9183 [7], Q = \P1.P1.InstQueue[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5432 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9183 [6], Q = \P1.P1.InstQueue[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5431 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9183 [5], Q = \P1.P1.InstQueue[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5430 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9183 [4], Q = \P1.P1.InstQueue[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5429 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9183 [3], Q = \P1.P1.InstQueue[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5428 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9183 [2], Q = \P1.P1.InstQueue[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5427 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9183 [1], Q = \P1.P1.InstQueue[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5426 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9183 [0], Q = \P1.P1.InstQueue[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5425 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9059 [7], Q = \P1.P1.InstQueue[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5424 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9059 [6], Q = \P1.P1.InstQueue[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5423 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9059 [5], Q = \P1.P1.InstQueue[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5422 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9059 [4], Q = \P1.P1.InstQueue[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5421 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9059 [3], Q = \P1.P1.InstQueue[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5420 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9059 [2], Q = \P1.P1.InstQueue[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5419 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9059 [1], Q = \P1.P1.InstQueue[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5418 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9059 [0], Q = \P1.P1.InstQueue[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5417 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8935 [7], Q = \P1.P1.InstQueue[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5416 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8935 [6], Q = \P1.P1.InstQueue[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5415 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8935 [5], Q = \P1.P1.InstQueue[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5414 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8935 [4], Q = \P1.P1.InstQueue[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5413 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8935 [3], Q = \P1.P1.InstQueue[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5412 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8935 [2], Q = \P1.P1.InstQueue[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5411 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8935 [1], Q = \P1.P1.InstQueue[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5410 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8935 [0], Q = \P1.P1.InstQueue[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5409 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8811 [7], Q = \P1.P1.InstQueue[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5408 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8811 [6], Q = \P1.P1.InstQueue[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5407 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8811 [5], Q = \P1.P1.InstQueue[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5406 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8811 [4], Q = \P1.P1.InstQueue[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5405 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8811 [3], Q = \P1.P1.InstQueue[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5404 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8811 [2], Q = \P1.P1.InstQueue[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5403 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8811 [1], Q = \P1.P1.InstQueue[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5402 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8811 [0], Q = \P1.P1.InstQueue[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5401 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8687 [7], Q = \P1.P1.InstQueue[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5400 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8687 [6], Q = \P1.P1.InstQueue[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5399 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8687 [5], Q = \P1.P1.InstQueue[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5398 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8687 [4], Q = \P1.P1.InstQueue[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5397 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8687 [3], Q = \P1.P1.InstQueue[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5396 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8687 [2], Q = \P1.P1.InstQueue[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5395 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8687 [1], Q = \P1.P1.InstQueue[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5394 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8687 [0], Q = \P1.P1.InstQueue[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5393 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8563 [7], Q = \P1.P1.InstQueue[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5392 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8563 [6], Q = \P1.P1.InstQueue[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5391 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8563 [5], Q = \P1.P1.InstQueue[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5390 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8563 [4], Q = \P1.P1.InstQueue[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5389 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8563 [3], Q = \P1.P1.InstQueue[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5388 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8563 [2], Q = \P1.P1.InstQueue[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5387 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8563 [1], Q = \P1.P1.InstQueue[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5386 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8563 [0], Q = \P1.P1.InstQueue[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5385 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8439 [7], Q = \P1.P1.InstQueue[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5384 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8439 [6], Q = \P1.P1.InstQueue[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5383 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8439 [5], Q = \P1.P1.InstQueue[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5382 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8439 [4], Q = \P1.P1.InstQueue[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5381 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8439 [3], Q = \P1.P1.InstQueue[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5380 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8439 [2], Q = \P1.P1.InstQueue[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5379 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8439 [1], Q = \P1.P1.InstQueue[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5378 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8439 [0], Q = \P1.P1.InstQueue[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5377 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8315 [7], Q = \P1.P1.InstQueue[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5376 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8315 [6], Q = \P1.P1.InstQueue[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5375 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8315 [5], Q = \P1.P1.InstQueue[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5374 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8315 [4], Q = \P1.P1.InstQueue[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5373 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8315 [3], Q = \P1.P1.InstQueue[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5372 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8315 [2], Q = \P1.P1.InstQueue[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5371 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8315 [1], Q = \P1.P1.InstQueue[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5370 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8315 [0], Q = \P1.P1.InstQueue[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5369 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8191 [7], Q = \P1.P1.InstQueue[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5368 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8191 [6], Q = \P1.P1.InstQueue[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5367 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8191 [5], Q = \P1.P1.InstQueue[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5366 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8191 [4], Q = \P1.P1.InstQueue[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5365 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8191 [3], Q = \P1.P1.InstQueue[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5364 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8191 [2], Q = \P1.P1.InstQueue[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5363 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8191 [1], Q = \P1.P1.InstQueue[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5362 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8191 [0], Q = \P1.P1.InstQueue[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5361 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8067 [7], Q = \P1.P1.InstQueue[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5360 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8067 [6], Q = \P1.P1.InstQueue[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5359 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8067 [5], Q = \P1.P1.InstQueue[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5358 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8067 [4], Q = \P1.P1.InstQueue[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5357 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8067 [3], Q = \P1.P1.InstQueue[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5356 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8067 [2], Q = \P1.P1.InstQueue[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5355 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8067 [1], Q = \P1.P1.InstQueue[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5354 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$8067 [0], Q = \P1.P1.InstQueue[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5353 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7943 [7], Q = \P1.P1.InstQueue[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5352 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7943 [6], Q = \P1.P1.InstQueue[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5351 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7943 [5], Q = \P1.P1.InstQueue[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5350 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7943 [4], Q = \P1.P1.InstQueue[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5349 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7943 [3], Q = \P1.P1.InstQueue[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5348 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7943 [2], Q = \P1.P1.InstQueue[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5347 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7943 [1], Q = \P1.P1.InstQueue[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5346 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7943 [0], Q = \P1.P1.InstQueue[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5345 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7819 [7], Q = \P1.P1.InstQueue[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5344 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7819 [6], Q = \P1.P1.InstQueue[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5343 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7819 [5], Q = \P1.P1.InstQueue[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5342 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7819 [4], Q = \P1.P1.InstQueue[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5341 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7819 [3], Q = \P1.P1.InstQueue[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5340 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7819 [2], Q = \P1.P1.InstQueue[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5339 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7819 [1], Q = \P1.P1.InstQueue[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5338 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7819 [0], Q = \P1.P1.InstQueue[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5337 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7695 [7], Q = \P1.P1.InstQueue[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$5336 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7695 [6], Q = \P1.P1.InstQueue[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$5335 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7695 [5], Q = \P1.P1.InstQueue[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$5334 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7695 [4], Q = \P1.P1.InstQueue[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$5333 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7695 [3], Q = \P1.P1.InstQueue[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$5332 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7695 [2], Q = \P1.P1.InstQueue[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$5331 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7695 [1], Q = \P1.P1.InstQueue[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$5330 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7695 [0], Q = \P1.P1.InstQueue[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$5329 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19291 [3], Q = \P2.P1.InstQueueRd_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$5328 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19291 [2], Q = \P2.P1.InstQueueRd_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$5327 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19291 [1], Q = \P2.P1.InstQueueRd_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$5326 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19291 [0], Q = \P2.P1.InstQueueRd_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$5325 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [30], Q = \P2.Datao [30]).
Adding EN signal on $auto$ff.cc:262:slice$5324 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [29], Q = \P2.Datao [29]).
Adding EN signal on $auto$ff.cc:262:slice$5323 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [28], Q = \P2.Datao [28]).
Adding EN signal on $auto$ff.cc:262:slice$5322 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [27], Q = \P2.Datao [27]).
Adding EN signal on $auto$ff.cc:262:slice$5321 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [26], Q = \P2.Datao [26]).
Adding EN signal on $auto$ff.cc:262:slice$5320 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [25], Q = \P2.Datao [25]).
Adding EN signal on $auto$ff.cc:262:slice$5319 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [24], Q = \P2.Datao [24]).
Adding EN signal on $auto$ff.cc:262:slice$5318 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [23], Q = \P2.Datao [23]).
Adding EN signal on $auto$ff.cc:262:slice$5317 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [22], Q = \P2.Datao [22]).
Adding EN signal on $auto$ff.cc:262:slice$5316 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [21], Q = \P2.Datao [21]).
Adding EN signal on $auto$ff.cc:262:slice$5315 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [20], Q = \P2.Datao [20]).
Adding EN signal on $auto$ff.cc:262:slice$5314 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [19], Q = \P2.Datao [19]).
Adding EN signal on $auto$ff.cc:262:slice$5313 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [18], Q = \P2.Datao [18]).
Adding EN signal on $auto$ff.cc:262:slice$5312 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [17], Q = \P2.Datao [17]).
Adding EN signal on $auto$ff.cc:262:slice$5311 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [16], Q = \P2.Datao [16]).
Adding EN signal on $auto$ff.cc:262:slice$5310 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [15], Q = \P2.Datao [15]).
Adding EN signal on $auto$ff.cc:262:slice$5309 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [14], Q = \P2.Datao [14]).
Adding EN signal on $auto$ff.cc:262:slice$5308 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [13], Q = \P2.Datao [13]).
Adding EN signal on $auto$ff.cc:262:slice$5307 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [12], Q = \P2.Datao [12]).
Adding EN signal on $auto$ff.cc:262:slice$5306 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [11], Q = \P2.Datao [11]).
Adding EN signal on $auto$ff.cc:262:slice$5305 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [10], Q = \P2.Datao [10]).
Adding EN signal on $auto$ff.cc:262:slice$5304 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [9], Q = \P2.Datao [9]).
Adding EN signal on $auto$ff.cc:262:slice$5303 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [8], Q = \P2.Datao [8]).
Adding EN signal on $auto$ff.cc:262:slice$5302 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [7], Q = \P2.Datao [7]).
Adding EN signal on $auto$ff.cc:262:slice$5301 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [6], Q = \P2.Datao [6]).
Adding EN signal on $auto$ff.cc:262:slice$5300 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [5], Q = \P2.Datao [5]).
Adding EN signal on $auto$ff.cc:262:slice$5299 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [4], Q = \P2.Datao [4]).
Adding EN signal on $auto$ff.cc:262:slice$5298 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [3], Q = \P2.Datao [3]).
Adding EN signal on $auto$ff.cc:262:slice$5297 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [2], Q = \P2.Datao [2]).
Adding EN signal on $auto$ff.cc:262:slice$5296 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [1], Q = \P2.Datao [1]).
Adding EN signal on $auto$ff.cc:262:slice$5295 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17723 [0], Q = \P2.Datao [0]).
Adding EN signal on $auto$ff.cc:262:slice$5294 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [31], Q = \P1.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$5293 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [30], Q = \P1.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$5292 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [29], Q = \P1.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$5291 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [28], Q = \P1.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$5290 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [27], Q = \P1.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$5289 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [26], Q = \P1.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$5288 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [25], Q = \P1.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$5287 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [24], Q = \P1.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$5286 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [23], Q = \P1.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$5285 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [22], Q = \P1.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$5284 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [21], Q = \P1.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$5283 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [20], Q = \P1.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$5282 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [19], Q = \P1.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$5281 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [18], Q = \P1.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$5280 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [17], Q = \P1.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$5279 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [16], Q = \P1.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$5278 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [15], Q = \P1.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$5277 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [14], Q = \P1.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$5276 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [13], Q = \P1.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$5275 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [12], Q = \P1.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$5274 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [11], Q = \P1.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$5273 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [10], Q = \P1.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$5272 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [9], Q = \P1.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$5271 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [8], Q = \P1.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$5270 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [7], Q = \P1.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$5269 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [6], Q = \P1.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$5268 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [5], Q = \P1.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$5267 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [4], Q = \P1.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$5266 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [3], Q = \P1.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$5265 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [2], Q = \P1.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$5264 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [1], Q = \P1.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$5263 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10654 [0], Q = \P1.P1.InstAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$5262 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [31], Q = \P1.P1.PhyAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$5261 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [30], Q = \P1.P1.PhyAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$5260 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [29], Q = \P1.P1.PhyAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$5259 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [28], Q = \P1.P1.PhyAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$5258 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [27], Q = \P1.P1.PhyAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$5257 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [26], Q = \P1.P1.PhyAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$5256 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [25], Q = \P1.P1.PhyAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$5255 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [24], Q = \P1.P1.PhyAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$5254 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [23], Q = \P1.P1.PhyAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$5253 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [22], Q = \P1.P1.PhyAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$5252 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [21], Q = \P1.P1.PhyAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$5251 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [20], Q = \P1.P1.PhyAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$5250 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [19], Q = \P1.P1.PhyAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$5249 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [18], Q = \P1.P1.PhyAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$5248 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [17], Q = \P1.P1.PhyAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$5247 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [16], Q = \P1.P1.PhyAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$5246 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [15], Q = \P1.P1.PhyAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$5245 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [14], Q = \P1.P1.PhyAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$5244 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [13], Q = \P1.P1.PhyAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$5243 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [12], Q = \P1.P1.PhyAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$5242 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [11], Q = \P1.P1.PhyAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$5241 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [10], Q = \P1.P1.PhyAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$5240 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [9], Q = \P1.P1.PhyAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$5239 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [8], Q = \P1.P1.PhyAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$5238 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [7], Q = \P1.P1.PhyAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$5237 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [6], Q = \P1.P1.PhyAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$5236 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [5], Q = \P1.P1.PhyAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$5235 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [4], Q = \P1.P1.PhyAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$5234 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [3], Q = \P1.P1.PhyAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$5233 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [2], Q = \P1.P1.PhyAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$5232 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [1], Q = \P1.P1.PhyAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$5231 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$11138 [0], Q = \P1.P1.PhyAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$5230 ($_DFF_PP0_) from module b17 (D = $auto$rtlil.cc:2464:Mux$1598, Q = \P1.P1.More).
Adding EN signal on $auto$ff.cc:262:slice$5229 ($_DFF_PP0_) from module b17 (D = $auto$rtlil.cc:2464:Mux$1584, Q = \P1.P1.Flush).
Adding EN signal on $auto$ff.cc:262:slice$5228 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [15], Q = \P1.P1.lWord [15]).
Adding EN signal on $auto$ff.cc:262:slice$5227 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [14], Q = \P1.P1.lWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$5226 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [13], Q = \P1.P1.lWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$5225 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [12], Q = \P1.P1.lWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$5224 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [11], Q = \P1.P1.lWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$5223 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [10], Q = \P1.P1.lWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$5222 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [9], Q = \P1.P1.lWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$5221 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [8], Q = \P1.P1.lWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$5220 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [7], Q = \P1.P1.lWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$5219 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [6], Q = \P1.P1.lWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$5218 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [5], Q = \P1.P1.lWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$5217 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [4], Q = \P1.P1.lWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$5216 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [3], Q = \P1.P1.lWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$5215 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [2], Q = \P1.P1.lWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$5214 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [1], Q = \P1.P1.lWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$5213 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6188 [0], Q = \P1.P1.lWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$5212 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [14], Q = \P1.P1.uWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$5211 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [13], Q = \P1.P1.uWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$5210 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [12], Q = \P1.P1.uWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$5209 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [11], Q = \P1.P1.uWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$5208 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [10], Q = \P1.P1.uWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$5207 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [9], Q = \P1.P1.uWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$5206 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [8], Q = \P1.P1.uWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$5205 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [7], Q = \P1.P1.uWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$5204 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [6], Q = \P1.P1.uWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$5203 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [5], Q = \P1.P1.uWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$5202 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [4], Q = \P1.P1.uWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$5201 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [3], Q = \P1.P1.uWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$5200 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [2], Q = \P1.P1.uWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$5199 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [1], Q = \P1.P1.uWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$5198 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6418 [0], Q = \P1.P1.uWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$5197 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9581, Q = \P1.CodeFetch).
Adding EN signal on $auto$ff.cc:262:slice$5196 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7574 [3], Q = \P1.P1.InstQueueWr_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$5195 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7574 [2], Q = \P1.P1.InstQueueWr_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$5194 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7574 [1], Q = \P1.P1.InstQueueWr_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$5193 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7574 [0], Q = \P1.P1.InstQueueWr_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$5192 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [31], Q = \P1.EAX [31]).
Adding EN signal on $auto$ff.cc:262:slice$5191 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [30], Q = \P1.EAX [30]).
Adding EN signal on $auto$ff.cc:262:slice$5190 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [29], Q = \P1.EAX [29]).
Adding EN signal on $auto$ff.cc:262:slice$5189 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [28], Q = \P1.EAX [28]).
Adding EN signal on $auto$ff.cc:262:slice$5188 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [27], Q = \P1.EAX [27]).
Adding EN signal on $auto$ff.cc:262:slice$5187 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [26], Q = \P1.EAX [26]).
Adding EN signal on $auto$ff.cc:262:slice$5186 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [25], Q = \P1.EAX [25]).
Adding EN signal on $auto$ff.cc:262:slice$5185 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [24], Q = \P1.EAX [24]).
Adding EN signal on $auto$ff.cc:262:slice$5184 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [23], Q = \P1.EAX [23]).
Adding EN signal on $auto$ff.cc:262:slice$5183 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [22], Q = \P1.EAX [22]).
Adding EN signal on $auto$ff.cc:262:slice$5182 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [21], Q = \P1.EAX [21]).
Adding EN signal on $auto$ff.cc:262:slice$5181 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [20], Q = \P1.EAX [20]).
Adding EN signal on $auto$ff.cc:262:slice$5180 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [19], Q = \P1.EAX [19]).
Adding EN signal on $auto$ff.cc:262:slice$5179 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [18], Q = \P1.EAX [18]).
Adding EN signal on $auto$ff.cc:262:slice$5178 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [17], Q = \P1.EAX [17]).
Adding EN signal on $auto$ff.cc:262:slice$5177 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [16], Q = \P1.EAX [16]).
Adding EN signal on $auto$ff.cc:262:slice$5176 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [15], Q = \P1.EAX [15]).
Adding EN signal on $auto$ff.cc:262:slice$5175 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [14], Q = \P1.EAX [14]).
Adding EN signal on $auto$ff.cc:262:slice$5174 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [13], Q = \P1.EAX [13]).
Adding EN signal on $auto$ff.cc:262:slice$5173 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [12], Q = \P1.EAX [12]).
Adding EN signal on $auto$ff.cc:262:slice$5172 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [11], Q = \P1.EAX [11]).
Adding EN signal on $auto$ff.cc:262:slice$5171 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [10], Q = \P1.EAX [10]).
Adding EN signal on $auto$ff.cc:262:slice$5170 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [9], Q = \P1.EAX [9]).
Adding EN signal on $auto$ff.cc:262:slice$5169 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [8], Q = \P1.EAX [8]).
Adding EN signal on $auto$ff.cc:262:slice$5168 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [7], Q = \P1.EAX [7]).
Adding EN signal on $auto$ff.cc:262:slice$5167 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [6], Q = \P1.EAX [6]).
Adding EN signal on $auto$ff.cc:262:slice$5166 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [5], Q = \P1.EAX [5]).
Adding EN signal on $auto$ff.cc:262:slice$5165 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [4], Q = \P1.EAX [4]).
Adding EN signal on $auto$ff.cc:262:slice$5164 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [3], Q = \P1.EAX [3]).
Adding EN signal on $auto$ff.cc:262:slice$5163 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [2], Q = \P1.EAX [2]).
Adding EN signal on $auto$ff.cc:262:slice$5162 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [1], Q = \P1.EAX [1]).
Adding EN signal on $auto$ff.cc:262:slice$5161 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7369 [0], Q = \P1.EAX [0]).
Adding EN signal on $auto$ff.cc:262:slice$5160 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [31], Q = \P1.EBX [31]).
Adding EN signal on $auto$ff.cc:262:slice$5159 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [30], Q = \P1.EBX [30]).
Adding EN signal on $auto$ff.cc:262:slice$5158 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [29], Q = \P1.EBX [29]).
Adding EN signal on $auto$ff.cc:262:slice$5157 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [28], Q = \P1.EBX [28]).
Adding EN signal on $auto$ff.cc:262:slice$5156 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [27], Q = \P1.EBX [27]).
Adding EN signal on $auto$ff.cc:262:slice$5155 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [26], Q = \P1.EBX [26]).
Adding EN signal on $auto$ff.cc:262:slice$5154 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [25], Q = \P1.EBX [25]).
Adding EN signal on $auto$ff.cc:262:slice$5153 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [24], Q = \P1.EBX [24]).
Adding EN signal on $auto$ff.cc:262:slice$5152 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [23], Q = \P1.EBX [23]).
Adding EN signal on $auto$ff.cc:262:slice$5151 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [22], Q = \P1.EBX [22]).
Adding EN signal on $auto$ff.cc:262:slice$5150 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [21], Q = \P1.EBX [21]).
Adding EN signal on $auto$ff.cc:262:slice$5149 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [20], Q = \P1.EBX [20]).
Adding EN signal on $auto$ff.cc:262:slice$5148 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [19], Q = \P1.EBX [19]).
Adding EN signal on $auto$ff.cc:262:slice$5147 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [18], Q = \P1.EBX [18]).
Adding EN signal on $auto$ff.cc:262:slice$5146 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [17], Q = \P1.EBX [17]).
Adding EN signal on $auto$ff.cc:262:slice$5145 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [16], Q = \P1.EBX [16]).
Adding EN signal on $auto$ff.cc:262:slice$5144 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [15], Q = \P1.EBX [15]).
Adding EN signal on $auto$ff.cc:262:slice$5143 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [14], Q = \P1.EBX [14]).
Adding EN signal on $auto$ff.cc:262:slice$5142 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [13], Q = \P1.EBX [13]).
Adding EN signal on $auto$ff.cc:262:slice$5141 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [12], Q = \P1.EBX [12]).
Adding EN signal on $auto$ff.cc:262:slice$5140 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [11], Q = \P1.EBX [11]).
Adding EN signal on $auto$ff.cc:262:slice$5139 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [10], Q = \P1.EBX [10]).
Adding EN signal on $auto$ff.cc:262:slice$5138 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [9], Q = \P1.EBX [9]).
Adding EN signal on $auto$ff.cc:262:slice$5137 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [8], Q = \P1.EBX [8]).
Adding EN signal on $auto$ff.cc:262:slice$5136 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [7], Q = \P1.EBX [7]).
Adding EN signal on $auto$ff.cc:262:slice$5135 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [6], Q = \P1.EBX [6]).
Adding EN signal on $auto$ff.cc:262:slice$5134 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [5], Q = \P1.EBX [5]).
Adding EN signal on $auto$ff.cc:262:slice$5133 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [4], Q = \P1.EBX [4]).
Adding EN signal on $auto$ff.cc:262:slice$5132 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [3], Q = \P1.EBX [3]).
Adding EN signal on $auto$ff.cc:262:slice$5131 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [2], Q = \P1.EBX [2]).
Adding EN signal on $auto$ff.cc:262:slice$5130 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [1], Q = \P1.EBX [1]).
Adding EN signal on $auto$ff.cc:262:slice$5129 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$6885 [0], Q = \P1.EBX [0]).
Adding EN signal on $auto$ff.cc:262:slice$5128 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [32], Q = \P1.rEIP [31]).
Adding EN signal on $auto$ff.cc:262:slice$5127 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [30], Q = \P1.rEIP [30]).
Adding EN signal on $auto$ff.cc:262:slice$5126 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [29], Q = \P1.rEIP [29]).
Adding EN signal on $auto$ff.cc:262:slice$5125 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [28], Q = \P1.rEIP [28]).
Adding EN signal on $auto$ff.cc:262:slice$5124 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [27], Q = \P1.rEIP [27]).
Adding EN signal on $auto$ff.cc:262:slice$5123 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [26], Q = \P1.rEIP [26]).
Adding EN signal on $auto$ff.cc:262:slice$5122 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [25], Q = \P1.rEIP [25]).
Adding EN signal on $auto$ff.cc:262:slice$5121 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [24], Q = \P1.rEIP [24]).
Adding EN signal on $auto$ff.cc:262:slice$5120 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [23], Q = \P1.rEIP [23]).
Adding EN signal on $auto$ff.cc:262:slice$5119 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [22], Q = \P1.rEIP [22]).
Adding EN signal on $auto$ff.cc:262:slice$5118 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [21], Q = \P1.rEIP [21]).
Adding EN signal on $auto$ff.cc:262:slice$5117 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [20], Q = \P1.rEIP [20]).
Adding EN signal on $auto$ff.cc:262:slice$5116 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [19], Q = \P1.rEIP [19]).
Adding EN signal on $auto$ff.cc:262:slice$5115 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [18], Q = \P1.rEIP [18]).
Adding EN signal on $auto$ff.cc:262:slice$5114 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [17], Q = \P1.rEIP [17]).
Adding EN signal on $auto$ff.cc:262:slice$5113 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [16], Q = \P1.rEIP [16]).
Adding EN signal on $auto$ff.cc:262:slice$5112 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [15], Q = \P1.rEIP [15]).
Adding EN signal on $auto$ff.cc:262:slice$5111 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [14], Q = \P1.rEIP [14]).
Adding EN signal on $auto$ff.cc:262:slice$5110 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [13], Q = \P1.rEIP [13]).
Adding EN signal on $auto$ff.cc:262:slice$5109 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [12], Q = \P1.rEIP [12]).
Adding EN signal on $auto$ff.cc:262:slice$5108 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [11], Q = \P1.rEIP [11]).
Adding EN signal on $auto$ff.cc:262:slice$5107 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [10], Q = \P1.rEIP [10]).
Adding EN signal on $auto$ff.cc:262:slice$5106 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [9], Q = \P1.rEIP [9]).
Adding EN signal on $auto$ff.cc:262:slice$5105 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [8], Q = \P1.rEIP [8]).
Adding EN signal on $auto$ff.cc:262:slice$5104 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [7], Q = \P1.rEIP [7]).
Adding EN signal on $auto$ff.cc:262:slice$5103 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [6], Q = \P1.rEIP [6]).
Adding EN signal on $auto$ff.cc:262:slice$5102 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [5], Q = \P1.rEIP [5]).
Adding EN signal on $auto$ff.cc:262:slice$5101 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [4], Q = \P1.rEIP [4]).
Adding EN signal on $auto$ff.cc:262:slice$5100 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [3], Q = \P1.rEIP [3]).
Adding EN signal on $auto$ff.cc:262:slice$5099 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [2], Q = \P1.rEIP [2]).
Adding EN signal on $auto$ff.cc:262:slice$5098 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [1], Q = \P1.rEIP [1]).
Adding EN signal on $auto$ff.cc:262:slice$5097 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10105 [0], Q = \P1.rEIP [0]).
Adding EN signal on $auto$ff.cc:262:slice$5096 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9638, Q = \P1.ReadRequest).
Adding EN signal on $auto$ff.cc:262:slice$5095 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9619, Q = \P1.MemoryFetch).
Adding EN signal on $auto$ff.cc:262:slice$5094 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$9600, Q = \P1.RequestPending).
Adding EN signal on $auto$ff.cc:262:slice$37148 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [29], Q = \P3.Address [29]).
Adding EN signal on $auto$ff.cc:262:slice$37147 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [28], Q = \P3.Address [28]).
Adding EN signal on $auto$ff.cc:262:slice$37146 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [27], Q = \P3.Address [27]).
Adding EN signal on $auto$ff.cc:262:slice$37145 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [26], Q = \P3.Address [26]).
Adding EN signal on $auto$ff.cc:262:slice$37144 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [25], Q = \P3.Address [25]).
Adding EN signal on $auto$ff.cc:262:slice$37143 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [24], Q = \P3.Address [24]).
Adding EN signal on $auto$ff.cc:262:slice$37142 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [23], Q = \P3.Address [23]).
Adding EN signal on $auto$ff.cc:262:slice$37141 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [22], Q = \P3.Address [22]).
Adding EN signal on $auto$ff.cc:262:slice$37140 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [21], Q = \P3.Address [21]).
Adding EN signal on $auto$ff.cc:262:slice$37139 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [20], Q = \P3.Address [20]).
Adding EN signal on $auto$ff.cc:262:slice$37138 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [19], Q = \P3.Address [19]).
Adding EN signal on $auto$ff.cc:262:slice$37137 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [18], Q = \P3.Address [18]).
Adding EN signal on $auto$ff.cc:262:slice$37136 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [17], Q = \P3.Address [17]).
Adding EN signal on $auto$ff.cc:262:slice$37135 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [16], Q = \P3.Address [16]).
Adding EN signal on $auto$ff.cc:262:slice$37134 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [15], Q = \P3.Address [15]).
Adding EN signal on $auto$ff.cc:262:slice$37133 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [14], Q = \P3.Address [14]).
Adding EN signal on $auto$ff.cc:262:slice$37132 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [13], Q = \P3.Address [13]).
Adding EN signal on $auto$ff.cc:262:slice$37131 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [12], Q = \P3.Address [12]).
Adding EN signal on $auto$ff.cc:262:slice$37130 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [11], Q = \P3.Address [11]).
Adding EN signal on $auto$ff.cc:262:slice$37129 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [10], Q = \P3.Address [10]).
Adding EN signal on $auto$ff.cc:262:slice$37128 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [9], Q = \P3.Address [9]).
Adding EN signal on $auto$ff.cc:262:slice$37127 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [8], Q = \P3.Address [8]).
Adding EN signal on $auto$ff.cc:262:slice$37126 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [7], Q = \P3.Address [7]).
Adding EN signal on $auto$ff.cc:262:slice$37125 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [6], Q = \P3.Address [6]).
Adding EN signal on $auto$ff.cc:262:slice$37124 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [5], Q = \P3.Address [5]).
Adding EN signal on $auto$ff.cc:262:slice$37123 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [4], Q = \P3.Address [4]).
Adding EN signal on $auto$ff.cc:262:slice$37122 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [3], Q = \P3.Address [3]).
Adding EN signal on $auto$ff.cc:262:slice$37121 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [2], Q = \P3.Address [2]).
Adding EN signal on $auto$ff.cc:262:slice$37120 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [1], Q = \P3.Address [1]).
Adding EN signal on $auto$ff.cc:262:slice$37119 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37386 [0], Q = \P3.Address [0]).
Adding EN signal on $auto$ff.cc:262:slice$37117 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37703, Q = \P3.D_C_n).
Adding EN signal on $auto$ff.cc:262:slice$37115 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37693, Q = \P3.ADS_n).
Adding EN signal on $auto$ff.cc:262:slice$37114 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37681 [2], Q = \P3.State [2]).
Adding EN signal on $auto$ff.cc:262:slice$37113 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37681 [1], Q = \P3.State [1]).
Adding EN signal on $auto$ff.cc:262:slice$37112 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37681 [0], Q = \P3.State [0]).
Adding EN signal on $auto$ff.cc:262:slice$37079 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37659, Q = \P3.StateBS16).
Adding EN signal on $auto$ff.cc:262:slice$3391 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7495 [3], Q = \P1.P1.InstQueueRd_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$3390 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7495 [2], Q = \P1.P1.InstQueueRd_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$3389 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7495 [1], Q = \P1.P1.InstQueueRd_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$3388 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$7495 [0], Q = \P1.P1.InstQueueRd_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$27841 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32578 [3], Q = \P3.P1.State2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$27840 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32578 [2], Q = \P3.P1.State2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$27839 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32578 [1], Q = \P3.P1.State2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$27838 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32578 [0], Q = \P3.P1.State2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$27837 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31935 [7], Q = \P3.P1.InstQueue[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27836 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31935 [6], Q = \P3.P1.InstQueue[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27835 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31935 [5], Q = \P3.P1.InstQueue[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27834 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31935 [4], Q = \P3.P1.InstQueue[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27833 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31935 [3], Q = \P3.P1.InstQueue[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27832 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31935 [2], Q = \P3.P1.InstQueue[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27831 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31935 [1], Q = \P3.P1.InstQueue[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27830 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31935 [0], Q = \P3.P1.InstQueue[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27829 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31811 [7], Q = \P3.P1.InstQueue[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27828 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31811 [6], Q = \P3.P1.InstQueue[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27827 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31811 [5], Q = \P3.P1.InstQueue[14] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27826 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31811 [4], Q = \P3.P1.InstQueue[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27825 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31811 [3], Q = \P3.P1.InstQueue[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27824 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31811 [2], Q = \P3.P1.InstQueue[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27823 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31811 [1], Q = \P3.P1.InstQueue[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27822 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31811 [0], Q = \P3.P1.InstQueue[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27821 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31687 [7], Q = \P3.P1.InstQueue[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27820 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31687 [6], Q = \P3.P1.InstQueue[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27819 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31687 [5], Q = \P3.P1.InstQueue[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27818 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31687 [4], Q = \P3.P1.InstQueue[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27817 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31687 [3], Q = \P3.P1.InstQueue[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27816 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31687 [2], Q = \P3.P1.InstQueue[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27815 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31687 [1], Q = \P3.P1.InstQueue[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27814 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31687 [0], Q = \P3.P1.InstQueue[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27813 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31563 [7], Q = \P3.P1.InstQueue[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27812 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31563 [6], Q = \P3.P1.InstQueue[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27811 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31563 [5], Q = \P3.P1.InstQueue[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27810 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31563 [4], Q = \P3.P1.InstQueue[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27809 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31563 [3], Q = \P3.P1.InstQueue[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27808 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31563 [2], Q = \P3.P1.InstQueue[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27807 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31563 [1], Q = \P3.P1.InstQueue[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27806 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31563 [0], Q = \P3.P1.InstQueue[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27805 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31439 [7], Q = \P3.P1.InstQueue[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27804 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31439 [6], Q = \P3.P1.InstQueue[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27803 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31439 [5], Q = \P3.P1.InstQueue[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27802 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31439 [4], Q = \P3.P1.InstQueue[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27801 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31439 [3], Q = \P3.P1.InstQueue[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27800 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31439 [2], Q = \P3.P1.InstQueue[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27799 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31439 [1], Q = \P3.P1.InstQueue[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27798 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31439 [0], Q = \P3.P1.InstQueue[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27797 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31315 [7], Q = \P3.P1.InstQueue[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27796 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31315 [6], Q = \P3.P1.InstQueue[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27795 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31315 [5], Q = \P3.P1.InstQueue[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27794 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31315 [4], Q = \P3.P1.InstQueue[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27793 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31315 [3], Q = \P3.P1.InstQueue[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27792 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31315 [2], Q = \P3.P1.InstQueue[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27791 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31315 [1], Q = \P3.P1.InstQueue[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27790 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31315 [0], Q = \P3.P1.InstQueue[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27789 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31191 [7], Q = \P3.P1.InstQueue[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27788 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31191 [6], Q = \P3.P1.InstQueue[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27787 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31191 [5], Q = \P3.P1.InstQueue[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27786 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31191 [4], Q = \P3.P1.InstQueue[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27785 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31191 [3], Q = \P3.P1.InstQueue[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27784 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31191 [2], Q = \P3.P1.InstQueue[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27783 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31191 [1], Q = \P3.P1.InstQueue[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27782 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31191 [0], Q = \P3.P1.InstQueue[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27781 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31067 [7], Q = \P3.P1.InstQueue[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27780 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31067 [6], Q = \P3.P1.InstQueue[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27779 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31067 [5], Q = \P3.P1.InstQueue[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27778 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31067 [4], Q = \P3.P1.InstQueue[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27777 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31067 [3], Q = \P3.P1.InstQueue[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27776 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31067 [2], Q = \P3.P1.InstQueue[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27775 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31067 [1], Q = \P3.P1.InstQueue[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27774 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31067 [0], Q = \P3.P1.InstQueue[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27773 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30943 [7], Q = \P3.P1.InstQueue[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27772 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30943 [6], Q = \P3.P1.InstQueue[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27771 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30943 [5], Q = \P3.P1.InstQueue[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27770 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30943 [4], Q = \P3.P1.InstQueue[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27769 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30943 [3], Q = \P3.P1.InstQueue[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27768 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30943 [2], Q = \P3.P1.InstQueue[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27767 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30943 [1], Q = \P3.P1.InstQueue[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27766 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30943 [0], Q = \P3.P1.InstQueue[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27765 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30819 [7], Q = \P3.P1.InstQueue[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27764 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30819 [6], Q = \P3.P1.InstQueue[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27763 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30819 [5], Q = \P3.P1.InstQueue[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27762 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30819 [4], Q = \P3.P1.InstQueue[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27761 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30819 [3], Q = \P3.P1.InstQueue[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27760 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30819 [2], Q = \P3.P1.InstQueue[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27759 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30819 [1], Q = \P3.P1.InstQueue[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27758 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30819 [0], Q = \P3.P1.InstQueue[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27757 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30695 [7], Q = \P3.P1.InstQueue[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27756 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30695 [6], Q = \P3.P1.InstQueue[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27755 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30695 [5], Q = \P3.P1.InstQueue[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27754 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30695 [4], Q = \P3.P1.InstQueue[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27753 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30695 [3], Q = \P3.P1.InstQueue[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27752 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30695 [2], Q = \P3.P1.InstQueue[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27751 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30695 [1], Q = \P3.P1.InstQueue[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27750 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30695 [0], Q = \P3.P1.InstQueue[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27749 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30571 [7], Q = \P3.P1.InstQueue[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27748 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30571 [6], Q = \P3.P1.InstQueue[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27747 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30571 [5], Q = \P3.P1.InstQueue[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27746 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30571 [4], Q = \P3.P1.InstQueue[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27745 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30571 [3], Q = \P3.P1.InstQueue[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27744 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30571 [2], Q = \P3.P1.InstQueue[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27743 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30571 [1], Q = \P3.P1.InstQueue[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27742 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30571 [0], Q = \P3.P1.InstQueue[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27741 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30447 [7], Q = \P3.P1.InstQueue[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27740 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30447 [6], Q = \P3.P1.InstQueue[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27739 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30447 [5], Q = \P3.P1.InstQueue[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27738 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30447 [4], Q = \P3.P1.InstQueue[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27737 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30447 [3], Q = \P3.P1.InstQueue[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27736 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30447 [2], Q = \P3.P1.InstQueue[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27735 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30447 [1], Q = \P3.P1.InstQueue[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27734 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30447 [0], Q = \P3.P1.InstQueue[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27733 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30323 [7], Q = \P3.P1.InstQueue[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27732 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30323 [6], Q = \P3.P1.InstQueue[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27731 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30323 [5], Q = \P3.P1.InstQueue[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27730 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30323 [4], Q = \P3.P1.InstQueue[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27729 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30323 [3], Q = \P3.P1.InstQueue[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27728 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30323 [2], Q = \P3.P1.InstQueue[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27727 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30323 [1], Q = \P3.P1.InstQueue[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27726 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30323 [0], Q = \P3.P1.InstQueue[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27725 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30199 [7], Q = \P3.P1.InstQueue[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27724 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30199 [6], Q = \P3.P1.InstQueue[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27723 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30199 [5], Q = \P3.P1.InstQueue[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27722 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30199 [4], Q = \P3.P1.InstQueue[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27721 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30199 [3], Q = \P3.P1.InstQueue[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27720 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30199 [2], Q = \P3.P1.InstQueue[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27719 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30199 [1], Q = \P3.P1.InstQueue[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27718 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30199 [0], Q = \P3.P1.InstQueue[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27717 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30075 [7], Q = \P3.P1.InstQueue[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$27716 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30075 [6], Q = \P3.P1.InstQueue[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$27715 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30075 [5], Q = \P3.P1.InstQueue[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$27714 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30075 [4], Q = \P3.P1.InstQueue[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$27713 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30075 [3], Q = \P3.P1.InstQueue[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$27712 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30075 [2], Q = \P3.P1.InstQueue[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$27711 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30075 [1], Q = \P3.P1.InstQueue[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$27710 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$30075 [0], Q = \P3.P1.InstQueue[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$27709 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [31], Q = \P3.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$27708 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [30], Q = \P3.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$27707 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [29], Q = \P3.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$27706 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [28], Q = \P3.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$27705 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [27], Q = \P3.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$27704 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [26], Q = \P3.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$27703 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [25], Q = \P3.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$27702 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [24], Q = \P3.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$27701 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [23], Q = \P3.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$27700 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [22], Q = \P3.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$27699 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [21], Q = \P3.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$27698 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [20], Q = \P3.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$27697 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [19], Q = \P3.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$27696 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [18], Q = \P3.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$27695 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [17], Q = \P3.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$27694 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [16], Q = \P3.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$27693 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [15], Q = \P3.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$27692 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [14], Q = \P3.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$27691 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [13], Q = \P3.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$27690 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [12], Q = \P3.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$27689 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [11], Q = \P3.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$27688 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [10], Q = \P3.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$27687 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [9], Q = \P3.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$27686 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [8], Q = \P3.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$27685 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [7], Q = \P3.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$27684 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [6], Q = \P3.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$27683 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [5], Q = \P3.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$27682 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [4], Q = \P3.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$27681 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [3], Q = \P3.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$27680 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [2], Q = \P3.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$27679 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [1], Q = \P3.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$27678 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33034 [0], Q = \P3.P1.InstAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$27677 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [31], Q = \P3.P1.PhyAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$27676 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [30], Q = \P3.P1.PhyAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$27675 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [29], Q = \P3.P1.PhyAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$27674 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [28], Q = \P3.P1.PhyAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$27673 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [27], Q = \P3.P1.PhyAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$27672 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [26], Q = \P3.P1.PhyAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$27671 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [25], Q = \P3.P1.PhyAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$27670 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [24], Q = \P3.P1.PhyAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$27669 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [23], Q = \P3.P1.PhyAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$27668 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [22], Q = \P3.P1.PhyAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$27667 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [21], Q = \P3.P1.PhyAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$27666 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [20], Q = \P3.P1.PhyAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$27665 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [19], Q = \P3.P1.PhyAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$27664 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [18], Q = \P3.P1.PhyAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$27663 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [17], Q = \P3.P1.PhyAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$27662 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [16], Q = \P3.P1.PhyAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$27661 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [15], Q = \P3.P1.PhyAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$27660 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [14], Q = \P3.P1.PhyAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$27659 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [13], Q = \P3.P1.PhyAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$27658 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [12], Q = \P3.P1.PhyAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$27657 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [11], Q = \P3.P1.PhyAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$27656 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [10], Q = \P3.P1.PhyAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$27655 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [9], Q = \P3.P1.PhyAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$27654 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [8], Q = \P3.P1.PhyAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$27653 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [7], Q = \P3.P1.PhyAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$27652 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [6], Q = \P3.P1.PhyAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$27651 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [5], Q = \P3.P1.PhyAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$27650 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [4], Q = \P3.P1.PhyAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$27649 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [3], Q = \P3.P1.PhyAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$27648 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [2], Q = \P3.P1.PhyAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$27647 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [1], Q = \P3.P1.PhyAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$27646 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$33518 [0], Q = \P3.P1.PhyAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$27645 ($_DFF_PP0_) from module b17 (D = $auto$rtlil.cc:2464:Mux$2066, Q = \P3.P1.More).
Adding EN signal on $auto$ff.cc:262:slice$27644 ($_DFF_PP0_) from module b17 (D = $auto$rtlil.cc:2464:Mux$2052, Q = \P3.P1.Flush).
Adding EN signal on $auto$ff.cc:262:slice$27643 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [15], Q = \P3.P1.lWord [15]).
Adding EN signal on $auto$ff.cc:262:slice$27642 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [14], Q = \P3.P1.lWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$27641 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [13], Q = \P3.P1.lWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$27640 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [12], Q = \P3.P1.lWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$27639 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [11], Q = \P3.P1.lWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$27638 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [10], Q = \P3.P1.lWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$27637 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [9], Q = \P3.P1.lWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$27636 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [8], Q = \P3.P1.lWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$27635 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [7], Q = \P3.P1.lWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$27634 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [6], Q = \P3.P1.lWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$27633 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [5], Q = \P3.P1.lWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$27632 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [4], Q = \P3.P1.lWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$27631 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [3], Q = \P3.P1.lWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$27630 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [2], Q = \P3.P1.lWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$27629 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [1], Q = \P3.P1.lWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$27628 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28568 [0], Q = \P3.P1.lWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$27627 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [14], Q = \P3.P1.uWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$27626 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [13], Q = \P3.P1.uWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$27625 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [12], Q = \P3.P1.uWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$27624 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [11], Q = \P3.P1.uWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$27623 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [10], Q = \P3.P1.uWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$27622 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [9], Q = \P3.P1.uWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$27621 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [8], Q = \P3.P1.uWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$27620 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [7], Q = \P3.P1.uWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$27619 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [6], Q = \P3.P1.uWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$27618 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [5], Q = \P3.P1.uWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$27617 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [4], Q = \P3.P1.uWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$27616 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [3], Q = \P3.P1.uWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$27615 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [2], Q = \P3.P1.uWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$27614 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [1], Q = \P3.P1.uWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$27613 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28798 [0], Q = \P3.P1.uWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$27612 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31961, Q = \P3.CodeFetch).
Adding EN signal on $auto$ff.cc:262:slice$27611 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29954 [3], Q = \P3.P1.InstQueueWr_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$27610 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29954 [2], Q = \P3.P1.InstQueueWr_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$27609 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29954 [1], Q = \P3.P1.InstQueueWr_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$27608 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29954 [0], Q = \P3.P1.InstQueueWr_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$27607 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [31], Q = \P3.EAX [31]).
Adding EN signal on $auto$ff.cc:262:slice$27606 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [30], Q = \P3.EAX [30]).
Adding EN signal on $auto$ff.cc:262:slice$27605 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [29], Q = \P3.EAX [29]).
Adding EN signal on $auto$ff.cc:262:slice$27604 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [28], Q = \P3.EAX [28]).
Adding EN signal on $auto$ff.cc:262:slice$27603 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [27], Q = \P3.EAX [27]).
Adding EN signal on $auto$ff.cc:262:slice$27602 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [26], Q = \P3.EAX [26]).
Adding EN signal on $auto$ff.cc:262:slice$27601 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [25], Q = \P3.EAX [25]).
Adding EN signal on $auto$ff.cc:262:slice$27600 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [24], Q = \P3.EAX [24]).
Adding EN signal on $auto$ff.cc:262:slice$27599 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [23], Q = \P3.EAX [23]).
Adding EN signal on $auto$ff.cc:262:slice$27598 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [22], Q = \P3.EAX [22]).
Adding EN signal on $auto$ff.cc:262:slice$27597 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [21], Q = \P3.EAX [21]).
Adding EN signal on $auto$ff.cc:262:slice$27596 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [20], Q = \P3.EAX [20]).
Adding EN signal on $auto$ff.cc:262:slice$27595 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [19], Q = \P3.EAX [19]).
Adding EN signal on $auto$ff.cc:262:slice$27594 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [18], Q = \P3.EAX [18]).
Adding EN signal on $auto$ff.cc:262:slice$27593 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [17], Q = \P3.EAX [17]).
Adding EN signal on $auto$ff.cc:262:slice$27592 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [16], Q = \P3.EAX [16]).
Adding EN signal on $auto$ff.cc:262:slice$27591 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [15], Q = \P3.EAX [15]).
Adding EN signal on $auto$ff.cc:262:slice$27590 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [14], Q = \P3.EAX [14]).
Adding EN signal on $auto$ff.cc:262:slice$27589 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [13], Q = \P3.EAX [13]).
Adding EN signal on $auto$ff.cc:262:slice$27588 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [12], Q = \P3.EAX [12]).
Adding EN signal on $auto$ff.cc:262:slice$27587 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [11], Q = \P3.EAX [11]).
Adding EN signal on $auto$ff.cc:262:slice$27586 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [10], Q = \P3.EAX [10]).
Adding EN signal on $auto$ff.cc:262:slice$27585 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [9], Q = \P3.EAX [9]).
Adding EN signal on $auto$ff.cc:262:slice$27584 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [8], Q = \P3.EAX [8]).
Adding EN signal on $auto$ff.cc:262:slice$27583 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [7], Q = \P3.EAX [7]).
Adding EN signal on $auto$ff.cc:262:slice$27582 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [6], Q = \P3.EAX [6]).
Adding EN signal on $auto$ff.cc:262:slice$27581 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [5], Q = \P3.EAX [5]).
Adding EN signal on $auto$ff.cc:262:slice$27580 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [4], Q = \P3.EAX [4]).
Adding EN signal on $auto$ff.cc:262:slice$27579 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [3], Q = \P3.EAX [3]).
Adding EN signal on $auto$ff.cc:262:slice$27578 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [2], Q = \P3.EAX [2]).
Adding EN signal on $auto$ff.cc:262:slice$27577 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [1], Q = \P3.EAX [1]).
Adding EN signal on $auto$ff.cc:262:slice$27576 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29749 [0], Q = \P3.EAX [0]).
Adding EN signal on $auto$ff.cc:262:slice$27575 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [31], Q = \P3.EBX [31]).
Adding EN signal on $auto$ff.cc:262:slice$27574 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [30], Q = \P3.EBX [30]).
Adding EN signal on $auto$ff.cc:262:slice$27573 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [29], Q = \P3.EBX [29]).
Adding EN signal on $auto$ff.cc:262:slice$27572 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [28], Q = \P3.EBX [28]).
Adding EN signal on $auto$ff.cc:262:slice$27571 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [27], Q = \P3.EBX [27]).
Adding EN signal on $auto$ff.cc:262:slice$27570 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [26], Q = \P3.EBX [26]).
Adding EN signal on $auto$ff.cc:262:slice$27569 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [25], Q = \P3.EBX [25]).
Adding EN signal on $auto$ff.cc:262:slice$27568 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [24], Q = \P3.EBX [24]).
Adding EN signal on $auto$ff.cc:262:slice$27567 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [23], Q = \P3.EBX [23]).
Adding EN signal on $auto$ff.cc:262:slice$27566 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [22], Q = \P3.EBX [22]).
Adding EN signal on $auto$ff.cc:262:slice$27565 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [21], Q = \P3.EBX [21]).
Adding EN signal on $auto$ff.cc:262:slice$27564 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [20], Q = \P3.EBX [20]).
Adding EN signal on $auto$ff.cc:262:slice$27563 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [19], Q = \P3.EBX [19]).
Adding EN signal on $auto$ff.cc:262:slice$27562 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [18], Q = \P3.EBX [18]).
Adding EN signal on $auto$ff.cc:262:slice$27561 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [17], Q = \P3.EBX [17]).
Adding EN signal on $auto$ff.cc:262:slice$27560 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [16], Q = \P3.EBX [16]).
Adding EN signal on $auto$ff.cc:262:slice$27559 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [15], Q = \P3.EBX [15]).
Adding EN signal on $auto$ff.cc:262:slice$27558 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [14], Q = \P3.EBX [14]).
Adding EN signal on $auto$ff.cc:262:slice$27557 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [13], Q = \P3.EBX [13]).
Adding EN signal on $auto$ff.cc:262:slice$27556 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [12], Q = \P3.EBX [12]).
Adding EN signal on $auto$ff.cc:262:slice$27555 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [11], Q = \P3.EBX [11]).
Adding EN signal on $auto$ff.cc:262:slice$27554 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [10], Q = \P3.EBX [10]).
Adding EN signal on $auto$ff.cc:262:slice$27553 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [9], Q = \P3.EBX [9]).
Adding EN signal on $auto$ff.cc:262:slice$27552 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [8], Q = \P3.EBX [8]).
Adding EN signal on $auto$ff.cc:262:slice$27551 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [7], Q = \P3.EBX [7]).
Adding EN signal on $auto$ff.cc:262:slice$27550 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [6], Q = \P3.EBX [6]).
Adding EN signal on $auto$ff.cc:262:slice$27549 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [5], Q = \P3.EBX [5]).
Adding EN signal on $auto$ff.cc:262:slice$27548 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [4], Q = \P3.EBX [4]).
Adding EN signal on $auto$ff.cc:262:slice$27547 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [3], Q = \P3.EBX [3]).
Adding EN signal on $auto$ff.cc:262:slice$27546 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [2], Q = \P3.EBX [2]).
Adding EN signal on $auto$ff.cc:262:slice$27545 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [1], Q = \P3.EBX [1]).
Adding EN signal on $auto$ff.cc:262:slice$27544 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29265 [0], Q = \P3.EBX [0]).
Adding EN signal on $auto$ff.cc:262:slice$27543 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [32], Q = \P3.rEIP [31]).
Adding EN signal on $auto$ff.cc:262:slice$27542 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [30], Q = \P3.rEIP [30]).
Adding EN signal on $auto$ff.cc:262:slice$27541 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [29], Q = \P3.rEIP [29]).
Adding EN signal on $auto$ff.cc:262:slice$27540 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [28], Q = \P3.rEIP [28]).
Adding EN signal on $auto$ff.cc:262:slice$27539 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [27], Q = \P3.rEIP [27]).
Adding EN signal on $auto$ff.cc:262:slice$27538 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [26], Q = \P3.rEIP [26]).
Adding EN signal on $auto$ff.cc:262:slice$27537 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [25], Q = \P3.rEIP [25]).
Adding EN signal on $auto$ff.cc:262:slice$27536 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [24], Q = \P3.rEIP [24]).
Adding EN signal on $auto$ff.cc:262:slice$27535 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [23], Q = \P3.rEIP [23]).
Adding EN signal on $auto$ff.cc:262:slice$27534 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [22], Q = \P3.rEIP [22]).
Adding EN signal on $auto$ff.cc:262:slice$27533 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [21], Q = \P3.rEIP [21]).
Adding EN signal on $auto$ff.cc:262:slice$27532 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [20], Q = \P3.rEIP [20]).
Adding EN signal on $auto$ff.cc:262:slice$27531 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [19], Q = \P3.rEIP [19]).
Adding EN signal on $auto$ff.cc:262:slice$27530 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [18], Q = \P3.rEIP [18]).
Adding EN signal on $auto$ff.cc:262:slice$27529 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [17], Q = \P3.rEIP [17]).
Adding EN signal on $auto$ff.cc:262:slice$27528 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [16], Q = \P3.rEIP [16]).
Adding EN signal on $auto$ff.cc:262:slice$27527 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [15], Q = \P3.rEIP [15]).
Adding EN signal on $auto$ff.cc:262:slice$27526 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [14], Q = \P3.rEIP [14]).
Adding EN signal on $auto$ff.cc:262:slice$27525 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [13], Q = \P3.rEIP [13]).
Adding EN signal on $auto$ff.cc:262:slice$27524 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [12], Q = \P3.rEIP [12]).
Adding EN signal on $auto$ff.cc:262:slice$27523 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [11], Q = \P3.rEIP [11]).
Adding EN signal on $auto$ff.cc:262:slice$27522 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [10], Q = \P3.rEIP [10]).
Adding EN signal on $auto$ff.cc:262:slice$27521 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [9], Q = \P3.rEIP [9]).
Adding EN signal on $auto$ff.cc:262:slice$27520 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [8], Q = \P3.rEIP [8]).
Adding EN signal on $auto$ff.cc:262:slice$27519 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [7], Q = \P3.rEIP [7]).
Adding EN signal on $auto$ff.cc:262:slice$27518 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [6], Q = \P3.rEIP [6]).
Adding EN signal on $auto$ff.cc:262:slice$27517 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [5], Q = \P3.rEIP [5]).
Adding EN signal on $auto$ff.cc:262:slice$27516 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [4], Q = \P3.rEIP [4]).
Adding EN signal on $auto$ff.cc:262:slice$27515 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [3], Q = \P3.rEIP [3]).
Adding EN signal on $auto$ff.cc:262:slice$27514 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [2], Q = \P3.rEIP [2]).
Adding EN signal on $auto$ff.cc:262:slice$27513 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [1], Q = \P3.rEIP [1]).
Adding EN signal on $auto$ff.cc:262:slice$27512 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32485 [0], Q = \P3.rEIP [0]).
Adding EN signal on $auto$ff.cc:262:slice$27511 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32018, Q = \P3.ReadRequest).
Adding EN signal on $auto$ff.cc:262:slice$27510 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31999, Q = \P3.MemoryFetch).
Adding EN signal on $auto$ff.cc:262:slice$27509 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$31980, Q = \P3.RequestPending).
Adding EN signal on $auto$ff.cc:262:slice$27027 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15532 [1], Q = \P1.DataWidth [1]).
Adding EN signal on $auto$ff.cc:262:slice$27026 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15532 [0], Q = \P1.DataWidth [0]).
Adding EN signal on $auto$ff.cc:262:slice$26250 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [29], Q = \P2.Address [29]).
Adding EN signal on $auto$ff.cc:262:slice$26249 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [28], Q = \P2.Address [28]).
Adding EN signal on $auto$ff.cc:262:slice$26248 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [27], Q = \P2.Address [27]).
Adding EN signal on $auto$ff.cc:262:slice$26247 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [26], Q = \P2.Address [26]).
Adding EN signal on $auto$ff.cc:262:slice$26246 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [25], Q = \P2.Address [25]).
Adding EN signal on $auto$ff.cc:262:slice$26245 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [24], Q = \P2.Address [24]).
Adding EN signal on $auto$ff.cc:262:slice$26244 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [23], Q = \P2.Address [23]).
Adding EN signal on $auto$ff.cc:262:slice$26243 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [22], Q = \P2.Address [22]).
Adding EN signal on $auto$ff.cc:262:slice$26242 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [21], Q = \P2.Address [21]).
Adding EN signal on $auto$ff.cc:262:slice$26241 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [20], Q = \P2.Address [20]).
Adding EN signal on $auto$ff.cc:262:slice$26240 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [19], Q = \P2.Address [19]).
Adding EN signal on $auto$ff.cc:262:slice$26239 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [18], Q = \P2.Address [18]).
Adding EN signal on $auto$ff.cc:262:slice$26238 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [17], Q = \P2.Address [17]).
Adding EN signal on $auto$ff.cc:262:slice$26237 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [16], Q = \P2.Address [16]).
Adding EN signal on $auto$ff.cc:262:slice$26236 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [15], Q = \P2.Address [15]).
Adding EN signal on $auto$ff.cc:262:slice$26235 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [14], Q = \P2.Address [14]).
Adding EN signal on $auto$ff.cc:262:slice$26234 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [13], Q = \P2.Address [13]).
Adding EN signal on $auto$ff.cc:262:slice$26233 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [12], Q = \P2.Address [12]).
Adding EN signal on $auto$ff.cc:262:slice$26232 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [11], Q = \P2.Address [11]).
Adding EN signal on $auto$ff.cc:262:slice$26231 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [10], Q = \P2.Address [10]).
Adding EN signal on $auto$ff.cc:262:slice$26230 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [9], Q = \P2.Address [9]).
Adding EN signal on $auto$ff.cc:262:slice$26229 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [8], Q = \P2.Address [8]).
Adding EN signal on $auto$ff.cc:262:slice$26228 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [7], Q = \P2.Address [7]).
Adding EN signal on $auto$ff.cc:262:slice$26227 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [6], Q = \P2.Address [6]).
Adding EN signal on $auto$ff.cc:262:slice$26226 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [5], Q = \P2.Address [5]).
Adding EN signal on $auto$ff.cc:262:slice$26225 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [4], Q = \P2.Address [4]).
Adding EN signal on $auto$ff.cc:262:slice$26224 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [3], Q = \P2.Address [3]).
Adding EN signal on $auto$ff.cc:262:slice$26223 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [2], Q = \P2.Address [2]).
Adding EN signal on $auto$ff.cc:262:slice$26222 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [1], Q = \P2.Address [1]).
Adding EN signal on $auto$ff.cc:262:slice$26221 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26488 [0], Q = \P2.Address [0]).
Adding EN signal on $auto$ff.cc:262:slice$26219 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26837, Q = \P2.D_C_n).
Adding EN signal on $auto$ff.cc:262:slice$26217 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26827, Q = \P2.ADS_n).
Adding EN signal on $auto$ff.cc:262:slice$26216 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26815 [2], Q = \P2.State [2]).
Adding EN signal on $auto$ff.cc:262:slice$26215 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26815 [1], Q = \P2.State [1]).
Adding EN signal on $auto$ff.cc:262:slice$26214 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26815 [0], Q = \P2.State [0]).
Adding EN signal on $auto$ff.cc:262:slice$26213 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26761, Q = \P2.StateBS16).
Adding EN signal on $auto$ff.cc:262:slice$26212 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37617 [1], Q = \P3.DataWidth [1]).
Adding EN signal on $auto$ff.cc:262:slice$26211 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$37617 [0], Q = \P3.DataWidth [0]).
Adding EN signal on $auto$ff.cc:262:slice$17257 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21994 [3], Q = \P2.P1.State2 [3]).
Adding EN signal on $auto$ff.cc:262:slice$17256 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21994 [2], Q = \P2.P1.State2 [2]).
Adding EN signal on $auto$ff.cc:262:slice$17255 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21994 [1], Q = \P2.P1.State2 [1]).
Adding EN signal on $auto$ff.cc:262:slice$17254 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21994 [0], Q = \P2.P1.State2 [0]).
Adding EN signal on $auto$ff.cc:262:slice$17253 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21351 [7], Q = \P2.P1.InstQueue[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17252 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21351 [6], Q = \P2.P1.InstQueue[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17251 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21351 [5], Q = \P2.P1.InstQueue[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17250 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21351 [4], Q = \P2.P1.InstQueue[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17249 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21351 [3], Q = \P2.P1.InstQueue[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17248 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21351 [2], Q = \P2.P1.InstQueue[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17247 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21351 [1], Q = \P2.P1.InstQueue[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17246 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21351 [0], Q = \P2.P1.InstQueue[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17245 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21227 [7], Q = \P2.P1.InstQueue[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17244 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21227 [6], Q = \P2.P1.InstQueue[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17243 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21227 [5], Q = \P2.P1.InstQueue[14] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17242 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21227 [4], Q = \P2.P1.InstQueue[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17241 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21227 [3], Q = \P2.P1.InstQueue[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17240 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21227 [2], Q = \P2.P1.InstQueue[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17239 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21227 [1], Q = \P2.P1.InstQueue[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17238 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21227 [0], Q = \P2.P1.InstQueue[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17237 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21103 [7], Q = \P2.P1.InstQueue[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17236 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21103 [6], Q = \P2.P1.InstQueue[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17235 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21103 [5], Q = \P2.P1.InstQueue[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17234 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21103 [4], Q = \P2.P1.InstQueue[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17233 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21103 [3], Q = \P2.P1.InstQueue[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17232 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21103 [2], Q = \P2.P1.InstQueue[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17231 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21103 [1], Q = \P2.P1.InstQueue[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17230 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21103 [0], Q = \P2.P1.InstQueue[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17229 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20979 [7], Q = \P2.P1.InstQueue[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17228 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20979 [6], Q = \P2.P1.InstQueue[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17227 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20979 [5], Q = \P2.P1.InstQueue[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17226 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20979 [4], Q = \P2.P1.InstQueue[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17225 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20979 [3], Q = \P2.P1.InstQueue[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17224 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20979 [2], Q = \P2.P1.InstQueue[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17223 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20979 [1], Q = \P2.P1.InstQueue[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17222 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20979 [0], Q = \P2.P1.InstQueue[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17221 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20855 [7], Q = \P2.P1.InstQueue[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17220 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20855 [6], Q = \P2.P1.InstQueue[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17219 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20855 [5], Q = \P2.P1.InstQueue[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17218 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20855 [4], Q = \P2.P1.InstQueue[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17217 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20855 [3], Q = \P2.P1.InstQueue[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17216 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20855 [2], Q = \P2.P1.InstQueue[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17215 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20855 [1], Q = \P2.P1.InstQueue[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17214 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20855 [0], Q = \P2.P1.InstQueue[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17213 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20731 [7], Q = \P2.P1.InstQueue[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17212 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20731 [6], Q = \P2.P1.InstQueue[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17211 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20731 [5], Q = \P2.P1.InstQueue[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17210 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20731 [4], Q = \P2.P1.InstQueue[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17209 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20731 [3], Q = \P2.P1.InstQueue[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17208 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20731 [2], Q = \P2.P1.InstQueue[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17207 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20731 [1], Q = \P2.P1.InstQueue[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17206 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20731 [0], Q = \P2.P1.InstQueue[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17205 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20607 [7], Q = \P2.P1.InstQueue[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17204 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20607 [6], Q = \P2.P1.InstQueue[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17203 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20607 [5], Q = \P2.P1.InstQueue[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17202 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20607 [4], Q = \P2.P1.InstQueue[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17201 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20607 [3], Q = \P2.P1.InstQueue[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17200 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20607 [2], Q = \P2.P1.InstQueue[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17199 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20607 [1], Q = \P2.P1.InstQueue[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17198 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20607 [0], Q = \P2.P1.InstQueue[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17197 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20483 [7], Q = \P2.P1.InstQueue[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17196 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20483 [6], Q = \P2.P1.InstQueue[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17195 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20483 [5], Q = \P2.P1.InstQueue[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17194 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20483 [4], Q = \P2.P1.InstQueue[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17193 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20483 [3], Q = \P2.P1.InstQueue[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17192 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20483 [2], Q = \P2.P1.InstQueue[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17191 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20483 [1], Q = \P2.P1.InstQueue[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17190 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20483 [0], Q = \P2.P1.InstQueue[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17189 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20359 [7], Q = \P2.P1.InstQueue[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17188 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20359 [6], Q = \P2.P1.InstQueue[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17187 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20359 [5], Q = \P2.P1.InstQueue[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17186 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20359 [4], Q = \P2.P1.InstQueue[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17185 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20359 [3], Q = \P2.P1.InstQueue[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17184 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20359 [2], Q = \P2.P1.InstQueue[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17183 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20359 [1], Q = \P2.P1.InstQueue[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17182 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20359 [0], Q = \P2.P1.InstQueue[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17181 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20235 [7], Q = \P2.P1.InstQueue[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17180 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20235 [6], Q = \P2.P1.InstQueue[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17179 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20235 [5], Q = \P2.P1.InstQueue[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17178 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20235 [4], Q = \P2.P1.InstQueue[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17177 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20235 [3], Q = \P2.P1.InstQueue[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17176 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20235 [2], Q = \P2.P1.InstQueue[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17175 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20235 [1], Q = \P2.P1.InstQueue[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17174 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20235 [0], Q = \P2.P1.InstQueue[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17173 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20111 [7], Q = \P2.P1.InstQueue[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17172 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20111 [6], Q = \P2.P1.InstQueue[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17171 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20111 [5], Q = \P2.P1.InstQueue[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17170 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20111 [4], Q = \P2.P1.InstQueue[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17169 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20111 [3], Q = \P2.P1.InstQueue[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17168 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20111 [2], Q = \P2.P1.InstQueue[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17167 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20111 [1], Q = \P2.P1.InstQueue[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17166 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$20111 [0], Q = \P2.P1.InstQueue[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17165 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19987 [7], Q = \P2.P1.InstQueue[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17164 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19987 [6], Q = \P2.P1.InstQueue[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17163 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19987 [5], Q = \P2.P1.InstQueue[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17162 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19987 [4], Q = \P2.P1.InstQueue[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17161 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19987 [3], Q = \P2.P1.InstQueue[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17160 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19987 [2], Q = \P2.P1.InstQueue[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17159 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19987 [1], Q = \P2.P1.InstQueue[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17158 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19987 [0], Q = \P2.P1.InstQueue[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17157 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19863 [7], Q = \P2.P1.InstQueue[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17156 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19863 [6], Q = \P2.P1.InstQueue[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17155 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19863 [5], Q = \P2.P1.InstQueue[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17154 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19863 [4], Q = \P2.P1.InstQueue[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17153 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19863 [3], Q = \P2.P1.InstQueue[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17152 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19863 [2], Q = \P2.P1.InstQueue[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17151 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19863 [1], Q = \P2.P1.InstQueue[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17150 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19863 [0], Q = \P2.P1.InstQueue[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17149 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19739 [7], Q = \P2.P1.InstQueue[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17148 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19739 [6], Q = \P2.P1.InstQueue[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17147 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19739 [5], Q = \P2.P1.InstQueue[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17146 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19739 [4], Q = \P2.P1.InstQueue[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17145 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19739 [3], Q = \P2.P1.InstQueue[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17144 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19739 [2], Q = \P2.P1.InstQueue[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17143 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19739 [1], Q = \P2.P1.InstQueue[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17142 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19739 [0], Q = \P2.P1.InstQueue[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17141 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19615 [7], Q = \P2.P1.InstQueue[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17140 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19615 [6], Q = \P2.P1.InstQueue[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17139 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19615 [5], Q = \P2.P1.InstQueue[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17138 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19615 [4], Q = \P2.P1.InstQueue[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17137 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19615 [3], Q = \P2.P1.InstQueue[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17136 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19615 [2], Q = \P2.P1.InstQueue[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17135 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19615 [1], Q = \P2.P1.InstQueue[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17134 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19615 [0], Q = \P2.P1.InstQueue[1] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17133 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19491 [7], Q = \P2.P1.InstQueue[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$17132 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19491 [6], Q = \P2.P1.InstQueue[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$17131 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19491 [5], Q = \P2.P1.InstQueue[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$17130 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19491 [4], Q = \P2.P1.InstQueue[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$17129 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19491 [3], Q = \P2.P1.InstQueue[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$17128 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19491 [2], Q = \P2.P1.InstQueue[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$17127 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19491 [1], Q = \P2.P1.InstQueue[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$17126 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19491 [0], Q = \P2.P1.InstQueue[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$17125 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29875 [3], Q = \P3.P1.InstQueueRd_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$17124 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29875 [2], Q = \P3.P1.InstQueueRd_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$17123 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29875 [1], Q = \P3.P1.InstQueueRd_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$17122 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$29875 [0], Q = \P3.P1.InstQueueRd_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$17121 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [30], Q = \P3.Datao [30]).
Adding EN signal on $auto$ff.cc:262:slice$17120 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [29], Q = \P3.Datao [29]).
Adding EN signal on $auto$ff.cc:262:slice$17119 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [28], Q = \P3.Datao [28]).
Adding EN signal on $auto$ff.cc:262:slice$17118 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [27], Q = \P3.Datao [27]).
Adding EN signal on $auto$ff.cc:262:slice$17117 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [26], Q = \P3.Datao [26]).
Adding EN signal on $auto$ff.cc:262:slice$17116 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [25], Q = \P3.Datao [25]).
Adding EN signal on $auto$ff.cc:262:slice$17115 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [24], Q = \P3.Datao [24]).
Adding EN signal on $auto$ff.cc:262:slice$17114 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [23], Q = \P3.Datao [23]).
Adding EN signal on $auto$ff.cc:262:slice$17113 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [22], Q = \P3.Datao [22]).
Adding EN signal on $auto$ff.cc:262:slice$17112 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [21], Q = \P3.Datao [21]).
Adding EN signal on $auto$ff.cc:262:slice$17111 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [20], Q = \P3.Datao [20]).
Adding EN signal on $auto$ff.cc:262:slice$17110 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [19], Q = \P3.Datao [19]).
Adding EN signal on $auto$ff.cc:262:slice$17109 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [18], Q = \P3.Datao [18]).
Adding EN signal on $auto$ff.cc:262:slice$17108 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [17], Q = \P3.Datao [17]).
Adding EN signal on $auto$ff.cc:262:slice$17107 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [16], Q = \P3.Datao [16]).
Adding EN signal on $auto$ff.cc:262:slice$17106 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [15], Q = \P3.Datao [15]).
Adding EN signal on $auto$ff.cc:262:slice$17105 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [14], Q = \P3.Datao [14]).
Adding EN signal on $auto$ff.cc:262:slice$17104 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [13], Q = \P3.Datao [13]).
Adding EN signal on $auto$ff.cc:262:slice$17103 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [12], Q = \P3.Datao [12]).
Adding EN signal on $auto$ff.cc:262:slice$17102 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [11], Q = \P3.Datao [11]).
Adding EN signal on $auto$ff.cc:262:slice$17101 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [10], Q = \P3.Datao [10]).
Adding EN signal on $auto$ff.cc:262:slice$17100 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [9], Q = \P3.Datao [9]).
Adding EN signal on $auto$ff.cc:262:slice$17099 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [8], Q = \P3.Datao [8]).
Adding EN signal on $auto$ff.cc:262:slice$17098 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [7], Q = \P3.Datao [7]).
Adding EN signal on $auto$ff.cc:262:slice$17097 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [6], Q = \P3.Datao [6]).
Adding EN signal on $auto$ff.cc:262:slice$17096 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [5], Q = \P3.Datao [5]).
Adding EN signal on $auto$ff.cc:262:slice$17095 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [4], Q = \P3.Datao [4]).
Adding EN signal on $auto$ff.cc:262:slice$17094 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [3], Q = \P3.Datao [3]).
Adding EN signal on $auto$ff.cc:262:slice$17093 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [2], Q = \P3.Datao [2]).
Adding EN signal on $auto$ff.cc:262:slice$17092 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [1], Q = \P3.Datao [1]).
Adding EN signal on $auto$ff.cc:262:slice$17091 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$28307 [0], Q = \P3.Datao [0]).
Adding EN signal on $auto$ff.cc:262:slice$17090 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [31], Q = \P2.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$17089 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [30], Q = \P2.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$17088 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [29], Q = \P2.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$17087 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [28], Q = \P2.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$17086 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [27], Q = \P2.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$17085 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [26], Q = \P2.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$17084 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [25], Q = \P2.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$17083 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [24], Q = \P2.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$17082 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [23], Q = \P2.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$17081 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [22], Q = \P2.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$17080 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [21], Q = \P2.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$17079 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [20], Q = \P2.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$17078 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [19], Q = \P2.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$17077 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [18], Q = \P2.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$17076 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [17], Q = \P2.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$17075 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [16], Q = \P2.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$17074 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [15], Q = \P2.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$17073 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [14], Q = \P2.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$17072 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [13], Q = \P2.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$17071 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [12], Q = \P2.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$17070 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [11], Q = \P2.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$17069 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [10], Q = \P2.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$17068 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [9], Q = \P2.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$17067 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [8], Q = \P2.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$17066 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [7], Q = \P2.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$17065 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [6], Q = \P2.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$17064 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [5], Q = \P2.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$17063 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [4], Q = \P2.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$17062 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [3], Q = \P2.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$17061 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [2], Q = \P2.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$17060 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [1], Q = \P2.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$17059 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22450 [0], Q = \P2.P1.InstAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$17058 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [31], Q = \P2.P1.PhyAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$17057 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [30], Q = \P2.P1.PhyAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$17056 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [29], Q = \P2.P1.PhyAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$17055 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [28], Q = \P2.P1.PhyAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$17054 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [27], Q = \P2.P1.PhyAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$17053 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [26], Q = \P2.P1.PhyAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$17052 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [25], Q = \P2.P1.PhyAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$17051 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [24], Q = \P2.P1.PhyAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$17050 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [23], Q = \P2.P1.PhyAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$17049 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [22], Q = \P2.P1.PhyAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$17048 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [21], Q = \P2.P1.PhyAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$17047 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [20], Q = \P2.P1.PhyAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$17046 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [19], Q = \P2.P1.PhyAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$17045 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [18], Q = \P2.P1.PhyAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$17044 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [17], Q = \P2.P1.PhyAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$17043 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [16], Q = \P2.P1.PhyAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$17042 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [15], Q = \P2.P1.PhyAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$17041 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [14], Q = \P2.P1.PhyAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$17040 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [13], Q = \P2.P1.PhyAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$17039 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [12], Q = \P2.P1.PhyAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$17038 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [11], Q = \P2.P1.PhyAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$17037 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [10], Q = \P2.P1.PhyAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$17036 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [9], Q = \P2.P1.PhyAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$17035 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [8], Q = \P2.P1.PhyAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$17034 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [7], Q = \P2.P1.PhyAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$17033 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [6], Q = \P2.P1.PhyAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$17032 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [5], Q = \P2.P1.PhyAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$17031 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [4], Q = \P2.P1.PhyAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$17030 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [3], Q = \P2.P1.PhyAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$17029 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [2], Q = \P2.P1.PhyAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$17028 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [1], Q = \P2.P1.PhyAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$17027 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22934 [0], Q = \P2.P1.PhyAddrPointer [0]).
Adding EN signal on $auto$ff.cc:262:slice$17026 ($_DFF_PP0_) from module b17 (D = $auto$rtlil.cc:2464:Mux$1832, Q = \P2.P1.More).
Adding EN signal on $auto$ff.cc:262:slice$17025 ($_DFF_PP0_) from module b17 (D = $auto$rtlil.cc:2464:Mux$1818, Q = \P2.P1.Flush).
Adding EN signal on $auto$ff.cc:262:slice$17024 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [15], Q = \P2.P1.lWord [15]).
Adding EN signal on $auto$ff.cc:262:slice$17023 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [14], Q = \P2.P1.lWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$17022 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [13], Q = \P2.P1.lWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$17021 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [12], Q = \P2.P1.lWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$17020 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [11], Q = \P2.P1.lWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$17019 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [10], Q = \P2.P1.lWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$17018 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [9], Q = \P2.P1.lWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$17017 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [8], Q = \P2.P1.lWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$17016 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [7], Q = \P2.P1.lWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$17015 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [6], Q = \P2.P1.lWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$17014 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [5], Q = \P2.P1.lWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$17013 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [4], Q = \P2.P1.lWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$17012 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [3], Q = \P2.P1.lWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$17011 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [2], Q = \P2.P1.lWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$17010 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [1], Q = \P2.P1.lWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$17009 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$17984 [0], Q = \P2.P1.lWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$17008 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [14], Q = \P2.P1.uWord [14]).
Adding EN signal on $auto$ff.cc:262:slice$17007 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [13], Q = \P2.P1.uWord [13]).
Adding EN signal on $auto$ff.cc:262:slice$17006 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [12], Q = \P2.P1.uWord [12]).
Adding EN signal on $auto$ff.cc:262:slice$17005 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [11], Q = \P2.P1.uWord [11]).
Adding EN signal on $auto$ff.cc:262:slice$17004 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [10], Q = \P2.P1.uWord [10]).
Adding EN signal on $auto$ff.cc:262:slice$17003 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [9], Q = \P2.P1.uWord [9]).
Adding EN signal on $auto$ff.cc:262:slice$17002 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [8], Q = \P2.P1.uWord [8]).
Adding EN signal on $auto$ff.cc:262:slice$17001 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [7], Q = \P2.P1.uWord [7]).
Adding EN signal on $auto$ff.cc:262:slice$17000 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [6], Q = \P2.P1.uWord [6]).
Adding EN signal on $auto$ff.cc:262:slice$16999 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [5], Q = \P2.P1.uWord [5]).
Adding EN signal on $auto$ff.cc:262:slice$16998 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [4], Q = \P2.P1.uWord [4]).
Adding EN signal on $auto$ff.cc:262:slice$16997 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [3], Q = \P2.P1.uWord [3]).
Adding EN signal on $auto$ff.cc:262:slice$16996 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [2], Q = \P2.P1.uWord [2]).
Adding EN signal on $auto$ff.cc:262:slice$16995 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [1], Q = \P2.P1.uWord [1]).
Adding EN signal on $auto$ff.cc:262:slice$16994 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18214 [0], Q = \P2.P1.uWord [0]).
Adding EN signal on $auto$ff.cc:262:slice$16993 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21377, Q = \P2.CodeFetch).
Adding EN signal on $auto$ff.cc:262:slice$16992 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19370 [3], Q = \P2.P1.InstQueueWr_Addr [3]).
Adding EN signal on $auto$ff.cc:262:slice$16991 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19370 [2], Q = \P2.P1.InstQueueWr_Addr [2]).
Adding EN signal on $auto$ff.cc:262:slice$16990 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19370 [1], Q = \P2.P1.InstQueueWr_Addr [1]).
Adding EN signal on $auto$ff.cc:262:slice$16989 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19370 [0], Q = \P2.P1.InstQueueWr_Addr [0]).
Adding EN signal on $auto$ff.cc:262:slice$16988 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [31], Q = \P2.EAX [31]).
Adding EN signal on $auto$ff.cc:262:slice$16987 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [30], Q = \P2.EAX [30]).
Adding EN signal on $auto$ff.cc:262:slice$16986 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [29], Q = \P2.EAX [29]).
Adding EN signal on $auto$ff.cc:262:slice$16985 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [28], Q = \P2.EAX [28]).
Adding EN signal on $auto$ff.cc:262:slice$16984 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [27], Q = \P2.EAX [27]).
Adding EN signal on $auto$ff.cc:262:slice$16983 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [26], Q = \P2.EAX [26]).
Adding EN signal on $auto$ff.cc:262:slice$16982 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [25], Q = \P2.EAX [25]).
Adding EN signal on $auto$ff.cc:262:slice$16981 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [24], Q = \P2.EAX [24]).
Adding EN signal on $auto$ff.cc:262:slice$16980 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [23], Q = \P2.EAX [23]).
Adding EN signal on $auto$ff.cc:262:slice$16979 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [22], Q = \P2.EAX [22]).
Adding EN signal on $auto$ff.cc:262:slice$16978 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [21], Q = \P2.EAX [21]).
Adding EN signal on $auto$ff.cc:262:slice$16977 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [20], Q = \P2.EAX [20]).
Adding EN signal on $auto$ff.cc:262:slice$16976 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [19], Q = \P2.EAX [19]).
Adding EN signal on $auto$ff.cc:262:slice$16975 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [18], Q = \P2.EAX [18]).
Adding EN signal on $auto$ff.cc:262:slice$16974 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [17], Q = \P2.EAX [17]).
Adding EN signal on $auto$ff.cc:262:slice$16973 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [16], Q = \P2.EAX [16]).
Adding EN signal on $auto$ff.cc:262:slice$16972 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [15], Q = \P2.EAX [15]).
Adding EN signal on $auto$ff.cc:262:slice$16971 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [14], Q = \P2.EAX [14]).
Adding EN signal on $auto$ff.cc:262:slice$16970 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [13], Q = \P2.EAX [13]).
Adding EN signal on $auto$ff.cc:262:slice$16969 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [12], Q = \P2.EAX [12]).
Adding EN signal on $auto$ff.cc:262:slice$16968 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [11], Q = \P2.EAX [11]).
Adding EN signal on $auto$ff.cc:262:slice$16967 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [10], Q = \P2.EAX [10]).
Adding EN signal on $auto$ff.cc:262:slice$16966 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [9], Q = \P2.EAX [9]).
Adding EN signal on $auto$ff.cc:262:slice$16965 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [8], Q = \P2.EAX [8]).
Adding EN signal on $auto$ff.cc:262:slice$16964 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [7], Q = \P2.EAX [7]).
Adding EN signal on $auto$ff.cc:262:slice$16963 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [6], Q = \P2.EAX [6]).
Adding EN signal on $auto$ff.cc:262:slice$16962 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [5], Q = \P2.EAX [5]).
Adding EN signal on $auto$ff.cc:262:slice$16961 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [4], Q = \P2.EAX [4]).
Adding EN signal on $auto$ff.cc:262:slice$16960 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [3], Q = \P2.EAX [3]).
Adding EN signal on $auto$ff.cc:262:slice$16959 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [2], Q = \P2.EAX [2]).
Adding EN signal on $auto$ff.cc:262:slice$16958 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [1], Q = \P2.EAX [1]).
Adding EN signal on $auto$ff.cc:262:slice$16957 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$19165 [0], Q = \P2.EAX [0]).
Adding EN signal on $auto$ff.cc:262:slice$16956 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [31], Q = \P2.EBX [31]).
Adding EN signal on $auto$ff.cc:262:slice$16955 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [30], Q = \P2.EBX [30]).
Adding EN signal on $auto$ff.cc:262:slice$16954 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [29], Q = \P2.EBX [29]).
Adding EN signal on $auto$ff.cc:262:slice$16953 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [28], Q = \P2.EBX [28]).
Adding EN signal on $auto$ff.cc:262:slice$16952 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [27], Q = \P2.EBX [27]).
Adding EN signal on $auto$ff.cc:262:slice$16951 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [26], Q = \P2.EBX [26]).
Adding EN signal on $auto$ff.cc:262:slice$16950 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [25], Q = \P2.EBX [25]).
Adding EN signal on $auto$ff.cc:262:slice$16949 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [24], Q = \P2.EBX [24]).
Adding EN signal on $auto$ff.cc:262:slice$16948 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [23], Q = \P2.EBX [23]).
Adding EN signal on $auto$ff.cc:262:slice$16947 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [22], Q = \P2.EBX [22]).
Adding EN signal on $auto$ff.cc:262:slice$16946 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [21], Q = \P2.EBX [21]).
Adding EN signal on $auto$ff.cc:262:slice$16945 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [20], Q = \P2.EBX [20]).
Adding EN signal on $auto$ff.cc:262:slice$16944 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [19], Q = \P2.EBX [19]).
Adding EN signal on $auto$ff.cc:262:slice$16943 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [18], Q = \P2.EBX [18]).
Adding EN signal on $auto$ff.cc:262:slice$16942 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [17], Q = \P2.EBX [17]).
Adding EN signal on $auto$ff.cc:262:slice$16941 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [16], Q = \P2.EBX [16]).
Adding EN signal on $auto$ff.cc:262:slice$16940 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [15], Q = \P2.EBX [15]).
Adding EN signal on $auto$ff.cc:262:slice$16939 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [14], Q = \P2.EBX [14]).
Adding EN signal on $auto$ff.cc:262:slice$16938 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [13], Q = \P2.EBX [13]).
Adding EN signal on $auto$ff.cc:262:slice$16937 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [12], Q = \P2.EBX [12]).
Adding EN signal on $auto$ff.cc:262:slice$16936 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [11], Q = \P2.EBX [11]).
Adding EN signal on $auto$ff.cc:262:slice$16935 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [10], Q = \P2.EBX [10]).
Adding EN signal on $auto$ff.cc:262:slice$16934 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [9], Q = \P2.EBX [9]).
Adding EN signal on $auto$ff.cc:262:slice$16933 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [8], Q = \P2.EBX [8]).
Adding EN signal on $auto$ff.cc:262:slice$16932 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [7], Q = \P2.EBX [7]).
Adding EN signal on $auto$ff.cc:262:slice$16931 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [6], Q = \P2.EBX [6]).
Adding EN signal on $auto$ff.cc:262:slice$16930 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [5], Q = \P2.EBX [5]).
Adding EN signal on $auto$ff.cc:262:slice$16929 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [4], Q = \P2.EBX [4]).
Adding EN signal on $auto$ff.cc:262:slice$16928 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [3], Q = \P2.EBX [3]).
Adding EN signal on $auto$ff.cc:262:slice$16927 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [2], Q = \P2.EBX [2]).
Adding EN signal on $auto$ff.cc:262:slice$16926 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [1], Q = \P2.EBX [1]).
Adding EN signal on $auto$ff.cc:262:slice$16925 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$18681 [0], Q = \P2.EBX [0]).
Adding EN signal on $auto$ff.cc:262:slice$16924 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [32], Q = \P2.rEIP [31]).
Adding EN signal on $auto$ff.cc:262:slice$16923 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [30], Q = \P2.rEIP [30]).
Adding EN signal on $auto$ff.cc:262:slice$16922 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [29], Q = \P2.rEIP [29]).
Adding EN signal on $auto$ff.cc:262:slice$16921 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [28], Q = \P2.rEIP [28]).
Adding EN signal on $auto$ff.cc:262:slice$16920 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [27], Q = \P2.rEIP [27]).
Adding EN signal on $auto$ff.cc:262:slice$16919 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [26], Q = \P2.rEIP [26]).
Adding EN signal on $auto$ff.cc:262:slice$16918 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [25], Q = \P2.rEIP [25]).
Adding EN signal on $auto$ff.cc:262:slice$16917 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [24], Q = \P2.rEIP [24]).
Adding EN signal on $auto$ff.cc:262:slice$16916 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [23], Q = \P2.rEIP [23]).
Adding EN signal on $auto$ff.cc:262:slice$16915 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [22], Q = \P2.rEIP [22]).
Adding EN signal on $auto$ff.cc:262:slice$16914 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [21], Q = \P2.rEIP [21]).
Adding EN signal on $auto$ff.cc:262:slice$16913 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [20], Q = \P2.rEIP [20]).
Adding EN signal on $auto$ff.cc:262:slice$16912 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [19], Q = \P2.rEIP [19]).
Adding EN signal on $auto$ff.cc:262:slice$16911 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [18], Q = \P2.rEIP [18]).
Adding EN signal on $auto$ff.cc:262:slice$16910 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [17], Q = \P2.rEIP [17]).
Adding EN signal on $auto$ff.cc:262:slice$16909 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [16], Q = \P2.rEIP [16]).
Adding EN signal on $auto$ff.cc:262:slice$16908 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [15], Q = \P2.rEIP [15]).
Adding EN signal on $auto$ff.cc:262:slice$16907 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [14], Q = \P2.rEIP [14]).
Adding EN signal on $auto$ff.cc:262:slice$16906 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [13], Q = \P2.rEIP [13]).
Adding EN signal on $auto$ff.cc:262:slice$16905 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [12], Q = \P2.rEIP [12]).
Adding EN signal on $auto$ff.cc:262:slice$16904 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [11], Q = \P2.rEIP [11]).
Adding EN signal on $auto$ff.cc:262:slice$16903 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [10], Q = \P2.rEIP [10]).
Adding EN signal on $auto$ff.cc:262:slice$16902 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [9], Q = \P2.rEIP [9]).
Adding EN signal on $auto$ff.cc:262:slice$16901 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [8], Q = \P2.rEIP [8]).
Adding EN signal on $auto$ff.cc:262:slice$16900 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [7], Q = \P2.rEIP [7]).
Adding EN signal on $auto$ff.cc:262:slice$16899 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [6], Q = \P2.rEIP [6]).
Adding EN signal on $auto$ff.cc:262:slice$16898 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [5], Q = \P2.rEIP [5]).
Adding EN signal on $auto$ff.cc:262:slice$16897 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [4], Q = \P2.rEIP [4]).
Adding EN signal on $auto$ff.cc:262:slice$16896 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [3], Q = \P2.rEIP [3]).
Adding EN signal on $auto$ff.cc:262:slice$16895 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [2], Q = \P2.rEIP [2]).
Adding EN signal on $auto$ff.cc:262:slice$16894 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [1], Q = \P2.rEIP [1]).
Adding EN signal on $auto$ff.cc:262:slice$16893 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21901 [0], Q = \P2.rEIP [0]).
Adding EN signal on $auto$ff.cc:262:slice$16892 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21434, Q = \P2.ReadRequest).
Adding EN signal on $auto$ff.cc:262:slice$16891 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21415, Q = \P2.MemoryFetch).
Adding EN signal on $auto$ff.cc:262:slice$16890 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$21396, Q = \P2.RequestPending).
Adding EN signal on $auto$ff.cc:262:slice$15902 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [30], Q = \P1.Datao [30]).
Adding EN signal on $auto$ff.cc:262:slice$15901 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [29], Q = \P1.Datao [29]).
Adding EN signal on $auto$ff.cc:262:slice$15900 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [28], Q = \P1.Datao [28]).
Adding EN signal on $auto$ff.cc:262:slice$15899 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [27], Q = \P1.Datao [27]).
Adding EN signal on $auto$ff.cc:262:slice$15898 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [26], Q = \P1.Datao [26]).
Adding EN signal on $auto$ff.cc:262:slice$15897 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [25], Q = \P1.Datao [25]).
Adding EN signal on $auto$ff.cc:262:slice$15896 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [24], Q = \P1.Datao [24]).
Adding EN signal on $auto$ff.cc:262:slice$15895 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [23], Q = \P1.Datao [23]).
Adding EN signal on $auto$ff.cc:262:slice$15894 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [22], Q = \P1.Datao [22]).
Adding EN signal on $auto$ff.cc:262:slice$15893 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [21], Q = \P1.Datao [21]).
Adding EN signal on $auto$ff.cc:262:slice$15892 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [20], Q = \P1.Datao [20]).
Adding EN signal on $auto$ff.cc:262:slice$15891 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [19], Q = \P1.Datao [19]).
Adding EN signal on $auto$ff.cc:262:slice$15890 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [18], Q = \P1.Datao [18]).
Adding EN signal on $auto$ff.cc:262:slice$15889 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [17], Q = \P1.Datao [17]).
Adding EN signal on $auto$ff.cc:262:slice$15888 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [16], Q = \P1.Datao [16]).
Adding EN signal on $auto$ff.cc:262:slice$15887 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [15], Q = \P1.Datao [15]).
Adding EN signal on $auto$ff.cc:262:slice$15886 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [14], Q = \P1.Datao [14]).
Adding EN signal on $auto$ff.cc:262:slice$15885 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [13], Q = \P1.Datao [13]).
Adding EN signal on $auto$ff.cc:262:slice$15884 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [12], Q = \P1.Datao [12]).
Adding EN signal on $auto$ff.cc:262:slice$15883 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [11], Q = \P1.Datao [11]).
Adding EN signal on $auto$ff.cc:262:slice$15882 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [10], Q = \P1.Datao [10]).
Adding EN signal on $auto$ff.cc:262:slice$15881 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [9], Q = \P1.Datao [9]).
Adding EN signal on $auto$ff.cc:262:slice$15880 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [8], Q = \P1.Datao [8]).
Adding EN signal on $auto$ff.cc:262:slice$15879 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [7], Q = \P1.Datao [7]).
Adding EN signal on $auto$ff.cc:262:slice$15878 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [6], Q = \P1.Datao [6]).
Adding EN signal on $auto$ff.cc:262:slice$15877 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [5], Q = \P1.Datao [5]).
Adding EN signal on $auto$ff.cc:262:slice$15876 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [4], Q = \P1.Datao [4]).
Adding EN signal on $auto$ff.cc:262:slice$15875 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [3], Q = \P1.Datao [3]).
Adding EN signal on $auto$ff.cc:262:slice$15874 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [2], Q = \P1.Datao [2]).
Adding EN signal on $auto$ff.cc:262:slice$15873 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [1], Q = \P1.Datao [1]).
Adding EN signal on $auto$ff.cc:262:slice$15872 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$5927 [0], Q = \P1.Datao [0]).
Adding EN signal on $auto$ff.cc:262:slice$15063 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [29], Q = \P1.Address [29]).
Adding EN signal on $auto$ff.cc:262:slice$15062 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [28], Q = \P1.Address [28]).
Adding EN signal on $auto$ff.cc:262:slice$15061 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [27], Q = \P1.Address [27]).
Adding EN signal on $auto$ff.cc:262:slice$15060 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [26], Q = \P1.Address [26]).
Adding EN signal on $auto$ff.cc:262:slice$15059 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [25], Q = \P1.Address [25]).
Adding EN signal on $auto$ff.cc:262:slice$15058 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [24], Q = \P1.Address [24]).
Adding EN signal on $auto$ff.cc:262:slice$15057 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [23], Q = \P1.Address [23]).
Adding EN signal on $auto$ff.cc:262:slice$15056 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [22], Q = \P1.Address [22]).
Adding EN signal on $auto$ff.cc:262:slice$15055 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [21], Q = \P1.Address [21]).
Adding EN signal on $auto$ff.cc:262:slice$15054 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [20], Q = \P1.Address [20]).
Adding EN signal on $auto$ff.cc:262:slice$15053 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [19], Q = \P1.Address [19]).
Adding EN signal on $auto$ff.cc:262:slice$15052 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [18], Q = \P1.Address [18]).
Adding EN signal on $auto$ff.cc:262:slice$15051 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [17], Q = \P1.Address [17]).
Adding EN signal on $auto$ff.cc:262:slice$15050 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [16], Q = \P1.Address [16]).
Adding EN signal on $auto$ff.cc:262:slice$15049 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [15], Q = \P1.Address [15]).
Adding EN signal on $auto$ff.cc:262:slice$15048 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [14], Q = \P1.Address [14]).
Adding EN signal on $auto$ff.cc:262:slice$15047 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [13], Q = \P1.Address [13]).
Adding EN signal on $auto$ff.cc:262:slice$15046 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [12], Q = \P1.Address [12]).
Adding EN signal on $auto$ff.cc:262:slice$15045 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [11], Q = \P1.Address [11]).
Adding EN signal on $auto$ff.cc:262:slice$15044 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [10], Q = \P1.Address [10]).
Adding EN signal on $auto$ff.cc:262:slice$15043 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [9], Q = \P1.Address [9]).
Adding EN signal on $auto$ff.cc:262:slice$15042 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [8], Q = \P1.Address [8]).
Adding EN signal on $auto$ff.cc:262:slice$15041 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [7], Q = \P1.Address [7]).
Adding EN signal on $auto$ff.cc:262:slice$15040 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [6], Q = \P1.Address [6]).
Adding EN signal on $auto$ff.cc:262:slice$15039 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [5], Q = \P1.Address [5]).
Adding EN signal on $auto$ff.cc:262:slice$15038 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [4], Q = \P1.Address [4]).
Adding EN signal on $auto$ff.cc:262:slice$15037 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [3], Q = \P1.Address [3]).
Adding EN signal on $auto$ff.cc:262:slice$15036 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [2], Q = \P1.Address [2]).
Adding EN signal on $auto$ff.cc:262:slice$15035 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [1], Q = \P1.Address [1]).
Adding EN signal on $auto$ff.cc:262:slice$15034 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15301 [0], Q = \P1.Address [0]).
Adding EN signal on $auto$ff.cc:262:slice$15032 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15650, Q = \P1.D_C_n).
Adding EN signal on $auto$ff.cc:262:slice$15030 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15640, Q = \P1.ADS_n).
Adding EN signal on $auto$ff.cc:262:slice$15029 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15628 [2], Q = \P1.State [2]).
Adding EN signal on $auto$ff.cc:262:slice$15028 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15628 [1], Q = \P1.State [1]).
Adding EN signal on $auto$ff.cc:262:slice$15027 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15628 [0], Q = \P1.State [0]).
Adding EN signal on $auto$ff.cc:262:slice$15026 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$15574, Q = \P1.StateBS16).
Adding EN signal on $auto$ff.cc:262:slice$15025 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26719 [1], Q = \P2.DataWidth [1]).
Adding EN signal on $auto$ff.cc:262:slice$15024 ($_DFF_PP0_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$26719 [0], Q = \P2.DataWidth [0]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 21 unused cells and 9520 unused wires.
<suppressed ~22 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~39599 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~159906 debug messages>
Removed a total of 53302 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$26254 ($_DFF_PP0_) from module b17 (D = \P2.ByteEnable [3], Q = \P2.BE_n [3]).
Adding EN signal on $auto$ff.cc:262:slice$37152 ($_DFF_PP0_) from module b17 (D = \P3.ByteEnable [3], Q = \P3.BE_n [3]).
Adding EN signal on $auto$ff.cc:262:slice$37151 ($_DFF_PP0_) from module b17 (D = \P3.ByteEnable [2], Q = \P3.BE_n [2]).
Adding EN signal on $auto$ff.cc:262:slice$26253 ($_DFF_PP0_) from module b17 (D = \P2.ByteEnable [2], Q = \P2.BE_n [2]).
Adding EN signal on $auto$ff.cc:262:slice$26252 ($_DFF_PP0_) from module b17 (D = \P2.ByteEnable [1], Q = \P2.BE_n [1]).
Adding EN signal on $auto$ff.cc:262:slice$26218 ($_DFF_PP0_) from module b17 (D = \P2.MemoryFetch, Q = \P2.M_IO_n).
Adding EN signal on $auto$ff.cc:262:slice$26251 ($_DFF_PP0_) from module b17 (D = \P2.ByteEnable [0], Q = \P2.BE_n [0]).
Adding EN signal on $auto$ff.cc:262:slice$26220 ($_DFF_PP0_) from module b17 (D = $flatten\P2.$verific$n398$192, Q = \P2.W_R_n).
Adding EN signal on $auto$ff.cc:262:slice$37150 ($_DFF_PP0_) from module b17 (D = \P3.ByteEnable [1], Q = \P3.BE_n [1]).
Adding EN signal on $auto$ff.cc:262:slice$37149 ($_DFF_PP0_) from module b17 (D = \P3.ByteEnable [0], Q = \P3.BE_n [0]).
Adding EN signal on $auto$ff.cc:262:slice$37116 ($_DFF_PP0_) from module b17 (D = \P3.MemoryFetch, Q = \P3.M_IO_n).
Adding EN signal on $auto$ff.cc:262:slice$37118 ($_DFF_PP0_) from module b17 (D = $flatten\P3.$verific$n398$192, Q = \P3.W_R_n).
Adding EN signal on $auto$ff.cc:262:slice$15031 ($_DFF_PP0_) from module b17 (D = \P1.MemoryFetch, Q = \P1.M_IO_n).
Adding EN signal on $auto$ff.cc:262:slice$15033 ($_DFF_PP0_) from module b17 (D = $flatten\P1.$verific$n398$192, Q = \P1.W_R_n).
Adding EN signal on $auto$ff.cc:262:slice$15064 ($_DFF_PP0_) from module b17 (D = \P1.ByteEnable [0], Q = \P1.BE_n [0]).
Adding EN signal on $auto$ff.cc:262:slice$15067 ($_DFF_PP0_) from module b17 (D = \P1.ByteEnable [3], Q = \P1.BE_n [3]).
Adding EN signal on $auto$ff.cc:262:slice$15065 ($_DFF_PP0_) from module b17 (D = \P1.ByteEnable [1], Q = \P1.BE_n [1]).
Adding EN signal on $auto$ff.cc:262:slice$15066 ($_DFF_PP0_) from module b17 (D = \P1.ByteEnable [2], Q = \P1.BE_n [2]).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 36 unused cells and 46446 unused wires.
<suppressed ~37 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.27.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.27.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.27.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.27.37. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~8819 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~132 debug messages>
Removed a total of 44 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 473 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~61 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$13730 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$12149
        $auto$simplemap.cc:278:simplemap_mux$12529

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$14894 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$34466
        $auto$simplemap.cc:278:simplemap_mux$34878

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$4670 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$23787
        $auto$simplemap.cc:278:simplemap_mux$24139

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$15624 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$15614
        $auto$simplemap.cc:312:simplemap_bmux$15611

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$26811 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$26801
        $auto$simplemap.cc:312:simplemap_bmux$26798

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$37677 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$37667
        $auto$simplemap.cc:312:simplemap_bmux$37664


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$80020 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [1], Q = \P1.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$79798 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [2], Q = \P1.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$79576 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [3], Q = \P1.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$79354 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [4], Q = \P1.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$79132 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [5], Q = \P1.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$78910 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [6], Q = \P1.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$78688 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [7], Q = \P1.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$78466 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [8], Q = \P1.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$78244 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [9], Q = \P1.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$78022 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [10], Q = \P1.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$77800 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [11], Q = \P1.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$77578 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [12], Q = \P1.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$77356 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [13], Q = \P1.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$77134 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [14], Q = \P1.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$76912 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [15], Q = \P1.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$76690 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [16], Q = \P1.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$76468 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [17], Q = \P1.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$76246 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [18], Q = \P1.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$76024 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [19], Q = \P1.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$75802 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [20], Q = \P1.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$75580 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [21], Q = \P1.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$75358 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [22], Q = \P1.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$75136 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [23], Q = \P1.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$74914 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [24], Q = \P1.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$74692 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [25], Q = \P1.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$74470 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [26], Q = \P1.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$74248 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [27], Q = \P1.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$74026 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [28], Q = \P1.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$73804 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [29], Q = \P1.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$73582 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [30], Q = \P1.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$73360 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$10589 [31], Q = \P1.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$171787 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [1], Q = \P2.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$171565 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [2], Q = \P2.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$171343 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [3], Q = \P2.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$171121 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [4], Q = \P2.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$170899 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [5], Q = \P2.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$170677 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [6], Q = \P2.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$170455 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [7], Q = \P2.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$170233 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [8], Q = \P2.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$170011 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [9], Q = \P2.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$169789 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [10], Q = \P2.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$169567 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [11], Q = \P2.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$169345 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [12], Q = \P2.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$169123 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [13], Q = \P2.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$168901 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [14], Q = \P2.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$168679 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [15], Q = \P2.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$168457 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [16], Q = \P2.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$168235 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [17], Q = \P2.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$168013 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [18], Q = \P2.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$167791 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [19], Q = \P2.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$167569 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [20], Q = \P2.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$167347 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [21], Q = \P2.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$167125 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [22], Q = \P2.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$166903 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [23], Q = \P2.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$166681 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [24], Q = \P2.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$166459 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [25], Q = \P2.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$166237 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [26], Q = \P2.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$166015 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [27], Q = \P2.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$165793 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [28], Q = \P2.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$165571 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [29], Q = \P2.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$165349 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [30], Q = \P2.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$165127 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$22385 [31], Q = \P2.P1.InstAddrPointer [31]).
Adding EN signal on $auto$ff.cc:262:slice$123940 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [1], Q = \P3.P1.InstAddrPointer [1]).
Adding EN signal on $auto$ff.cc:262:slice$123718 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [2], Q = \P3.P1.InstAddrPointer [2]).
Adding EN signal on $auto$ff.cc:262:slice$123496 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [3], Q = \P3.P1.InstAddrPointer [3]).
Adding EN signal on $auto$ff.cc:262:slice$123274 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [4], Q = \P3.P1.InstAddrPointer [4]).
Adding EN signal on $auto$ff.cc:262:slice$123052 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [5], Q = \P3.P1.InstAddrPointer [5]).
Adding EN signal on $auto$ff.cc:262:slice$122830 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [6], Q = \P3.P1.InstAddrPointer [6]).
Adding EN signal on $auto$ff.cc:262:slice$122608 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [7], Q = \P3.P1.InstAddrPointer [7]).
Adding EN signal on $auto$ff.cc:262:slice$122386 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [8], Q = \P3.P1.InstAddrPointer [8]).
Adding EN signal on $auto$ff.cc:262:slice$122164 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [9], Q = \P3.P1.InstAddrPointer [9]).
Adding EN signal on $auto$ff.cc:262:slice$121942 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [10], Q = \P3.P1.InstAddrPointer [10]).
Adding EN signal on $auto$ff.cc:262:slice$121720 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [11], Q = \P3.P1.InstAddrPointer [11]).
Adding EN signal on $auto$ff.cc:262:slice$121498 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [12], Q = \P3.P1.InstAddrPointer [12]).
Adding EN signal on $auto$ff.cc:262:slice$121276 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [13], Q = \P3.P1.InstAddrPointer [13]).
Adding EN signal on $auto$ff.cc:262:slice$121054 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [14], Q = \P3.P1.InstAddrPointer [14]).
Adding EN signal on $auto$ff.cc:262:slice$120832 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [15], Q = \P3.P1.InstAddrPointer [15]).
Adding EN signal on $auto$ff.cc:262:slice$120610 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [16], Q = \P3.P1.InstAddrPointer [16]).
Adding EN signal on $auto$ff.cc:262:slice$120388 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [17], Q = \P3.P1.InstAddrPointer [17]).
Adding EN signal on $auto$ff.cc:262:slice$120166 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [18], Q = \P3.P1.InstAddrPointer [18]).
Adding EN signal on $auto$ff.cc:262:slice$119944 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [19], Q = \P3.P1.InstAddrPointer [19]).
Adding EN signal on $auto$ff.cc:262:slice$119722 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [20], Q = \P3.P1.InstAddrPointer [20]).
Adding EN signal on $auto$ff.cc:262:slice$119500 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [21], Q = \P3.P1.InstAddrPointer [21]).
Adding EN signal on $auto$ff.cc:262:slice$119278 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [22], Q = \P3.P1.InstAddrPointer [22]).
Adding EN signal on $auto$ff.cc:262:slice$119056 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [23], Q = \P3.P1.InstAddrPointer [23]).
Adding EN signal on $auto$ff.cc:262:slice$118834 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [24], Q = \P3.P1.InstAddrPointer [24]).
Adding EN signal on $auto$ff.cc:262:slice$118612 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [25], Q = \P3.P1.InstAddrPointer [25]).
Adding EN signal on $auto$ff.cc:262:slice$118390 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [26], Q = \P3.P1.InstAddrPointer [26]).
Adding EN signal on $auto$ff.cc:262:slice$118168 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [27], Q = \P3.P1.InstAddrPointer [27]).
Adding EN signal on $auto$ff.cc:262:slice$117946 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [28], Q = \P3.P1.InstAddrPointer [28]).
Adding EN signal on $auto$ff.cc:262:slice$117724 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [29], Q = \P3.P1.InstAddrPointer [29]).
Adding EN signal on $auto$ff.cc:262:slice$117502 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [30], Q = \P3.P1.InstAddrPointer [30]).
Adding EN signal on $auto$ff.cc:262:slice$117280 ($_DFFE_PP0P_) from module b17 (D = $auto$simplemap.cc:309:simplemap_bmux$32969 [31], Q = \P3.P1.InstAddrPointer [31]).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 192 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~471 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~1926 debug messages>
Removed a total of 642 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 648 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.30.26. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  579 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$93806, arst=\reset, srst={ }
  216 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$92208, arst=\reset, srst={ }
  192 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$89133, arst=\reset, srst={ }
  24 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$88941, arst=\reset, srst={ }
  56 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$88666, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$88567, arst=\reset, srst={ }
  192 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$84132, arst=\reset, srst={ }
  48 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$83985, arst=\reset, srst={ }
  129 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$83971, arst=\reset, srst={ }
  16 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$83848, arst=\reset, srst={ }
  245 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$80531, arst=\reset, srst={ }
  48 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$80416, arst=\reset, srst={ }
  149 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$72181, arst=\reset, srst={ }
  175 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$69704, arst=\reset, srst={ }
  364 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$69363, arst=\reset, srst={ }
  65 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$68643, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$67891, arst=\reset, srst={ }
  44 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$67139, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$66387, arst=\reset, srst={ }
  44 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$65635, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$64883, arst=\reset, srst={ }
  44 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$64131, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$63379, arst=\reset, srst={ }
  44 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$62627, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$61875, arst=\reset, srst={ }
  44 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$61123, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$60371, arst=\reset, srst={ }
  44 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$59619, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$58867, arst=\reset, srst={ }
  44 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$58115, arst=\reset, srst={ }
  29 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$57363, arst=\reset, srst={ }
  413 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$57268, arst=\reset, srst={ }
  637 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$56794, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$1445, arst=\reset, srst={ }
  854 cells in clk=\clock, en=$verific$n277$31, arst=\reset, srst={ }
  18 cells in clk=\clock, en={ }, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$1442, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$1448, arst=\reset, srst={ }
  584 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$233920, arst=\reset, srst={ }
  582 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$233331, arst=\reset, srst={ }
  394 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$232742, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$232670, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$232593, arst=\reset, srst={ }
  19 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$232586, arst=\reset, srst={ }
  122 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$199759, arst=\reset, srst={ }
  4 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$198232, arst=\reset, srst={ }
  3 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$199741, arst=\reset, srst={ }
  90 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$198262, arst=\reset, srst={ }
  68 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$197040, arst=\reset, srst={ }
  113 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$194563, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$194395, arst=\reset, srst={ }
  18 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$194256, arst=\reset, srst={ }
  17 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$194133, arst=\reset, srst={ }
  31 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$194005, arst=\reset, srst={ }
  264 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$188679, arst=\reset, srst={ }
  566 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$185475, arst=\reset, srst={ }
  162 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$181000, arst=\reset, srst={ }
  239 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$180807, arst=\reset, srst={ }
  24 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$180708, arst=\reset, srst={ }
  58 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$180433, arst=\reset, srst={ }
  8 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$180334, arst=\reset, srst={ }
  93 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$175899, arst=\reset, srst={ }
  46 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$175752, arst=\reset, srst={ }
  133 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$175738, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$175615, arst=\reset, srst={ }
  226 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$172298, arst=\reset, srst={ }
  46 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$172183, arst=\reset, srst={ }
  124 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$1439, arst=\reset, srst={ }
  141 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$163948, arst=\reset, srst={ }
  159 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$161471, arst=\reset, srst={ }
  364 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$161130, arst=\reset, srst={ }
  44 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$160410, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$159658, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$158906, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$158154, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$157402, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$156650, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$155898, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$155146, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$154394, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$153642, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$152890, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$152138, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$151386, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$150634, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$149882, arst=\reset, srst={ }
  29 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$149130, arst=\reset, srst={ }
  380 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$149035, arst=\reset, srst={ }
  644 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$148561, arst=\reset, srst={ }
  679 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$148304, arst=\reset, srst={ }
  123 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$148205, arst=\reset, srst={ }
  4 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$146678, arst=\reset, srst={ }
  3 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$148187, arst=\reset, srst={ }
  125 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$146708, arst=\reset, srst={ }
  742 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$146605, arst=\reset, srst={ }
  34 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$146548, arst=\reset, srst={ }
  16 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$146409, arst=\reset, srst={ }
  19 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$146286, arst=\reset, srst={ }
  31 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$146158, arst=\reset, srst={ }
  264 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$140832, arst=\reset, srst={ }
  508 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$137628, arst=\reset, srst={ }
  119 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$133153, arst=\reset, srst={ }
  219 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$132960, arst=\reset, srst={ }
  24 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$132861, arst=\reset, srst={ }
  59 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$132586, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$132487, arst=\reset, srst={ }
  79 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$128052, arst=\reset, srst={ }
  46 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$127905, arst=\reset, srst={ }
  139 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$127891, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$127768, arst=\reset, srst={ }
  227 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$124451, arst=\reset, srst={ }
  44 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$124336, arst=\reset, srst={ }
  36 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$116612, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$115860, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$115108, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$114356, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$113604, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$112852, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$112100, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$111348, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$110596, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$109844, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$109092, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$108340, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$107588, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$106836, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$106084, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$105332, arst=\reset, srst={ }
  385 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$105237, arst=\reset, srst={ }
  590 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$104763, arst=\reset, srst={ }
  240 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$104435, arst=\reset, srst={ }
  234 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$104376, arst=\reset, srst={ }
  124 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$104277, arst=\reset, srst={ }
  4 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$102750, arst=\reset, srst={ }
  3 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$104259, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$102780, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$102726, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$102587, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$102464, arst=\reset, srst={ }
  36 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$102336, arst=\reset, srst={ }
  349 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$100070, arst=\reset, srst={ }

3.31.2. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$93806, asynchronously reset by \reset
Extracted 538 gates and 764 wires to a netlist network with 225 inputs and 128 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       31
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOR cells:        6
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:               AND cells:       38
ABC RESULTS:                OR cells:       31
ABC RESULTS:              NAND cells:       52
ABC RESULTS:              XNOR cells:       31
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               MUX cells:      158
ABC RESULTS:        internal signals:      411
ABC RESULTS:           input signals:      225
ABC RESULTS:          output signals:      128
Removing temp directory.

3.31.3. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$92208, asynchronously reset by \reset
Extracted 216 gates and 307 wires to a netlist network with 90 inputs and 55 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               XOR cells:        3
ABC RESULTS:                OR cells:       20
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               AND cells:       30
ABC RESULTS:             ORNOT cells:       23
ABC RESULTS:              NAND cells:       62
ABC RESULTS:               MUX cells:       67
ABC RESULTS:        internal signals:      162
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:       55
Removing temp directory.

3.31.4. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89133, asynchronously reset by \reset
Extracted 179 gates and 274 wires to a netlist network with 94 inputs and 28 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               NOR cells:        9
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:              NAND cells:       62
ABC RESULTS:               XOR cells:       16
ABC RESULTS:               AND cells:       55
ABC RESULTS:               MUX cells:        8
ABC RESULTS:                OR cells:       26
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:      152
ABC RESULTS:           input signals:       94
ABC RESULTS:          output signals:       28
Removing temp directory.

3.31.5. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88941, asynchronously reset by \reset
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 16 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.6. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88666, asynchronously reset by \reset
Extracted 50 gates and 73 wires to a netlist network with 22 inputs and 33 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:       14
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:       20
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       33
Removing temp directory.

3.31.7. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$88567, asynchronously reset by \reset
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 4 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOT cells:        3
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.8. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$84132, asynchronously reset by \reset
Extracted 190 gates and 273 wires to a netlist network with 82 inputs and 53 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       31
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               AND cells:       10
ABC RESULTS:            ANDNOT cells:       31
ABC RESULTS:              NAND cells:       98
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:      138
ABC RESULTS:           input signals:       82
ABC RESULTS:          output signals:       53
Removing temp directory.

3.31.9. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$83985, asynchronously reset by \reset
Extracted 47 gates and 82 wires to a netlist network with 33 inputs and 24 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        7
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               AND cells:       11
ABC RESULTS:               MUX cells:        5
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       24
Removing temp directory.

3.31.10. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$83971, asynchronously reset by \reset
Extracted 123 gates and 213 wires to a netlist network with 89 inputs and 17 outputs.

3.31.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        8
ABC RESULTS:              NAND cells:       23
ABC RESULTS:                OR cells:       15
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:       47
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:      107
ABC RESULTS:           input signals:       89
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.11. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$83848, asynchronously reset by \reset
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 7 outputs.

3.31.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        6
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.12. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$80531, asynchronously reset by \reset
Extracted 245 gates and 329 wires to a netlist network with 84 inputs and 95 outputs.

3.31.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       30
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               AND cells:       59
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               XOR cells:       56
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               MUX cells:       41
ABC RESULTS:               BUF cells:       20
ABC RESULTS:        internal signals:      150
ABC RESULTS:           input signals:       84
ABC RESULTS:          output signals:       95
Removing temp directory.

3.31.13. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$80416, asynchronously reset by \reset
Extracted 48 gates and 82 wires to a netlist network with 33 inputs and 13 outputs.

3.31.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       11
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               NOT cells:        3
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.14. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$72181, asynchronously reset by \reset
Extracted 149 gates and 212 wires to a netlist network with 62 inputs and 57 outputs.

3.31.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               NOT cells:       15
ABC RESULTS:                OR cells:        8
ABC RESULTS:               AND cells:        5
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               MUX cells:       32
ABC RESULTS:              NAND cells:       50
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       93
ABC RESULTS:           input signals:       62
ABC RESULTS:          output signals:       57
Removing temp directory.

3.31.15. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$69704, asynchronously reset by \reset
Extracted 175 gates and 256 wires to a netlist network with 80 inputs and 32 outputs.

3.31.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       15
ABC RESULTS:                OR cells:       11
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        9
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:       38
ABC RESULTS:               MUX cells:       30
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:      144
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       32
Removing temp directory.

3.31.16. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$69363, asynchronously reset by \reset
Extracted 364 gates and 540 wires to a netlist network with 175 inputs and 185 outputs.

3.31.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOR cells:       12
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               NOT cells:       20
ABC RESULTS:                OR cells:       16
ABC RESULTS:              NAND cells:       44
ABC RESULTS:               AND cells:       45
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               MUX cells:      225
ABC RESULTS:        internal signals:      180
ABC RESULTS:           input signals:      175
ABC RESULTS:          output signals:      185
Removing temp directory.

3.31.17. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$68643, asynchronously reset by \reset
Extracted 65 gates and 107 wires to a netlist network with 41 inputs and 44 outputs.

3.31.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        7
ABC RESULTS:               AND cells:       12
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       44
Removing temp directory.

3.31.18. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$67891, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.19. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$67139, asynchronously reset by \reset
Extracted 44 gates and 83 wires to a netlist network with 39 inputs and 25 outputs.

3.31.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       25
Removing temp directory.

3.31.20. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$66387, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.21. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$65635, asynchronously reset by \reset
Extracted 44 gates and 83 wires to a netlist network with 39 inputs and 25 outputs.

3.31.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       25
Removing temp directory.

3.31.22. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$64883, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.23. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$64131, asynchronously reset by \reset
Extracted 44 gates and 83 wires to a netlist network with 39 inputs and 25 outputs.

3.31.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       25
Removing temp directory.

3.31.24. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$63379, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.25. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$62627, asynchronously reset by \reset
Extracted 44 gates and 83 wires to a netlist network with 39 inputs and 25 outputs.

3.31.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       25
Removing temp directory.

3.31.26. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$61875, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.27. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$61123, asynchronously reset by \reset
Extracted 44 gates and 83 wires to a netlist network with 39 inputs and 25 outputs.

3.31.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       25
Removing temp directory.

3.31.28. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$60371, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.29. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$59619, asynchronously reset by \reset
Extracted 44 gates and 83 wires to a netlist network with 39 inputs and 25 outputs.

3.31.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       25
Removing temp directory.

3.31.30. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$58867, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.31. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$58115, asynchronously reset by \reset
Extracted 44 gates and 83 wires to a netlist network with 39 inputs and 25 outputs.

3.31.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       25
Removing temp directory.

3.31.32. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$57363, asynchronously reset by \reset
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 18 outputs.

3.31.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.33. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$57268, asynchronously reset by \reset
Extracted 323 gates and 601 wires to a netlist network with 276 inputs and 140 outputs.

3.31.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:       13
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               AND cells:       49
ABC RESULTS:                OR cells:       22
ABC RESULTS:               NOT cells:        7
ABC RESULTS:               XOR cells:       22
ABC RESULTS:              XNOR cells:       29
ABC RESULTS:               MUX cells:      142
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      185
ABC RESULTS:           input signals:      276
ABC RESULTS:          output signals:      140
Removing temp directory.

3.31.34. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$56794, asynchronously reset by \reset
Extracted 608 gates and 1230 wires to a netlist network with 620 inputs and 274 outputs.

3.31.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:            ANDNOT cells:       24
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               NOT cells:       39
ABC RESULTS:                OR cells:       75
ABC RESULTS:             ORNOT cells:       91
ABC RESULTS:               MUX cells:      254
ABC RESULTS:              NAND cells:      206
ABC RESULTS:               AND cells:       84
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:      336
ABC RESULTS:           input signals:      620
ABC RESULTS:          output signals:      274
Removing temp directory.

3.31.35. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1445, asynchronously reset by \reset
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 5 outputs.

3.31.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.36. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $verific$n277$31, asynchronously reset by \reset
Extracted 846 gates and 1249 wires to a netlist network with 402 inputs and 396 outputs.

3.31.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       31
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOT cells:       19
ABC RESULTS:             ORNOT cells:       17
ABC RESULTS:               NOR cells:        8
ABC RESULTS:              NAND cells:       27
ABC RESULTS:            ANDNOT cells:       40
ABC RESULTS:               AND cells:       74
ABC RESULTS:                OR cells:       39
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               MUX cells:      493
ABC RESULTS:               BUF cells:       31
ABC RESULTS:        internal signals:      451
ABC RESULTS:           input signals:      402
ABC RESULTS:          output signals:      396
Removing temp directory.

3.31.37. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, asynchronously reset by \reset
Extracted 18 gates and 28 wires to a netlist network with 10 inputs and 3 outputs.

3.31.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.38. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1442, asynchronously reset by \reset
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 5 outputs.

3.31.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.39. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1448, asynchronously reset by \reset
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 5 outputs.

3.31.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.40. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$233920, asynchronously reset by \reset
Extracted 584 gates and 698 wires to a netlist network with 114 inputs and 96 outputs.

3.31.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       31
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               XOR cells:       67
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               MUX cells:       53
ABC RESULTS:                OR cells:       60
ABC RESULTS:             ORNOT cells:       48
ABC RESULTS:              NAND cells:      152
ABC RESULTS:               AND cells:      169
ABC RESULTS:        internal signals:      488
ABC RESULTS:           input signals:      114
ABC RESULTS:          output signals:       96
Removing temp directory.

3.31.41. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$233331, asynchronously reset by \reset
Extracted 582 gates and 698 wires to a netlist network with 116 inputs and 97 outputs.

3.31.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       31
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               XOR cells:       68
ABC RESULTS:              XNOR cells:       16
ABC RESULTS:               MUX cells:       47
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:                OR cells:       66
ABC RESULTS:             ORNOT cells:       71
ABC RESULTS:               AND cells:      173
ABC RESULTS:              NAND cells:      139
ABC RESULTS:        internal signals:      485
ABC RESULTS:           input signals:      116
ABC RESULTS:          output signals:       97
Removing temp directory.

3.31.42. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$232742, asynchronously reset by \reset
Extracted 394 gates and 442 wires to a netlist network with 48 inputs and 96 outputs.

3.31.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       31
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               NOR cells:        5
ABC RESULTS:                OR cells:       10
ABC RESULTS:               AND cells:       98
ABC RESULTS:               XOR cells:       74
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:      298
ABC RESULTS:           input signals:       48
ABC RESULTS:          output signals:       96
Removing temp directory.

3.31.43. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$232670, asynchronously reset by \reset
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 4 outputs.

3.31.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.44. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$232593, asynchronously reset by \reset
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 7 outputs.

3.31.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.45. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$232586, asynchronously reset by \reset
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 5 outputs.

3.31.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.46. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$199759, asynchronously reset by \reset
Extracted 121 gates and 204 wires to a netlist network with 81 inputs and 47 outputs.

3.31.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        4
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:              NAND cells:       18
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               MUX cells:       34
ABC RESULTS:                OR cells:       17
ABC RESULTS:               AND cells:       22
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       76
ABC RESULTS:           input signals:       81
ABC RESULTS:          output signals:       47
Removing temp directory.

3.31.47. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$198232, asynchronously reset by \reset
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.31.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.48. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$199741, asynchronously reset by \reset
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.31.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.49. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$198262, asynchronously reset by \reset
Extracted 90 gates and 124 wires to a netlist network with 34 inputs and 74 outputs.

3.31.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       30
ABC RESULTS:               NOT cells:       28
ABC RESULTS:                OR cells:       13
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:       60
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       74
Removing temp directory.

3.31.50. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$197040, asynchronously reset by \reset
Extracted 68 gates and 108 wires to a netlist network with 40 inputs and 57 outputs.

3.31.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               NOT cells:       15
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:                OR cells:        7
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       57
Removing temp directory.

3.31.51. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$194563, asynchronously reset by \reset
Extracted 113 gates and 162 wires to a netlist network with 49 inputs and 17 outputs.

3.31.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       15
ABC RESULTS:                OR cells:       11
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        8
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:       25
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       96
ABC RESULTS:           input signals:       49
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.52. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$194395, asynchronously reset by \reset
Extracted 33 gates and 58 wires to a netlist network with 24 inputs and 12 outputs.

3.31.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:       12
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.53. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$194256, asynchronously reset by \reset
Extracted 18 gates and 31 wires to a netlist network with 12 inputs and 7 outputs.

3.31.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.54. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$194133, asynchronously reset by \reset
Extracted 17 gates and 30 wires to a netlist network with 12 inputs and 2 outputs.

3.31.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.55. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$194005, asynchronously reset by \reset
Extracted 31 gates and 61 wires to a netlist network with 29 inputs and 12 outputs.

3.31.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               AND cells:       11
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:        2
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.56. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$188679, asynchronously reset by \reset
Extracted 208 gates and 295 wires to a netlist network with 85 inputs and 106 outputs.

3.31.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       31
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               XOR cells:       33
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               MUX cells:       62
ABC RESULTS:               BUF cells:       31
ABC RESULTS:        internal signals:      104
ABC RESULTS:           input signals:       85
ABC RESULTS:          output signals:      106
Removing temp directory.

3.31.57. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$185475, asynchronously reset by \reset
Extracted 525 gates and 742 wires to a netlist network with 216 inputs and 123 outputs.

3.31.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       30
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               AND cells:       38
ABC RESULTS:                OR cells:       29
ABC RESULTS:            ANDNOT cells:       26
ABC RESULTS:              NAND cells:       79
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               MUX cells:      157
ABC RESULTS:        internal signals:      403
ABC RESULTS:           input signals:      216
ABC RESULTS:          output signals:      123
Removing temp directory.

3.31.58. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$181000, asynchronously reset by \reset
Extracted 149 gates and 219 wires to a netlist network with 69 inputs and 19 outputs.

3.31.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       15
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               AND cells:       46
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              NAND cells:       63
ABC RESULTS:               XOR cells:       17
ABC RESULTS:               MUX cells:       10
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:      131
ABC RESULTS:           input signals:       69
ABC RESULTS:          output signals:       19
Removing temp directory.

3.31.59. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$180807, asynchronously reset by \reset
Extracted 239 gates and 329 wires to a netlist network with 89 inputs and 58 outputs.

3.31.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOR cells:       17
ABC RESULTS:               NOT cells:        9
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:               AND cells:       46
ABC RESULTS:               XOR cells:        8
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:            ANDNOT cells:       14
ABC RESULTS:               MUX cells:       42
ABC RESULTS:                OR cells:       28
ABC RESULTS:              NAND cells:       93
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:      182
ABC RESULTS:           input signals:       89
ABC RESULTS:          output signals:       58
Removing temp directory.

3.31.60. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$180708, asynchronously reset by \reset
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 16 outputs.

3.31.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.61. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$180433, asynchronously reset by \reset
Extracted 52 gates and 77 wires to a netlist network with 24 inputs and 35 outputs.

3.31.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:       14
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:       20
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       35
Removing temp directory.

3.31.62. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$180334, asynchronously reset by \reset
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.31.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.63. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$175899, asynchronously reset by \reset
Extracted 91 gates and 155 wires to a netlist network with 63 inputs and 53 outputs.

3.31.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       31
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        8
ABC RESULTS:            ANDNOT cells:       16
ABC RESULTS:                OR cells:        6
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       47
ABC RESULTS:        internal signals:       39
ABC RESULTS:           input signals:       63
ABC RESULTS:          output signals:       53
Removing temp directory.

3.31.64. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$175752, asynchronously reset by \reset
Extracted 45 gates and 73 wires to a netlist network with 26 inputs and 22 outputs.

3.31.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOT cells:        7
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:        8
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       22
Removing temp directory.

3.31.65. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$175738, asynchronously reset by \reset
Extracted 127 gates and 214 wires to a netlist network with 86 inputs and 17 outputs.

3.31.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               NOR cells:        7
ABC RESULTS:              NAND cells:       20
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:       17
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:       51
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:       86
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.66. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$175615, asynchronously reset by \reset
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 6 outputs.

3.31.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        6
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.67. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$172298, asynchronously reset by \reset
Extracted 226 gates and 297 wires to a netlist network with 71 inputs and 92 outputs.

3.31.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       30
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:       58
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               XOR cells:       55
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               MUX cells:       30
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:      134
ABC RESULTS:           input signals:       71
ABC RESULTS:          output signals:       92
Removing temp directory.

3.31.68. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$172183, asynchronously reset by \reset
Extracted 46 gates and 77 wires to a netlist network with 30 inputs and 10 outputs.

3.31.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        5
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        7
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        9
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       37
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.69. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$1439, asynchronously reset by \reset
Extracted 124 gates and 234 wires to a netlist network with 110 inputs and 66 outputs.

3.31.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       31
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:                OR cells:        5
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               AND cells:       38
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:       31
ABC RESULTS:               BUF cells:       62
ABC RESULTS:        internal signals:       58
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       66
Removing temp directory.

3.31.70. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$163948, asynchronously reset by \reset
Extracted 141 gates and 193 wires to a netlist network with 51 inputs and 42 outputs.

3.31.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               AND cells:        6
ABC RESULTS:                OR cells:        7
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               NOT cells:       15
ABC RESULTS:               MUX cells:       16
ABC RESULTS:             ORNOT cells:       32
ABC RESULTS:              NAND cells:       36
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:      100
ABC RESULTS:           input signals:       51
ABC RESULTS:          output signals:       42
Removing temp directory.

3.31.71. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$161471, asynchronously reset by \reset
Extracted 159 gates and 228 wires to a netlist network with 68 inputs and 17 outputs.

3.31.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       15
ABC RESULTS:                OR cells:        9
ABC RESULTS:               AND cells:       23
ABC RESULTS:               NOR cells:       12
ABC RESULTS:            ANDNOT cells:       17
ABC RESULTS:              NAND cells:       53
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:      143
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.72. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$161130, asynchronously reset by \reset
Extracted 364 gates and 540 wires to a netlist network with 175 inputs and 185 outputs.

3.31.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               NOT cells:       20
ABC RESULTS:                OR cells:       15
ABC RESULTS:              NAND cells:       44
ABC RESULTS:               AND cells:       46
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:               MUX cells:      225
ABC RESULTS:        internal signals:      180
ABC RESULTS:           input signals:      175
ABC RESULTS:          output signals:      185
Removing temp directory.

3.31.73. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$160410, asynchronously reset by \reset
Extracted 44 gates and 77 wires to a netlist network with 32 inputs and 32 outputs.

3.31.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               AND cells:       11
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

3.31.74. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$159658, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.75. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$158906, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.76. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$158154, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.77. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$157402, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.78. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$156650, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.79. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$155898, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.80. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$155146, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.81. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$154394, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.82. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$153642, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.83. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$152890, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.84. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$152138, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.85. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$151386, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.86. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$150634, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.87. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$149882, asynchronously reset by \reset
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 17 outputs.

3.31.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.88. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$149130, asynchronously reset by \reset
Extracted 29 gates and 60 wires to a netlist network with 31 inputs and 18 outputs.

3.31.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       31
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.89. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$149035, asynchronously reset by \reset
Extracted 290 gates and 549 wires to a netlist network with 257 inputs and 134 outputs.

3.31.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              NAND cells:       10
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:                OR cells:       14
ABC RESULTS:               AND cells:       43
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               XOR cells:       22
ABC RESULTS:              XNOR cells:       28
ABC RESULTS:               MUX cells:      142
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      158
ABC RESULTS:           input signals:      257
ABC RESULTS:          output signals:      134
Removing temp directory.

3.31.90. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$148561, asynchronously reset by \reset
Extracted 615 gates and 1197 wires to a netlist network with 580 inputs and 294 outputs.

3.31.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOT cells:       47
ABC RESULTS:               NOR cells:       28
ABC RESULTS:            ANDNOT cells:       28
ABC RESULTS:                OR cells:       83
ABC RESULTS:             ORNOT cells:       75
ABC RESULTS:               MUX cells:      215
ABC RESULTS:              NAND cells:      169
ABC RESULTS:               AND cells:       78
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:      323
ABC RESULTS:           input signals:      580
ABC RESULTS:          output signals:      294
Removing temp directory.

3.31.91. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$148304, asynchronously reset by \reset
Extracted 679 gates and 976 wires to a netlist network with 296 inputs and 332 outputs.

3.31.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        4
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:       40
ABC RESULTS:              NAND cells:      153
ABC RESULTS:               AND cells:      253
ABC RESULTS:               XOR cells:        4
ABC RESULTS:                OR cells:      290
ABC RESULTS:             ORNOT cells:       40
ABC RESULTS:               MUX cells:      201
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      348
ABC RESULTS:           input signals:      296
ABC RESULTS:          output signals:      332
Removing temp directory.

3.31.92. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$148205, asynchronously reset by \reset
Extracted 118 gates and 201 wires to a netlist network with 81 inputs and 49 outputs.

3.31.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        4
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:              NAND cells:       22
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               MUX cells:       32
ABC RESULTS:                OR cells:       16
ABC RESULTS:               AND cells:       21
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       71
ABC RESULTS:           input signals:       81
ABC RESULTS:          output signals:       49
Removing temp directory.

3.31.93. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$146678, asynchronously reset by \reset
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.31.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.94. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$148187, asynchronously reset by \reset
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.31.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.95. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$146708, asynchronously reset by \reset
Extracted 125 gates and 192 wires to a netlist network with 67 inputs and 74 outputs.

3.31.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       30
ABC RESULTS:               NOT cells:       28
ABC RESULTS:                OR cells:       15
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:       30
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:       51
ABC RESULTS:           input signals:       67
ABC RESULTS:          output signals:       74
Removing temp directory.

3.31.96. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$146605, asynchronously reset by \reset
Extracted 726 gates and 1053 wires to a netlist network with 326 inputs and 346 outputs.

3.31.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:            ANDNOT cells:       13
ABC RESULTS:               MUX cells:      385
ABC RESULTS:             ORNOT cells:       13
ABC RESULTS:                OR cells:      122
ABC RESULTS:               NOR cells:       15
ABC RESULTS:               AND cells:       68
ABC RESULTS:               NOT cells:        7
ABC RESULTS:              NAND cells:      111
ABC RESULTS:               XOR cells:        6
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:      381
ABC RESULTS:           input signals:      326
ABC RESULTS:          output signals:      346
Removing temp directory.

3.31.97. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$146548, asynchronously reset by \reset
Extracted 34 gates and 57 wires to a netlist network with 22 inputs and 13 outputs.

3.31.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:       11
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        5
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.98. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$146409, asynchronously reset by \reset
Extracted 16 gates and 27 wires to a netlist network with 10 inputs and 4 outputs.

3.31.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.99. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$146286, asynchronously reset by \reset
Extracted 19 gates and 31 wires to a netlist network with 11 inputs and 3 outputs.

3.31.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.100. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$146158, asynchronously reset by \reset
Extracted 31 gates and 61 wires to a netlist network with 29 inputs and 12 outputs.

3.31.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               AND cells:       11
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:        2
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.101. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$140832, asynchronously reset by \reset
Extracted 208 gates and 295 wires to a netlist network with 85 inputs and 106 outputs.

3.31.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       31
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               XOR cells:       33
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               MUX cells:       62
ABC RESULTS:               BUF cells:       31
ABC RESULTS:        internal signals:      104
ABC RESULTS:           input signals:       85
ABC RESULTS:          output signals:      106
Removing temp directory.

3.31.102. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$137628, asynchronously reset by \reset
Extracted 475 gates and 629 wires to a netlist network with 153 inputs and 113 outputs.

3.31.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:       31
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        7
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:       38
ABC RESULTS:                OR cells:       34
ABC RESULTS:              NAND cells:       56
ABC RESULTS:              XNOR cells:       31
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               MUX cells:       94
ABC RESULTS:        internal signals:      363
ABC RESULTS:           input signals:      153
ABC RESULTS:          output signals:      113
Removing temp directory.

3.31.103. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$133153, asynchronously reset by \reset
Extracted 106 gates and 164 wires to a netlist network with 58 inputs and 34 outputs.

3.31.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       15
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        6
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:       25
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:       17
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       72
ABC RESULTS:           input signals:       58
ABC RESULTS:          output signals:       34
Removing temp directory.

3.31.104. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$132960, asynchronously reset by \reset
Extracted 219 gates and 305 wires to a netlist network with 85 inputs and 54 outputs.

3.31.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOT cells:        6
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:               AND cells:       37
ABC RESULTS:                OR cells:       20
ABC RESULTS:               XOR cells:        5
ABC RESULTS:               NOR cells:       21
ABC RESULTS:             ORNOT cells:       18
ABC RESULTS:              NAND cells:       60
ABC RESULTS:               MUX cells:       55
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:      166
ABC RESULTS:           input signals:       85
ABC RESULTS:          output signals:       54
Removing temp directory.

3.31.105. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$132861, asynchronously reset by \reset
Extracted 20 gates and 32 wires to a netlist network with 11 inputs and 16 outputs.

3.31.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.106. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$132586, asynchronously reset by \reset
Extracted 53 gates and 78 wires to a netlist network with 24 inputs and 36 outputs.

3.31.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:       14
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:       20
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       36
Removing temp directory.

3.31.107. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$132487, asynchronously reset by \reset
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 5 outputs.

3.31.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOT cells:        4
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.108. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$128052, asynchronously reset by \reset
Extracted 77 gates and 139 wires to a netlist network with 62 inputs and 37 outputs.

3.31.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       31
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               AND cells:        6
ABC RESULTS:              NAND cells:        6
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:       15
ABC RESULTS:               BUF cells:       47
ABC RESULTS:        internal signals:       40
ABC RESULTS:           input signals:       62
ABC RESULTS:          output signals:       37
Removing temp directory.

3.31.109. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$127905, asynchronously reset by \reset
Extracted 45 gates and 74 wires to a netlist network with 27 inputs and 22 outputs.

3.31.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:       10
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:        8
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       22
Removing temp directory.

3.31.110. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$127891, asynchronously reset by \reset
Extracted 133 gates and 228 wires to a netlist network with 94 inputs and 19 outputs.

3.31.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:       10
ABC RESULTS:              NAND cells:       23
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:       15
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:       51
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      115
ABC RESULTS:           input signals:       94
ABC RESULTS:          output signals:       19
Removing temp directory.

3.31.111. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$127768, asynchronously reset by \reset
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 6 outputs.

3.31.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        6
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.112. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$124451, asynchronously reset by \reset
Extracted 227 gates and 298 wires to a netlist network with 71 inputs and 92 outputs.

3.31.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       30
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:       58
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               XOR cells:       55
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               MUX cells:       30
ABC RESULTS:               BUF cells:       30
ABC RESULTS:        internal signals:      135
ABC RESULTS:           input signals:       71
ABC RESULTS:          output signals:       92
Removing temp directory.

3.31.113. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$124336, asynchronously reset by \reset
Extracted 44 gates and 79 wires to a netlist network with 34 inputs and 11 outputs.

3.31.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        5
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               MUX cells:        7
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:       10
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       11
Removing temp directory.

3.31.114. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$116612, asynchronously reset by \reset
Extracted 36 gates and 61 wires to a netlist network with 24 inputs and 24 outputs.

3.31.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               AND cells:       11
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       24
Removing temp directory.

3.31.115. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$115860, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.116. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$115108, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.117. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$114356, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.117.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.117.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.118. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$113604, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.118.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.118.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.119. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$112852, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.119.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.119.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.120. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$112100, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.120.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.120.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.121. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$111348, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.121.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.121.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.122. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$110596, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.122.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.122.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.123. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$109844, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.123.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.123.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.124. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$109092, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.124.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.124.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.125. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$108340, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.125.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.125.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.126. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$107588, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.126.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.126.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.127. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$106836, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.127.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.127.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.128. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$106084, asynchronously reset by \reset
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs.

3.31.128.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.128.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.129. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$105332, asynchronously reset by \reset
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 10 outputs.

3.31.129.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.129.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.130. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$105237, asynchronously reset by \reset
Extracted 295 gates and 557 wires to a netlist network with 260 inputs and 139 outputs.

3.31.130.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.130.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               AND cells:       44
ABC RESULTS:                OR cells:       17
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               XOR cells:       22
ABC RESULTS:              XNOR cells:       28
ABC RESULTS:               MUX cells:      142
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      158
ABC RESULTS:           input signals:      260
ABC RESULTS:          output signals:      139
Removing temp directory.

3.31.131. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$104763, asynchronously reset by \reset
Extracted 561 gates and 1127 wires to a netlist network with 564 inputs and 269 outputs.

3.31.131.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.131.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOT cells:       40
ABC RESULTS:               NOR cells:       12
ABC RESULTS:            ANDNOT cells:       29
ABC RESULTS:                OR cells:       75
ABC RESULTS:             ORNOT cells:       75
ABC RESULTS:               AND cells:       60
ABC RESULTS:               MUX cells:      217
ABC RESULTS:              NAND cells:      157
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:      294
ABC RESULTS:           input signals:      564
ABC RESULTS:          output signals:      269
Removing temp directory.

3.31.132. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$104435, asynchronously reset by \reset
Extracted 240 gates and 349 wires to a netlist network with 109 inputs and 119 outputs.

3.31.132.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.132.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               XOR cells:        2
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               NOT cells:       17
ABC RESULTS:                OR cells:       20
ABC RESULTS:              NAND cells:       45
ABC RESULTS:               AND cells:       41
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               MUX cells:       90
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:      121
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:      119
Removing temp directory.

3.31.133. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$104376, asynchronously reset by \reset
Extracted 234 gates and 650 wires to a netlist network with 415 inputs and 207 outputs.

3.31.133.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.133.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:       17
ABC RESULTS:                OR cells:        7
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               MUX cells:      193
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:      415
ABC RESULTS:          output signals:      207
Removing temp directory.

3.31.134. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$104277, asynchronously reset by \reset
Extracted 119 gates and 201 wires to a netlist network with 80 inputs and 50 outputs.

3.31.134.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.134.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:              NAND cells:       22
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               MUX cells:       32
ABC RESULTS:                OR cells:       16
ABC RESULTS:               AND cells:       20
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:       71
ABC RESULTS:           input signals:       80
ABC RESULTS:          output signals:       50
Removing temp directory.

3.31.135. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$102750, asynchronously reset by \reset
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.31.135.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.135.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.136. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$104259, asynchronously reset by \reset
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.31.136.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.136.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.137. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$102780, asynchronously reset by \reset
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 31 outputs.

3.31.137.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.137.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       30
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:       60
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:       31
Removing temp directory.

3.31.138. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$102726, asynchronously reset by \reset
Extracted 33 gates and 52 wires to a netlist network with 18 inputs and 16 outputs.

3.31.138.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.138.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        8
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.139. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$102587, asynchronously reset by \reset
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 3 outputs.

3.31.139.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.139.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.140. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$102464, asynchronously reset by \reset
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 3 outputs.

3.31.140.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.140.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.141. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$102336, asynchronously reset by \reset
Extracted 36 gates and 59 wires to a netlist network with 22 inputs and 13 outputs.

3.31.141.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.141.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:       11
ABC RESULTS:                OR cells:       10
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.142. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$100070, asynchronously reset by \reset
Extracted 289 gates and 461 wires to a netlist network with 170 inputs and 113 outputs.

3.31.142.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.142.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       31
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               AND cells:       37
ABC RESULTS:               XOR cells:       32
ABC RESULTS:               MUX cells:      133
ABC RESULTS:               BUF cells:       41
ABC RESULTS:        internal signals:      178
ABC RESULTS:           input signals:      170
ABC RESULTS:          output signals:      113
Removing temp directory.

yosys> abc -script /tmp/yosys_vjUte3/abc_tmp_1.scr

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Extracted 14895 gates and 16973 wires to a netlist network with 2078 inputs and 2084 outputs.

3.32.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_vjUte3/abc_tmp_1.scr 
ABC:   #Luts =  5777  Max Lvl =  32  Avg Lvl =   8.96  [   1.03 sec. at Pass 0]
ABC:   #Luts =  4740  Max Lvl =  18  Avg Lvl =   5.78  [  56.20 sec. at Pass 1]
ABC:   #Luts =  4707  Max Lvl =  15  Avg Lvl =   5.48  [  11.48 sec. at Pass 2]
ABC:   #Luts =  4655  Max Lvl =  15  Avg Lvl =   5.20  [  26.60 sec. at Pass 3]
ABC:   #Luts =  4637  Max Lvl =  14  Avg Lvl =   5.20  [  14.29 sec. at Pass 4]
ABC:   #Luts =  4569  Max Lvl =  15  Avg Lvl =   5.32  [  38.63 sec. at Pass 5]
ABC:   #Luts =  4562  Max Lvl =  15  Avg Lvl =   5.12  [  12.76 sec. at Pass 6]
ABC:   #Luts =  4531  Max Lvl =  13  Avg Lvl =   4.99  [  52.09 sec. at Pass 7]
ABC:   #Luts =  4530  Max Lvl =  14  Avg Lvl =   5.17  [  14.40 sec. at Pass 8]
ABC:   #Luts =  4498  Max Lvl =  14  Avg Lvl =   5.13  [  38.82 sec. at Pass 9]
ABC:   #Luts =  4494  Max Lvl =  15  Avg Lvl =   5.25  [  12.53 sec. at Pass 10]
ABC:   #Luts =  4481  Max Lvl =  14  Avg Lvl =   5.36  [  50.86 sec. at Pass 11]
ABC:   #Luts =  4481  Max Lvl =  14  Avg Lvl =   5.36  [  14.74 sec. at Pass 12]
ABC:   #Luts =  4473  Max Lvl =  14  Avg Lvl =   5.01  [  51.26 sec. at Pass 13]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     4473
ABC RESULTS:        internal signals:    12811
ABC RESULTS:           input signals:     2078
ABC RESULTS:          output signals:     2084
Removing temp directory.

yosys> opt

3.33. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge -nomux

3.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_muxtree

3.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys> opt_reduce

3.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 33868 unused wires.
<suppressed ~47 debug messages>

yosys> opt_expr

3.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.33.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys> opt_reduce

3.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff

3.33.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.33.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.34. Printing statistics.

=== b17 ===

   Number of wires:               4561
   Number of wire bits:           8751
   Number of public wires:         153
   Number of public wire bits:    1668
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6552
     $_DFFE_PP0P_                 1301
     $_DFF_PP0_                      3
     $lut                         4464
     $mux                            6
     adder_carry                   778


yosys> shregmap -minlen 8 -maxlen 20

3.35. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.37. Printing statistics.

=== b17 ===

   Number of wires:               4561
   Number of wire bits:           8751
   Number of public wires:         153
   Number of public wire bits:    1668
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6552
     $_DFFE_PP0P_                 1301
     $_DFF_PP0_                      3
     $lut                         4464
     $mux                            6
     adder_carry                   778


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.38.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $mux.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~7214 debug messages>

yosys> opt_expr -mux_undef

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~105276 debug messages>

yosys> simplemap

3.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~53208 debug messages>
Removed a total of 17736 cells.

yosys> opt_dff -nodffe -nosdff

3.43. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 17663 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.45. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~4652 debug messages>

yosys> opt_merge -nomux

3.45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~270 debug messages>
Removed a total of 90 cells.

yosys> opt_muxtree

3.45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 1673 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.45.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.45.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.45.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_vjUte3/abc_tmp_2.scr

3.46. Executing ABC pass (technology mapping using ABC).

3.46.1. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Extracted 16114 gates and 18175 wires to a netlist network with 2059 inputs and 2064 outputs.

3.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_vjUte3/abc_tmp_2.scr 
ABC:   #Luts =  4485  Max Lvl =  16  Avg Lvl =   5.53  [   2.10 sec. at Pass 0]
ABC:   #Luts =  4485  Max Lvl =  16  Avg Lvl =   5.53  [  72.25 sec. at Pass 1]
ABC:   #Luts =  4485  Max Lvl =  16  Avg Lvl =   5.53  [  13.76 sec. at Pass 2]
ABC:   #Luts =  4427  Max Lvl =  15  Avg Lvl =   5.41  [  44.99 sec. at Pass 3]
ABC:   #Luts =  4426  Max Lvl =  15  Avg Lvl =   5.60  [  15.48 sec. at Pass 4]
ABC:   #Luts =  4391  Max Lvl =  14  Avg Lvl =   5.34  [  56.15 sec. at Pass 5]
ABC:   #Luts =  4391  Max Lvl =  14  Avg Lvl =   5.34  [  21.82 sec. at Pass 6]
ABC:   #Luts =  4375  Max Lvl =  14  Avg Lvl =   5.25  [  65.13 sec. at Pass 7]
ABC:   #Luts =  4375  Max Lvl =  14  Avg Lvl =   5.25  [  16.32 sec. at Pass 8]
ABC:   #Luts =  4361  Max Lvl =  15  Avg Lvl =   5.25  [  52.81 sec. at Pass 9]
ABC:   #Luts =  4361  Max Lvl =  15  Avg Lvl =   5.25  [  14.64 sec. at Pass 10]
ABC:   #Luts =  4355  Max Lvl =  15  Avg Lvl =   5.53  [  58.25 sec. at Pass 11]
ABC:   #Luts =  4353  Max Lvl =  15  Avg Lvl =   5.29  [  18.57 sec. at Pass 12]
ABC:   #Luts =  4340  Max Lvl =  15  Avg Lvl =   5.23  [  65.15 sec. at Pass 13]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     4340
ABC RESULTS:        internal signals:    14052
ABC RESULTS:           input signals:     2059
ABC RESULTS:          output signals:     2064
Removing temp directory.

yosys> opt

3.47. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge -nomux

3.47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 14821 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.47.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.47.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.47.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.47.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff

3.47.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.47.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.47.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.48. Executing HIERARCHY pass (managing design hierarchy).

3.48.1. Analyzing design hierarchy..
Top module:  \b17

3.48.2. Analyzing design hierarchy..
Top module:  \b17
Removed 0 unused modules.

yosys> stat

3.49. Printing statistics.

=== b17 ===

   Number of wires:               4430
   Number of wire bits:           8620
   Number of public wires:         153
   Number of public wire bits:    1668
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6421
     $lut                         4339
     adder_carry                   778
     dffsre                       1304


yosys> opt_clean -purge

3.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 47 unused wires.
<suppressed ~47 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.51. Executing Verilog backend.

yosys> bmuxmap

3.51.1. Executing BMUXMAP pass.

yosys> demuxmap

3.51.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\b17'.

End of script. Logfile hash: 06a3d6e111, CPU: user 180.02s system 3.27s, MEM: 298.84 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 97% 3x abc (7385 sec), 0% 34x opt_dff (69 sec), ...
real 1180.19
user 7180.68
sys 374.40
