// Seed: 1829544068
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    input uwire id_3,
    output wor id_4,
    input wire id_5,
    output uwire id_6,
    input supply0 id_7,
    output supply0 id_8,
    input uwire id_9,
    output supply0 id_10,
    output tri id_11
);
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_10 = 1 & 1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input uwire id_2,
    output tri id_3,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wand id_8,
    output logic id_9,
    input tri1 id_10,
    output tri0 id_11,
    input supply1 id_12,
    input tri id_13,
    output uwire id_14,
    input tri0 id_15
    , id_17
);
  always repeat (1) id_9 <= 1'b0;
  module_0(
      id_6, id_5, id_13, id_5, id_1, id_5, id_11, id_12, id_1, id_15, id_7, id_14
  );
endmodule
