
Test2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000170c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001894  08001894  00011894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080018c4  080018c4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080018c4  080018c4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080018c4  080018c4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080018c4  080018c4  000118c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080018c8  080018c8  000118c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080018cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  2000000c  080018d8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000003c  080018d8  0002003c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000392a  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000cb8  00000000  00000000  00023966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000380  00000000  00000000  00024620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000308  00000000  00000000  000249a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b41f  00000000  00000000  00024ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004baa  00000000  00000000  000400c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4064  00000000  00000000  00044c71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e8cd5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c28  00000000  00000000  000e8d28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800187c 	.word	0x0800187c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800187c 	.word	0x0800187c

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	for (i = 0; i<10; i++){
 80001cc:	4b0e      	ldr	r3, [pc, #56]	; (8000208 <main+0x40>)
 80001ce:	2200      	movs	r2, #0
 80001d0:	701a      	strb	r2, [r3, #0]
 80001d2:	e00f      	b.n	80001f4 <main+0x2c>
		y[i] =2*i + 5;
 80001d4:	4b0c      	ldr	r3, [pc, #48]	; (8000208 <main+0x40>)
 80001d6:	781b      	ldrb	r3, [r3, #0]
 80001d8:	005b      	lsls	r3, r3, #1
 80001da:	b2db      	uxtb	r3, r3
 80001dc:	4a0a      	ldr	r2, [pc, #40]	; (8000208 <main+0x40>)
 80001de:	7812      	ldrb	r2, [r2, #0]
 80001e0:	3305      	adds	r3, #5
 80001e2:	b2d9      	uxtb	r1, r3
 80001e4:	4b09      	ldr	r3, [pc, #36]	; (800020c <main+0x44>)
 80001e6:	5499      	strb	r1, [r3, r2]
	for (i = 0; i<10; i++){
 80001e8:	4b07      	ldr	r3, [pc, #28]	; (8000208 <main+0x40>)
 80001ea:	781b      	ldrb	r3, [r3, #0]
 80001ec:	3301      	adds	r3, #1
 80001ee:	b2da      	uxtb	r2, r3
 80001f0:	4b05      	ldr	r3, [pc, #20]	; (8000208 <main+0x40>)
 80001f2:	701a      	strb	r2, [r3, #0]
 80001f4:	4b04      	ldr	r3, [pc, #16]	; (8000208 <main+0x40>)
 80001f6:	781b      	ldrb	r3, [r3, #0]
 80001f8:	2b09      	cmp	r3, #9
 80001fa:	d9eb      	bls.n	80001d4 <main+0xc>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001fc:	f000 f8d8 	bl	80003b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000200:	f000 f806 	bl	8000210 <SystemClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000204:	e7fe      	b.n	8000204 <main+0x3c>
 8000206:	bf00      	nop
 8000208:	20000028 	.word	0x20000028
 800020c:	2000002c 	.word	0x2000002c

08000210 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b090      	sub	sp, #64	; 0x40
 8000214:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000216:	f107 0318 	add.w	r3, r7, #24
 800021a:	2228      	movs	r2, #40	; 0x28
 800021c:	2100      	movs	r1, #0
 800021e:	4618      	mov	r0, r3
 8000220:	f001 fb24 	bl	800186c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000224:	1d3b      	adds	r3, r7, #4
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]
 800022a:	605a      	str	r2, [r3, #4]
 800022c:	609a      	str	r2, [r3, #8]
 800022e:	60da      	str	r2, [r3, #12]
 8000230:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000232:	2302      	movs	r3, #2
 8000234:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000236:	2301      	movs	r3, #1
 8000238:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800023a:	2310      	movs	r3, #16
 800023c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800023e:	2302      	movs	r3, #2
 8000240:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000242:	2300      	movs	r3, #0
 8000244:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL5;
 8000246:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 800024a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800024c:	f107 0318 	add.w	r3, r7, #24
 8000250:	4618      	mov	r0, r3
 8000252:	f000 f9f9 	bl	8000648 <HAL_RCC_OscConfig>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d001      	beq.n	8000260 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800025c:	f000 f818 	bl	8000290 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000260:	230f      	movs	r3, #15
 8000262:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000264:	2302      	movs	r3, #2
 8000266:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000268:	2380      	movs	r3, #128	; 0x80
 800026a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800026c:	2300      	movs	r3, #0
 800026e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000270:	2300      	movs	r3, #0
 8000272:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000274:	1d3b      	adds	r3, r7, #4
 8000276:	2100      	movs	r1, #0
 8000278:	4618      	mov	r0, r3
 800027a:	f001 f8ed 	bl	8001458 <HAL_RCC_ClockConfig>
 800027e:	4603      	mov	r3, r0
 8000280:	2b00      	cmp	r3, #0
 8000282:	d001      	beq.n	8000288 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000284:	f000 f804 	bl	8000290 <Error_Handler>
  }
}
 8000288:	bf00      	nop
 800028a:	3740      	adds	r7, #64	; 0x40
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}

08000290 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000294:	b672      	cpsid	i
}
 8000296:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000298:	e7fe      	b.n	8000298 <Error_Handler+0x8>
	...

0800029c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800029c:	b480      	push	{r7}
 800029e:	b083      	sub	sp, #12
 80002a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002a2:	4b0f      	ldr	r3, [pc, #60]	; (80002e0 <HAL_MspInit+0x44>)
 80002a4:	699b      	ldr	r3, [r3, #24]
 80002a6:	4a0e      	ldr	r2, [pc, #56]	; (80002e0 <HAL_MspInit+0x44>)
 80002a8:	f043 0301 	orr.w	r3, r3, #1
 80002ac:	6193      	str	r3, [r2, #24]
 80002ae:	4b0c      	ldr	r3, [pc, #48]	; (80002e0 <HAL_MspInit+0x44>)
 80002b0:	699b      	ldr	r3, [r3, #24]
 80002b2:	f003 0301 	and.w	r3, r3, #1
 80002b6:	607b      	str	r3, [r7, #4]
 80002b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002ba:	4b09      	ldr	r3, [pc, #36]	; (80002e0 <HAL_MspInit+0x44>)
 80002bc:	69db      	ldr	r3, [r3, #28]
 80002be:	4a08      	ldr	r2, [pc, #32]	; (80002e0 <HAL_MspInit+0x44>)
 80002c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002c4:	61d3      	str	r3, [r2, #28]
 80002c6:	4b06      	ldr	r3, [pc, #24]	; (80002e0 <HAL_MspInit+0x44>)
 80002c8:	69db      	ldr	r3, [r3, #28]
 80002ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002ce:	603b      	str	r3, [r7, #0]
 80002d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002d2:	bf00      	nop
 80002d4:	370c      	adds	r7, #12
 80002d6:	46bd      	mov	sp, r7
 80002d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	40021000 	.word	0x40021000

080002e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80002e8:	e7fe      	b.n	80002e8 <NMI_Handler+0x4>

080002ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002ea:	b480      	push	{r7}
 80002ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002ee:	e7fe      	b.n	80002ee <HardFault_Handler+0x4>

080002f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002f4:	e7fe      	b.n	80002f4 <MemManage_Handler+0x4>

080002f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002f6:	b480      	push	{r7}
 80002f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002fa:	e7fe      	b.n	80002fa <BusFault_Handler+0x4>

080002fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000300:	e7fe      	b.n	8000300 <UsageFault_Handler+0x4>

08000302 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000302:	b480      	push	{r7}
 8000304:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000306:	bf00      	nop
 8000308:	46bd      	mov	sp, r7
 800030a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030e:	4770      	bx	lr

08000310 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000314:	bf00      	nop
 8000316:	46bd      	mov	sp, r7
 8000318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031c:	4770      	bx	lr

0800031e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800031e:	b480      	push	{r7}
 8000320:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000322:	bf00      	nop
 8000324:	46bd      	mov	sp, r7
 8000326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032a:	4770      	bx	lr

0800032c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000330:	f000 f884 	bl	800043c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000334:	bf00      	nop
 8000336:	bd80      	pop	{r7, pc}

08000338 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800033c:	4b06      	ldr	r3, [pc, #24]	; (8000358 <SystemInit+0x20>)
 800033e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000342:	4a05      	ldr	r2, [pc, #20]	; (8000358 <SystemInit+0x20>)
 8000344:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000348:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800034c:	bf00      	nop
 800034e:	46bd      	mov	sp, r7
 8000350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000354:	4770      	bx	lr
 8000356:	bf00      	nop
 8000358:	e000ed00 	.word	0xe000ed00

0800035c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800035c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000394 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000360:	f7ff ffea 	bl	8000338 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000364:	480c      	ldr	r0, [pc, #48]	; (8000398 <LoopForever+0x6>)
  ldr r1, =_edata
 8000366:	490d      	ldr	r1, [pc, #52]	; (800039c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000368:	4a0d      	ldr	r2, [pc, #52]	; (80003a0 <LoopForever+0xe>)
  movs r3, #0
 800036a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800036c:	e002      	b.n	8000374 <LoopCopyDataInit>

0800036e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800036e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000370:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000372:	3304      	adds	r3, #4

08000374 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000374:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000376:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000378:	d3f9      	bcc.n	800036e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800037a:	4a0a      	ldr	r2, [pc, #40]	; (80003a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800037c:	4c0a      	ldr	r4, [pc, #40]	; (80003a8 <LoopForever+0x16>)
  movs r3, #0
 800037e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000380:	e001      	b.n	8000386 <LoopFillZerobss>

08000382 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000382:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000384:	3204      	adds	r2, #4

08000386 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000386:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000388:	d3fb      	bcc.n	8000382 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800038a:	f001 fa4b 	bl	8001824 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800038e:	f7ff ff1b 	bl	80001c8 <main>

08000392 <LoopForever>:

LoopForever:
    b LoopForever
 8000392:	e7fe      	b.n	8000392 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000394:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000398:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800039c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003a0:	080018cc 	.word	0x080018cc
  ldr r2, =_sbss
 80003a4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80003a8:	2000003c 	.word	0x2000003c

080003ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80003ac:	e7fe      	b.n	80003ac <ADC1_2_IRQHandler>
	...

080003b0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80003b4:	4b08      	ldr	r3, [pc, #32]	; (80003d8 <HAL_Init+0x28>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a07      	ldr	r2, [pc, #28]	; (80003d8 <HAL_Init+0x28>)
 80003ba:	f043 0310 	orr.w	r3, r3, #16
 80003be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80003c0:	2003      	movs	r0, #3
 80003c2:	f000 f90d 	bl	80005e0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80003c6:	2000      	movs	r0, #0
 80003c8:	f000 f808 	bl	80003dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80003cc:	f7ff ff66 	bl	800029c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80003d0:	2300      	movs	r3, #0
}
 80003d2:	4618      	mov	r0, r3
 80003d4:	bd80      	pop	{r7, pc}
 80003d6:	bf00      	nop
 80003d8:	40022000 	.word	0x40022000

080003dc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80003e4:	4b12      	ldr	r3, [pc, #72]	; (8000430 <HAL_InitTick+0x54>)
 80003e6:	681a      	ldr	r2, [r3, #0]
 80003e8:	4b12      	ldr	r3, [pc, #72]	; (8000434 <HAL_InitTick+0x58>)
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	4619      	mov	r1, r3
 80003ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80003f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80003f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80003fa:	4618      	mov	r0, r3
 80003fc:	f000 f917 	bl	800062e <HAL_SYSTICK_Config>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000406:	2301      	movs	r3, #1
 8000408:	e00e      	b.n	8000428 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	2b0f      	cmp	r3, #15
 800040e:	d80a      	bhi.n	8000426 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000410:	2200      	movs	r2, #0
 8000412:	6879      	ldr	r1, [r7, #4]
 8000414:	f04f 30ff 	mov.w	r0, #4294967295
 8000418:	f000 f8ed 	bl	80005f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800041c:	4a06      	ldr	r2, [pc, #24]	; (8000438 <HAL_InitTick+0x5c>)
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000422:	2300      	movs	r3, #0
 8000424:	e000      	b.n	8000428 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000426:	2301      	movs	r3, #1
}
 8000428:	4618      	mov	r0, r3
 800042a:	3708      	adds	r7, #8
 800042c:	46bd      	mov	sp, r7
 800042e:	bd80      	pop	{r7, pc}
 8000430:	20000000 	.word	0x20000000
 8000434:	20000008 	.word	0x20000008
 8000438:	20000004 	.word	0x20000004

0800043c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000440:	4b06      	ldr	r3, [pc, #24]	; (800045c <HAL_IncTick+0x20>)
 8000442:	781b      	ldrb	r3, [r3, #0]
 8000444:	461a      	mov	r2, r3
 8000446:	4b06      	ldr	r3, [pc, #24]	; (8000460 <HAL_IncTick+0x24>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	4413      	add	r3, r2
 800044c:	4a04      	ldr	r2, [pc, #16]	; (8000460 <HAL_IncTick+0x24>)
 800044e:	6013      	str	r3, [r2, #0]
}
 8000450:	bf00      	nop
 8000452:	46bd      	mov	sp, r7
 8000454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000458:	4770      	bx	lr
 800045a:	bf00      	nop
 800045c:	20000008 	.word	0x20000008
 8000460:	20000038 	.word	0x20000038

08000464 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  return uwTick;  
 8000468:	4b03      	ldr	r3, [pc, #12]	; (8000478 <HAL_GetTick+0x14>)
 800046a:	681b      	ldr	r3, [r3, #0]
}
 800046c:	4618      	mov	r0, r3
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	20000038 	.word	0x20000038

0800047c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800047c:	b480      	push	{r7}
 800047e:	b085      	sub	sp, #20
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	f003 0307 	and.w	r3, r3, #7
 800048a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800048c:	4b0c      	ldr	r3, [pc, #48]	; (80004c0 <__NVIC_SetPriorityGrouping+0x44>)
 800048e:	68db      	ldr	r3, [r3, #12]
 8000490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000492:	68ba      	ldr	r2, [r7, #8]
 8000494:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000498:	4013      	ands	r3, r2
 800049a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004a0:	68bb      	ldr	r3, [r7, #8]
 80004a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80004a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80004ae:	4a04      	ldr	r2, [pc, #16]	; (80004c0 <__NVIC_SetPriorityGrouping+0x44>)
 80004b0:	68bb      	ldr	r3, [r7, #8]
 80004b2:	60d3      	str	r3, [r2, #12]
}
 80004b4:	bf00      	nop
 80004b6:	3714      	adds	r7, #20
 80004b8:	46bd      	mov	sp, r7
 80004ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004be:	4770      	bx	lr
 80004c0:	e000ed00 	.word	0xe000ed00

080004c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004c8:	4b04      	ldr	r3, [pc, #16]	; (80004dc <__NVIC_GetPriorityGrouping+0x18>)
 80004ca:	68db      	ldr	r3, [r3, #12]
 80004cc:	0a1b      	lsrs	r3, r3, #8
 80004ce:	f003 0307 	and.w	r3, r3, #7
}
 80004d2:	4618      	mov	r0, r3
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr
 80004dc:	e000ed00 	.word	0xe000ed00

080004e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b083      	sub	sp, #12
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	4603      	mov	r3, r0
 80004e8:	6039      	str	r1, [r7, #0]
 80004ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	db0a      	blt.n	800050a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004f4:	683b      	ldr	r3, [r7, #0]
 80004f6:	b2da      	uxtb	r2, r3
 80004f8:	490c      	ldr	r1, [pc, #48]	; (800052c <__NVIC_SetPriority+0x4c>)
 80004fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004fe:	0112      	lsls	r2, r2, #4
 8000500:	b2d2      	uxtb	r2, r2
 8000502:	440b      	add	r3, r1
 8000504:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000508:	e00a      	b.n	8000520 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	b2da      	uxtb	r2, r3
 800050e:	4908      	ldr	r1, [pc, #32]	; (8000530 <__NVIC_SetPriority+0x50>)
 8000510:	79fb      	ldrb	r3, [r7, #7]
 8000512:	f003 030f 	and.w	r3, r3, #15
 8000516:	3b04      	subs	r3, #4
 8000518:	0112      	lsls	r2, r2, #4
 800051a:	b2d2      	uxtb	r2, r2
 800051c:	440b      	add	r3, r1
 800051e:	761a      	strb	r2, [r3, #24]
}
 8000520:	bf00      	nop
 8000522:	370c      	adds	r7, #12
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr
 800052c:	e000e100 	.word	0xe000e100
 8000530:	e000ed00 	.word	0xe000ed00

08000534 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000534:	b480      	push	{r7}
 8000536:	b089      	sub	sp, #36	; 0x24
 8000538:	af00      	add	r7, sp, #0
 800053a:	60f8      	str	r0, [r7, #12]
 800053c:	60b9      	str	r1, [r7, #8]
 800053e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	f003 0307 	and.w	r3, r3, #7
 8000546:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000548:	69fb      	ldr	r3, [r7, #28]
 800054a:	f1c3 0307 	rsb	r3, r3, #7
 800054e:	2b04      	cmp	r3, #4
 8000550:	bf28      	it	cs
 8000552:	2304      	movcs	r3, #4
 8000554:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000556:	69fb      	ldr	r3, [r7, #28]
 8000558:	3304      	adds	r3, #4
 800055a:	2b06      	cmp	r3, #6
 800055c:	d902      	bls.n	8000564 <NVIC_EncodePriority+0x30>
 800055e:	69fb      	ldr	r3, [r7, #28]
 8000560:	3b03      	subs	r3, #3
 8000562:	e000      	b.n	8000566 <NVIC_EncodePriority+0x32>
 8000564:	2300      	movs	r3, #0
 8000566:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000568:	f04f 32ff 	mov.w	r2, #4294967295
 800056c:	69bb      	ldr	r3, [r7, #24]
 800056e:	fa02 f303 	lsl.w	r3, r2, r3
 8000572:	43da      	mvns	r2, r3
 8000574:	68bb      	ldr	r3, [r7, #8]
 8000576:	401a      	ands	r2, r3
 8000578:	697b      	ldr	r3, [r7, #20]
 800057a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800057c:	f04f 31ff 	mov.w	r1, #4294967295
 8000580:	697b      	ldr	r3, [r7, #20]
 8000582:	fa01 f303 	lsl.w	r3, r1, r3
 8000586:	43d9      	mvns	r1, r3
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800058c:	4313      	orrs	r3, r2
         );
}
 800058e:	4618      	mov	r0, r3
 8000590:	3724      	adds	r7, #36	; 0x24
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
	...

0800059c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	3b01      	subs	r3, #1
 80005a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80005ac:	d301      	bcc.n	80005b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80005ae:	2301      	movs	r3, #1
 80005b0:	e00f      	b.n	80005d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005b2:	4a0a      	ldr	r2, [pc, #40]	; (80005dc <SysTick_Config+0x40>)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	3b01      	subs	r3, #1
 80005b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80005ba:	210f      	movs	r1, #15
 80005bc:	f04f 30ff 	mov.w	r0, #4294967295
 80005c0:	f7ff ff8e 	bl	80004e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005c4:	4b05      	ldr	r3, [pc, #20]	; (80005dc <SysTick_Config+0x40>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005ca:	4b04      	ldr	r3, [pc, #16]	; (80005dc <SysTick_Config+0x40>)
 80005cc:	2207      	movs	r2, #7
 80005ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80005d0:	2300      	movs	r3, #0
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	e000e010 	.word	0xe000e010

080005e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f7ff ff47 	bl	800047c <__NVIC_SetPriorityGrouping>
}
 80005ee:	bf00      	nop
 80005f0:	3708      	adds	r7, #8
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}

080005f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005f6:	b580      	push	{r7, lr}
 80005f8:	b086      	sub	sp, #24
 80005fa:	af00      	add	r7, sp, #0
 80005fc:	4603      	mov	r3, r0
 80005fe:	60b9      	str	r1, [r7, #8]
 8000600:	607a      	str	r2, [r7, #4]
 8000602:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000608:	f7ff ff5c 	bl	80004c4 <__NVIC_GetPriorityGrouping>
 800060c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800060e:	687a      	ldr	r2, [r7, #4]
 8000610:	68b9      	ldr	r1, [r7, #8]
 8000612:	6978      	ldr	r0, [r7, #20]
 8000614:	f7ff ff8e 	bl	8000534 <NVIC_EncodePriority>
 8000618:	4602      	mov	r2, r0
 800061a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800061e:	4611      	mov	r1, r2
 8000620:	4618      	mov	r0, r3
 8000622:	f7ff ff5d 	bl	80004e0 <__NVIC_SetPriority>
}
 8000626:	bf00      	nop
 8000628:	3718      	adds	r7, #24
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}

0800062e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800062e:	b580      	push	{r7, lr}
 8000630:	b082      	sub	sp, #8
 8000632:	af00      	add	r7, sp, #0
 8000634:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000636:	6878      	ldr	r0, [r7, #4]
 8000638:	f7ff ffb0 	bl	800059c <SysTick_Config>
 800063c:	4603      	mov	r3, r0
}
 800063e:	4618      	mov	r0, r3
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
	...

08000648 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800064e:	af00      	add	r7, sp, #0
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d102      	bne.n	8000662 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800065c:	2301      	movs	r3, #1
 800065e:	f000 bef4 	b.w	800144a <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	f003 0301 	and.w	r3, r3, #1
 800066c:	2b00      	cmp	r3, #0
 800066e:	f000 816a 	beq.w	8000946 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000672:	4bb3      	ldr	r3, [pc, #716]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 8000674:	685b      	ldr	r3, [r3, #4]
 8000676:	f003 030c 	and.w	r3, r3, #12
 800067a:	2b04      	cmp	r3, #4
 800067c:	d00c      	beq.n	8000698 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800067e:	4bb0      	ldr	r3, [pc, #704]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 8000680:	685b      	ldr	r3, [r3, #4]
 8000682:	f003 030c 	and.w	r3, r3, #12
 8000686:	2b08      	cmp	r3, #8
 8000688:	d159      	bne.n	800073e <HAL_RCC_OscConfig+0xf6>
 800068a:	4bad      	ldr	r3, [pc, #692]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 800068c:	685b      	ldr	r3, [r3, #4]
 800068e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000692:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000696:	d152      	bne.n	800073e <HAL_RCC_OscConfig+0xf6>
 8000698:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800069c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80006a0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80006a4:	fa93 f3a3 	rbit	r3, r3
 80006a8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80006ac:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006b0:	fab3 f383 	clz	r3, r3
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	095b      	lsrs	r3, r3, #5
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	f043 0301 	orr.w	r3, r3, #1
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d102      	bne.n	80006ca <HAL_RCC_OscConfig+0x82>
 80006c4:	4b9e      	ldr	r3, [pc, #632]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	e015      	b.n	80006f6 <HAL_RCC_OscConfig+0xae>
 80006ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80006ce:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80006d2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80006d6:	fa93 f3a3 	rbit	r3, r3
 80006da:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80006de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80006e2:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80006e6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80006ea:	fa93 f3a3 	rbit	r3, r3
 80006ee:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80006f2:	4b93      	ldr	r3, [pc, #588]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 80006f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80006fa:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80006fe:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000702:	fa92 f2a2 	rbit	r2, r2
 8000706:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800070a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800070e:	fab2 f282 	clz	r2, r2
 8000712:	b2d2      	uxtb	r2, r2
 8000714:	f042 0220 	orr.w	r2, r2, #32
 8000718:	b2d2      	uxtb	r2, r2
 800071a:	f002 021f 	and.w	r2, r2, #31
 800071e:	2101      	movs	r1, #1
 8000720:	fa01 f202 	lsl.w	r2, r1, r2
 8000724:	4013      	ands	r3, r2
 8000726:	2b00      	cmp	r3, #0
 8000728:	f000 810c 	beq.w	8000944 <HAL_RCC_OscConfig+0x2fc>
 800072c:	1d3b      	adds	r3, r7, #4
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	685b      	ldr	r3, [r3, #4]
 8000732:	2b00      	cmp	r3, #0
 8000734:	f040 8106 	bne.w	8000944 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000738:	2301      	movs	r3, #1
 800073a:	f000 be86 	b.w	800144a <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800073e:	1d3b      	adds	r3, r7, #4
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	685b      	ldr	r3, [r3, #4]
 8000744:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000748:	d106      	bne.n	8000758 <HAL_RCC_OscConfig+0x110>
 800074a:	4b7d      	ldr	r3, [pc, #500]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	4a7c      	ldr	r2, [pc, #496]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 8000750:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000754:	6013      	str	r3, [r2, #0]
 8000756:	e030      	b.n	80007ba <HAL_RCC_OscConfig+0x172>
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d10c      	bne.n	800077c <HAL_RCC_OscConfig+0x134>
 8000762:	4b77      	ldr	r3, [pc, #476]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a76      	ldr	r2, [pc, #472]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 8000768:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800076c:	6013      	str	r3, [r2, #0]
 800076e:	4b74      	ldr	r3, [pc, #464]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a73      	ldr	r2, [pc, #460]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 8000774:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000778:	6013      	str	r3, [r2, #0]
 800077a:	e01e      	b.n	80007ba <HAL_RCC_OscConfig+0x172>
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	685b      	ldr	r3, [r3, #4]
 8000782:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000786:	d10c      	bne.n	80007a2 <HAL_RCC_OscConfig+0x15a>
 8000788:	4b6d      	ldr	r3, [pc, #436]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a6c      	ldr	r2, [pc, #432]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 800078e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000792:	6013      	str	r3, [r2, #0]
 8000794:	4b6a      	ldr	r3, [pc, #424]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a69      	ldr	r2, [pc, #420]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 800079a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800079e:	6013      	str	r3, [r2, #0]
 80007a0:	e00b      	b.n	80007ba <HAL_RCC_OscConfig+0x172>
 80007a2:	4b67      	ldr	r3, [pc, #412]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	4a66      	ldr	r2, [pc, #408]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 80007a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007ac:	6013      	str	r3, [r2, #0]
 80007ae:	4b64      	ldr	r3, [pc, #400]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4a63      	ldr	r2, [pc, #396]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 80007b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007b8:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80007ba:	4b61      	ldr	r3, [pc, #388]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 80007bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007be:	f023 020f 	bic.w	r2, r3, #15
 80007c2:	1d3b      	adds	r3, r7, #4
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	689b      	ldr	r3, [r3, #8]
 80007c8:	495d      	ldr	r1, [pc, #372]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 80007ca:	4313      	orrs	r3, r2
 80007cc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80007ce:	1d3b      	adds	r3, r7, #4
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d059      	beq.n	800088c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007d8:	f7ff fe44 	bl	8000464 <HAL_GetTick>
 80007dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007e0:	e00a      	b.n	80007f8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007e2:	f7ff fe3f 	bl	8000464 <HAL_GetTick>
 80007e6:	4602      	mov	r2, r0
 80007e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80007ec:	1ad3      	subs	r3, r2, r3
 80007ee:	2b64      	cmp	r3, #100	; 0x64
 80007f0:	d902      	bls.n	80007f8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80007f2:	2303      	movs	r3, #3
 80007f4:	f000 be29 	b.w	800144a <HAL_RCC_OscConfig+0xe02>
 80007f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80007fc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000800:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000804:	fa93 f3a3 	rbit	r3, r3
 8000808:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800080c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000810:	fab3 f383 	clz	r3, r3
 8000814:	b2db      	uxtb	r3, r3
 8000816:	095b      	lsrs	r3, r3, #5
 8000818:	b2db      	uxtb	r3, r3
 800081a:	f043 0301 	orr.w	r3, r3, #1
 800081e:	b2db      	uxtb	r3, r3
 8000820:	2b01      	cmp	r3, #1
 8000822:	d102      	bne.n	800082a <HAL_RCC_OscConfig+0x1e2>
 8000824:	4b46      	ldr	r3, [pc, #280]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	e015      	b.n	8000856 <HAL_RCC_OscConfig+0x20e>
 800082a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800082e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000832:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000836:	fa93 f3a3 	rbit	r3, r3
 800083a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800083e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000842:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000846:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800084a:	fa93 f3a3 	rbit	r3, r3
 800084e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000852:	4b3b      	ldr	r3, [pc, #236]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 8000854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000856:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800085a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800085e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000862:	fa92 f2a2 	rbit	r2, r2
 8000866:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800086a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800086e:	fab2 f282 	clz	r2, r2
 8000872:	b2d2      	uxtb	r2, r2
 8000874:	f042 0220 	orr.w	r2, r2, #32
 8000878:	b2d2      	uxtb	r2, r2
 800087a:	f002 021f 	and.w	r2, r2, #31
 800087e:	2101      	movs	r1, #1
 8000880:	fa01 f202 	lsl.w	r2, r1, r2
 8000884:	4013      	ands	r3, r2
 8000886:	2b00      	cmp	r3, #0
 8000888:	d0ab      	beq.n	80007e2 <HAL_RCC_OscConfig+0x19a>
 800088a:	e05c      	b.n	8000946 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800088c:	f7ff fdea 	bl	8000464 <HAL_GetTick>
 8000890:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000894:	e00a      	b.n	80008ac <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000896:	f7ff fde5 	bl	8000464 <HAL_GetTick>
 800089a:	4602      	mov	r2, r0
 800089c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80008a0:	1ad3      	subs	r3, r2, r3
 80008a2:	2b64      	cmp	r3, #100	; 0x64
 80008a4:	d902      	bls.n	80008ac <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80008a6:	2303      	movs	r3, #3
 80008a8:	f000 bdcf 	b.w	800144a <HAL_RCC_OscConfig+0xe02>
 80008ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008b0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008b4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80008b8:	fa93 f3a3 	rbit	r3, r3
 80008bc:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80008c0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008c4:	fab3 f383 	clz	r3, r3
 80008c8:	b2db      	uxtb	r3, r3
 80008ca:	095b      	lsrs	r3, r3, #5
 80008cc:	b2db      	uxtb	r3, r3
 80008ce:	f043 0301 	orr.w	r3, r3, #1
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	2b01      	cmp	r3, #1
 80008d6:	d102      	bne.n	80008de <HAL_RCC_OscConfig+0x296>
 80008d8:	4b19      	ldr	r3, [pc, #100]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	e015      	b.n	800090a <HAL_RCC_OscConfig+0x2c2>
 80008de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008e2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008e6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80008ea:	fa93 f3a3 	rbit	r3, r3
 80008ee:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80008f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008f6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80008fa:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80008fe:	fa93 f3a3 	rbit	r3, r3
 8000902:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000906:	4b0e      	ldr	r3, [pc, #56]	; (8000940 <HAL_RCC_OscConfig+0x2f8>)
 8000908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800090a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800090e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000912:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000916:	fa92 f2a2 	rbit	r2, r2
 800091a:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800091e:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000922:	fab2 f282 	clz	r2, r2
 8000926:	b2d2      	uxtb	r2, r2
 8000928:	f042 0220 	orr.w	r2, r2, #32
 800092c:	b2d2      	uxtb	r2, r2
 800092e:	f002 021f 	and.w	r2, r2, #31
 8000932:	2101      	movs	r1, #1
 8000934:	fa01 f202 	lsl.w	r2, r1, r2
 8000938:	4013      	ands	r3, r2
 800093a:	2b00      	cmp	r3, #0
 800093c:	d1ab      	bne.n	8000896 <HAL_RCC_OscConfig+0x24e>
 800093e:	e002      	b.n	8000946 <HAL_RCC_OscConfig+0x2fe>
 8000940:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000944:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f003 0302 	and.w	r3, r3, #2
 8000950:	2b00      	cmp	r3, #0
 8000952:	f000 816f 	beq.w	8000c34 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000956:	4bd0      	ldr	r3, [pc, #832]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	f003 030c 	and.w	r3, r3, #12
 800095e:	2b00      	cmp	r3, #0
 8000960:	d00b      	beq.n	800097a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000962:	4bcd      	ldr	r3, [pc, #820]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 8000964:	685b      	ldr	r3, [r3, #4]
 8000966:	f003 030c 	and.w	r3, r3, #12
 800096a:	2b08      	cmp	r3, #8
 800096c:	d16c      	bne.n	8000a48 <HAL_RCC_OscConfig+0x400>
 800096e:	4bca      	ldr	r3, [pc, #808]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000976:	2b00      	cmp	r3, #0
 8000978:	d166      	bne.n	8000a48 <HAL_RCC_OscConfig+0x400>
 800097a:	2302      	movs	r3, #2
 800097c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000980:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000984:	fa93 f3a3 	rbit	r3, r3
 8000988:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800098c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000990:	fab3 f383 	clz	r3, r3
 8000994:	b2db      	uxtb	r3, r3
 8000996:	095b      	lsrs	r3, r3, #5
 8000998:	b2db      	uxtb	r3, r3
 800099a:	f043 0301 	orr.w	r3, r3, #1
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d102      	bne.n	80009aa <HAL_RCC_OscConfig+0x362>
 80009a4:	4bbc      	ldr	r3, [pc, #752]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	e013      	b.n	80009d2 <HAL_RCC_OscConfig+0x38a>
 80009aa:	2302      	movs	r3, #2
 80009ac:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009b0:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80009b4:	fa93 f3a3 	rbit	r3, r3
 80009b8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80009bc:	2302      	movs	r3, #2
 80009be:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80009c2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80009c6:	fa93 f3a3 	rbit	r3, r3
 80009ca:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80009ce:	4bb2      	ldr	r3, [pc, #712]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 80009d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009d2:	2202      	movs	r2, #2
 80009d4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80009d8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80009dc:	fa92 f2a2 	rbit	r2, r2
 80009e0:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80009e4:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80009e8:	fab2 f282 	clz	r2, r2
 80009ec:	b2d2      	uxtb	r2, r2
 80009ee:	f042 0220 	orr.w	r2, r2, #32
 80009f2:	b2d2      	uxtb	r2, r2
 80009f4:	f002 021f 	and.w	r2, r2, #31
 80009f8:	2101      	movs	r1, #1
 80009fa:	fa01 f202 	lsl.w	r2, r1, r2
 80009fe:	4013      	ands	r3, r2
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d007      	beq.n	8000a14 <HAL_RCC_OscConfig+0x3cc>
 8000a04:	1d3b      	adds	r3, r7, #4
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	691b      	ldr	r3, [r3, #16]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d002      	beq.n	8000a14 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	f000 bd1b 	b.w	800144a <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a14:	4ba0      	ldr	r3, [pc, #640]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000a1c:	1d3b      	adds	r3, r7, #4
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	695b      	ldr	r3, [r3, #20]
 8000a22:	21f8      	movs	r1, #248	; 0xf8
 8000a24:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a28:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000a2c:	fa91 f1a1 	rbit	r1, r1
 8000a30:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000a34:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000a38:	fab1 f181 	clz	r1, r1
 8000a3c:	b2c9      	uxtb	r1, r1
 8000a3e:	408b      	lsls	r3, r1
 8000a40:	4995      	ldr	r1, [pc, #596]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 8000a42:	4313      	orrs	r3, r2
 8000a44:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a46:	e0f5      	b.n	8000c34 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a48:	1d3b      	adds	r3, r7, #4
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	691b      	ldr	r3, [r3, #16]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	f000 8085 	beq.w	8000b5e <HAL_RCC_OscConfig+0x516>
 8000a54:	2301      	movs	r3, #1
 8000a56:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a5a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000a5e:	fa93 f3a3 	rbit	r3, r3
 8000a62:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000a66:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000a6a:	fab3 f383 	clz	r3, r3
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000a74:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a80:	f7ff fcf0 	bl	8000464 <HAL_GetTick>
 8000a84:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a88:	e00a      	b.n	8000aa0 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a8a:	f7ff fceb 	bl	8000464 <HAL_GetTick>
 8000a8e:	4602      	mov	r2, r0
 8000a90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000a94:	1ad3      	subs	r3, r2, r3
 8000a96:	2b02      	cmp	r3, #2
 8000a98:	d902      	bls.n	8000aa0 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8000a9a:	2303      	movs	r3, #3
 8000a9c:	f000 bcd5 	b.w	800144a <HAL_RCC_OscConfig+0xe02>
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000aa6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000aaa:	fa93 f3a3 	rbit	r3, r3
 8000aae:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8000ab2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ab6:	fab3 f383 	clz	r3, r3
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	095b      	lsrs	r3, r3, #5
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	f043 0301 	orr.w	r3, r3, #1
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d102      	bne.n	8000ad0 <HAL_RCC_OscConfig+0x488>
 8000aca:	4b73      	ldr	r3, [pc, #460]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	e013      	b.n	8000af8 <HAL_RCC_OscConfig+0x4b0>
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ad6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000ada:	fa93 f3a3 	rbit	r3, r3
 8000ade:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000ae8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8000aec:	fa93 f3a3 	rbit	r3, r3
 8000af0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000af4:	4b68      	ldr	r3, [pc, #416]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 8000af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000af8:	2202      	movs	r2, #2
 8000afa:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8000afe:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000b02:	fa92 f2a2 	rbit	r2, r2
 8000b06:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8000b0a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000b0e:	fab2 f282 	clz	r2, r2
 8000b12:	b2d2      	uxtb	r2, r2
 8000b14:	f042 0220 	orr.w	r2, r2, #32
 8000b18:	b2d2      	uxtb	r2, r2
 8000b1a:	f002 021f 	and.w	r2, r2, #31
 8000b1e:	2101      	movs	r1, #1
 8000b20:	fa01 f202 	lsl.w	r2, r1, r2
 8000b24:	4013      	ands	r3, r2
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d0af      	beq.n	8000a8a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b2a:	4b5b      	ldr	r3, [pc, #364]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b32:	1d3b      	adds	r3, r7, #4
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	695b      	ldr	r3, [r3, #20]
 8000b38:	21f8      	movs	r1, #248	; 0xf8
 8000b3a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b3e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8000b42:	fa91 f1a1 	rbit	r1, r1
 8000b46:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8000b4a:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8000b4e:	fab1 f181 	clz	r1, r1
 8000b52:	b2c9      	uxtb	r1, r1
 8000b54:	408b      	lsls	r3, r1
 8000b56:	4950      	ldr	r1, [pc, #320]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	600b      	str	r3, [r1, #0]
 8000b5c:	e06a      	b.n	8000c34 <HAL_RCC_OscConfig+0x5ec>
 8000b5e:	2301      	movs	r3, #1
 8000b60:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b64:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8000b68:	fa93 f3a3 	rbit	r3, r3
 8000b6c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8000b70:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000b74:	fab3 f383 	clz	r3, r3
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000b7e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000b82:	009b      	lsls	r3, r3, #2
 8000b84:	461a      	mov	r2, r3
 8000b86:	2300      	movs	r3, #0
 8000b88:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b8a:	f7ff fc6b 	bl	8000464 <HAL_GetTick>
 8000b8e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b92:	e00a      	b.n	8000baa <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b94:	f7ff fc66 	bl	8000464 <HAL_GetTick>
 8000b98:	4602      	mov	r2, r0
 8000b9a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000b9e:	1ad3      	subs	r3, r2, r3
 8000ba0:	2b02      	cmp	r3, #2
 8000ba2:	d902      	bls.n	8000baa <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8000ba4:	2303      	movs	r3, #3
 8000ba6:	f000 bc50 	b.w	800144a <HAL_RCC_OscConfig+0xe02>
 8000baa:	2302      	movs	r3, #2
 8000bac:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bb0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8000bb4:	fa93 f3a3 	rbit	r3, r3
 8000bb8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8000bbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bc0:	fab3 f383 	clz	r3, r3
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	095b      	lsrs	r3, r3, #5
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	f043 0301 	orr.w	r3, r3, #1
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d102      	bne.n	8000bda <HAL_RCC_OscConfig+0x592>
 8000bd4:	4b30      	ldr	r3, [pc, #192]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	e013      	b.n	8000c02 <HAL_RCC_OscConfig+0x5ba>
 8000bda:	2302      	movs	r3, #2
 8000bdc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000be0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8000be4:	fa93 f3a3 	rbit	r3, r3
 8000be8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000bec:	2302      	movs	r3, #2
 8000bee:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000bf2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000bf6:	fa93 f3a3 	rbit	r3, r3
 8000bfa:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8000bfe:	4b26      	ldr	r3, [pc, #152]	; (8000c98 <HAL_RCC_OscConfig+0x650>)
 8000c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c02:	2202      	movs	r2, #2
 8000c04:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8000c08:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000c0c:	fa92 f2a2 	rbit	r2, r2
 8000c10:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8000c14:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	b2d2      	uxtb	r2, r2
 8000c1e:	f042 0220 	orr.w	r2, r2, #32
 8000c22:	b2d2      	uxtb	r2, r2
 8000c24:	f002 021f 	and.w	r2, r2, #31
 8000c28:	2101      	movs	r1, #1
 8000c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c2e:	4013      	ands	r3, r2
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d1af      	bne.n	8000b94 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c34:	1d3b      	adds	r3, r7, #4
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f003 0308 	and.w	r3, r3, #8
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	f000 80da 	beq.w	8000df8 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c44:	1d3b      	adds	r3, r7, #4
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d069      	beq.n	8000d22 <HAL_RCC_OscConfig+0x6da>
 8000c4e:	2301      	movs	r3, #1
 8000c50:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c54:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c58:	fa93 f3a3 	rbit	r3, r3
 8000c5c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8000c60:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c64:	fab3 f383 	clz	r3, r3
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	4b0b      	ldr	r3, [pc, #44]	; (8000c9c <HAL_RCC_OscConfig+0x654>)
 8000c6e:	4413      	add	r3, r2
 8000c70:	009b      	lsls	r3, r3, #2
 8000c72:	461a      	mov	r2, r3
 8000c74:	2301      	movs	r3, #1
 8000c76:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c78:	f7ff fbf4 	bl	8000464 <HAL_GetTick>
 8000c7c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c80:	e00e      	b.n	8000ca0 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c82:	f7ff fbef 	bl	8000464 <HAL_GetTick>
 8000c86:	4602      	mov	r2, r0
 8000c88:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	2b02      	cmp	r3, #2
 8000c90:	d906      	bls.n	8000ca0 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8000c92:	2303      	movs	r3, #3
 8000c94:	e3d9      	b.n	800144a <HAL_RCC_OscConfig+0xe02>
 8000c96:	bf00      	nop
 8000c98:	40021000 	.word	0x40021000
 8000c9c:	10908120 	.word	0x10908120
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ca6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000caa:	fa93 f3a3 	rbit	r3, r3
 8000cae:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000cb2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	fa93 f2a3 	rbit	r2, r3
 8000cc4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000cce:	2202      	movs	r2, #2
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	fa93 f2a3 	rbit	r2, r3
 8000cdc:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000ce0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ce2:	4ba5      	ldr	r3, [pc, #660]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000ce4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ce6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000cea:	2102      	movs	r1, #2
 8000cec:	6019      	str	r1, [r3, #0]
 8000cee:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	fa93 f1a3 	rbit	r1, r3
 8000cf8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000cfc:	6019      	str	r1, [r3, #0]
  return result;
 8000cfe:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	fab3 f383 	clz	r3, r3
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	f003 031f 	and.w	r3, r3, #31
 8000d14:	2101      	movs	r1, #1
 8000d16:	fa01 f303 	lsl.w	r3, r1, r3
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d0b0      	beq.n	8000c82 <HAL_RCC_OscConfig+0x63a>
 8000d20:	e06a      	b.n	8000df8 <HAL_RCC_OscConfig+0x7b0>
 8000d22:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000d26:	2201      	movs	r2, #1
 8000d28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d2a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	fa93 f2a3 	rbit	r2, r3
 8000d34:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000d38:	601a      	str	r2, [r3, #0]
  return result;
 8000d3a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000d3e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d40:	fab3 f383 	clz	r3, r3
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	461a      	mov	r2, r3
 8000d48:	4b8c      	ldr	r3, [pc, #560]	; (8000f7c <HAL_RCC_OscConfig+0x934>)
 8000d4a:	4413      	add	r3, r2
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	461a      	mov	r2, r3
 8000d50:	2300      	movs	r3, #0
 8000d52:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d54:	f7ff fb86 	bl	8000464 <HAL_GetTick>
 8000d58:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d5c:	e009      	b.n	8000d72 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d5e:	f7ff fb81 	bl	8000464 <HAL_GetTick>
 8000d62:	4602      	mov	r2, r0
 8000d64:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	2b02      	cmp	r3, #2
 8000d6c:	d901      	bls.n	8000d72 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8000d6e:	2303      	movs	r3, #3
 8000d70:	e36b      	b.n	800144a <HAL_RCC_OscConfig+0xe02>
 8000d72:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000d76:	2202      	movs	r2, #2
 8000d78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d7a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	fa93 f2a3 	rbit	r2, r3
 8000d84:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000d8e:	2202      	movs	r2, #2
 8000d90:	601a      	str	r2, [r3, #0]
 8000d92:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	fa93 f2a3 	rbit	r2, r3
 8000d9c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000da6:	2202      	movs	r2, #2
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	fa93 f2a3 	rbit	r2, r3
 8000db4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000db8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dba:	4b6f      	ldr	r3, [pc, #444]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000dbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000dbe:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000dc2:	2102      	movs	r1, #2
 8000dc4:	6019      	str	r1, [r3, #0]
 8000dc6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	fa93 f1a3 	rbit	r1, r3
 8000dd0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000dd4:	6019      	str	r1, [r3, #0]
  return result;
 8000dd6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	fab3 f383 	clz	r3, r3
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	f003 031f 	and.w	r3, r3, #31
 8000dec:	2101      	movs	r1, #1
 8000dee:	fa01 f303 	lsl.w	r3, r1, r3
 8000df2:	4013      	ands	r3, r2
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d1b2      	bne.n	8000d5e <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000df8:	1d3b      	adds	r3, r7, #4
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f003 0304 	and.w	r3, r3, #4
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	f000 8158 	beq.w	80010b8 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e0e:	4b5a      	ldr	r3, [pc, #360]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000e10:	69db      	ldr	r3, [r3, #28]
 8000e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d112      	bne.n	8000e40 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e1a:	4b57      	ldr	r3, [pc, #348]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000e1c:	69db      	ldr	r3, [r3, #28]
 8000e1e:	4a56      	ldr	r2, [pc, #344]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e24:	61d3      	str	r3, [r2, #28]
 8000e26:	4b54      	ldr	r3, [pc, #336]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000e28:	69db      	ldr	r3, [r3, #28]
 8000e2a:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8000e2e:	f107 0308 	add.w	r3, r7, #8
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	f107 0308 	add.w	r3, r7, #8
 8000e38:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e40:	4b4f      	ldr	r3, [pc, #316]	; (8000f80 <HAL_RCC_OscConfig+0x938>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d11a      	bne.n	8000e82 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e4c:	4b4c      	ldr	r3, [pc, #304]	; (8000f80 <HAL_RCC_OscConfig+0x938>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a4b      	ldr	r2, [pc, #300]	; (8000f80 <HAL_RCC_OscConfig+0x938>)
 8000e52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e56:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e58:	f7ff fb04 	bl	8000464 <HAL_GetTick>
 8000e5c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e60:	e009      	b.n	8000e76 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e62:	f7ff faff 	bl	8000464 <HAL_GetTick>
 8000e66:	4602      	mov	r2, r0
 8000e68:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	2b64      	cmp	r3, #100	; 0x64
 8000e70:	d901      	bls.n	8000e76 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8000e72:	2303      	movs	r3, #3
 8000e74:	e2e9      	b.n	800144a <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e76:	4b42      	ldr	r3, [pc, #264]	; (8000f80 <HAL_RCC_OscConfig+0x938>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d0ef      	beq.n	8000e62 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e82:	1d3b      	adds	r3, r7, #4
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d106      	bne.n	8000e9a <HAL_RCC_OscConfig+0x852>
 8000e8c:	4b3a      	ldr	r3, [pc, #232]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000e8e:	6a1b      	ldr	r3, [r3, #32]
 8000e90:	4a39      	ldr	r2, [pc, #228]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000e92:	f043 0301 	orr.w	r3, r3, #1
 8000e96:	6213      	str	r3, [r2, #32]
 8000e98:	e02f      	b.n	8000efa <HAL_RCC_OscConfig+0x8b2>
 8000e9a:	1d3b      	adds	r3, r7, #4
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d10c      	bne.n	8000ebe <HAL_RCC_OscConfig+0x876>
 8000ea4:	4b34      	ldr	r3, [pc, #208]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000ea6:	6a1b      	ldr	r3, [r3, #32]
 8000ea8:	4a33      	ldr	r2, [pc, #204]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000eaa:	f023 0301 	bic.w	r3, r3, #1
 8000eae:	6213      	str	r3, [r2, #32]
 8000eb0:	4b31      	ldr	r3, [pc, #196]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000eb2:	6a1b      	ldr	r3, [r3, #32]
 8000eb4:	4a30      	ldr	r2, [pc, #192]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000eb6:	f023 0304 	bic.w	r3, r3, #4
 8000eba:	6213      	str	r3, [r2, #32]
 8000ebc:	e01d      	b.n	8000efa <HAL_RCC_OscConfig+0x8b2>
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	2b05      	cmp	r3, #5
 8000ec6:	d10c      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x89a>
 8000ec8:	4b2b      	ldr	r3, [pc, #172]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000eca:	6a1b      	ldr	r3, [r3, #32]
 8000ecc:	4a2a      	ldr	r2, [pc, #168]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000ece:	f043 0304 	orr.w	r3, r3, #4
 8000ed2:	6213      	str	r3, [r2, #32]
 8000ed4:	4b28      	ldr	r3, [pc, #160]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000ed6:	6a1b      	ldr	r3, [r3, #32]
 8000ed8:	4a27      	ldr	r2, [pc, #156]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	6213      	str	r3, [r2, #32]
 8000ee0:	e00b      	b.n	8000efa <HAL_RCC_OscConfig+0x8b2>
 8000ee2:	4b25      	ldr	r3, [pc, #148]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000ee4:	6a1b      	ldr	r3, [r3, #32]
 8000ee6:	4a24      	ldr	r2, [pc, #144]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000ee8:	f023 0301 	bic.w	r3, r3, #1
 8000eec:	6213      	str	r3, [r2, #32]
 8000eee:	4b22      	ldr	r3, [pc, #136]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000ef0:	6a1b      	ldr	r3, [r3, #32]
 8000ef2:	4a21      	ldr	r2, [pc, #132]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000ef4:	f023 0304 	bic.w	r3, r3, #4
 8000ef8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000efa:	1d3b      	adds	r3, r7, #4
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d06b      	beq.n	8000fdc <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f04:	f7ff faae 	bl	8000464 <HAL_GetTick>
 8000f08:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f0c:	e00b      	b.n	8000f26 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f0e:	f7ff faa9 	bl	8000464 <HAL_GetTick>
 8000f12:	4602      	mov	r2, r0
 8000f14:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d901      	bls.n	8000f26 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8000f22:	2303      	movs	r3, #3
 8000f24:	e291      	b.n	800144a <HAL_RCC_OscConfig+0xe02>
 8000f26:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8000f2a:	2202      	movs	r2, #2
 8000f2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f2e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	fa93 f2a3 	rbit	r2, r3
 8000f38:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8000f42:	2202      	movs	r2, #2
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	fa93 f2a3 	rbit	r2, r3
 8000f50:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000f54:	601a      	str	r2, [r3, #0]
  return result;
 8000f56:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000f5a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f5c:	fab3 f383 	clz	r3, r3
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	095b      	lsrs	r3, r3, #5
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	f043 0302 	orr.w	r3, r3, #2
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	d109      	bne.n	8000f84 <HAL_RCC_OscConfig+0x93c>
 8000f70:	4b01      	ldr	r3, [pc, #4]	; (8000f78 <HAL_RCC_OscConfig+0x930>)
 8000f72:	6a1b      	ldr	r3, [r3, #32]
 8000f74:	e014      	b.n	8000fa0 <HAL_RCC_OscConfig+0x958>
 8000f76:	bf00      	nop
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	10908120 	.word	0x10908120
 8000f80:	40007000 	.word	0x40007000
 8000f84:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000f88:	2202      	movs	r2, #2
 8000f8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f8c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	fa93 f2a3 	rbit	r2, r3
 8000f96:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	4bbb      	ldr	r3, [pc, #748]	; (800128c <HAL_RCC_OscConfig+0xc44>)
 8000f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fa0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8000fa4:	2102      	movs	r1, #2
 8000fa6:	6011      	str	r1, [r2, #0]
 8000fa8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8000fac:	6812      	ldr	r2, [r2, #0]
 8000fae:	fa92 f1a2 	rbit	r1, r2
 8000fb2:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8000fb6:	6011      	str	r1, [r2, #0]
  return result;
 8000fb8:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8000fbc:	6812      	ldr	r2, [r2, #0]
 8000fbe:	fab2 f282 	clz	r2, r2
 8000fc2:	b2d2      	uxtb	r2, r2
 8000fc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000fc8:	b2d2      	uxtb	r2, r2
 8000fca:	f002 021f 	and.w	r2, r2, #31
 8000fce:	2101      	movs	r1, #1
 8000fd0:	fa01 f202 	lsl.w	r2, r1, r2
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d099      	beq.n	8000f0e <HAL_RCC_OscConfig+0x8c6>
 8000fda:	e063      	b.n	80010a4 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fdc:	f7ff fa42 	bl	8000464 <HAL_GetTick>
 8000fe0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fe4:	e00b      	b.n	8000ffe <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fe6:	f7ff fa3d 	bl	8000464 <HAL_GetTick>
 8000fea:	4602      	mov	r2, r0
 8000fec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d901      	bls.n	8000ffe <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	e225      	b.n	800144a <HAL_RCC_OscConfig+0xe02>
 8000ffe:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001002:	2202      	movs	r2, #2
 8001004:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001006:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	fa93 f2a3 	rbit	r2, r3
 8001010:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800101a:	2202      	movs	r2, #2
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	fa93 f2a3 	rbit	r2, r3
 8001028:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800102c:	601a      	str	r2, [r3, #0]
  return result;
 800102e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001032:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001034:	fab3 f383 	clz	r3, r3
 8001038:	b2db      	uxtb	r3, r3
 800103a:	095b      	lsrs	r3, r3, #5
 800103c:	b2db      	uxtb	r3, r3
 800103e:	f043 0302 	orr.w	r3, r3, #2
 8001042:	b2db      	uxtb	r3, r3
 8001044:	2b02      	cmp	r3, #2
 8001046:	d102      	bne.n	800104e <HAL_RCC_OscConfig+0xa06>
 8001048:	4b90      	ldr	r3, [pc, #576]	; (800128c <HAL_RCC_OscConfig+0xc44>)
 800104a:	6a1b      	ldr	r3, [r3, #32]
 800104c:	e00d      	b.n	800106a <HAL_RCC_OscConfig+0xa22>
 800104e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001052:	2202      	movs	r2, #2
 8001054:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001056:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	fa93 f2a3 	rbit	r2, r3
 8001060:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	4b89      	ldr	r3, [pc, #548]	; (800128c <HAL_RCC_OscConfig+0xc44>)
 8001068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800106a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800106e:	2102      	movs	r1, #2
 8001070:	6011      	str	r1, [r2, #0]
 8001072:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001076:	6812      	ldr	r2, [r2, #0]
 8001078:	fa92 f1a2 	rbit	r1, r2
 800107c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001080:	6011      	str	r1, [r2, #0]
  return result;
 8001082:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001086:	6812      	ldr	r2, [r2, #0]
 8001088:	fab2 f282 	clz	r2, r2
 800108c:	b2d2      	uxtb	r2, r2
 800108e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001092:	b2d2      	uxtb	r2, r2
 8001094:	f002 021f 	and.w	r2, r2, #31
 8001098:	2101      	movs	r1, #1
 800109a:	fa01 f202 	lsl.w	r2, r1, r2
 800109e:	4013      	ands	r3, r2
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d1a0      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80010a4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d105      	bne.n	80010b8 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010ac:	4b77      	ldr	r3, [pc, #476]	; (800128c <HAL_RCC_OscConfig+0xc44>)
 80010ae:	69db      	ldr	r3, [r3, #28]
 80010b0:	4a76      	ldr	r2, [pc, #472]	; (800128c <HAL_RCC_OscConfig+0xc44>)
 80010b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010b6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010b8:	1d3b      	adds	r3, r7, #4
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	f000 81c2 	beq.w	8001448 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010c4:	4b71      	ldr	r3, [pc, #452]	; (800128c <HAL_RCC_OscConfig+0xc44>)
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f003 030c 	and.w	r3, r3, #12
 80010cc:	2b08      	cmp	r3, #8
 80010ce:	f000 819c 	beq.w	800140a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	69db      	ldr	r3, [r3, #28]
 80010d8:	2b02      	cmp	r3, #2
 80010da:	f040 8114 	bne.w	8001306 <HAL_RCC_OscConfig+0xcbe>
 80010de:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80010e2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80010e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	fa93 f2a3 	rbit	r2, r3
 80010f2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010f6:	601a      	str	r2, [r3, #0]
  return result;
 80010f8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010fc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010fe:	fab3 f383 	clz	r3, r3
 8001102:	b2db      	uxtb	r3, r3
 8001104:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001108:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	461a      	mov	r2, r3
 8001110:	2300      	movs	r3, #0
 8001112:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001114:	f7ff f9a6 	bl	8000464 <HAL_GetTick>
 8001118:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800111c:	e009      	b.n	8001132 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800111e:	f7ff f9a1 	bl	8000464 <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b02      	cmp	r3, #2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e18b      	b.n	800144a <HAL_RCC_OscConfig+0xe02>
 8001132:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001136:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800113a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	fa93 f2a3 	rbit	r2, r3
 8001146:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800114a:	601a      	str	r2, [r3, #0]
  return result;
 800114c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001150:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001152:	fab3 f383 	clz	r3, r3
 8001156:	b2db      	uxtb	r3, r3
 8001158:	095b      	lsrs	r3, r3, #5
 800115a:	b2db      	uxtb	r3, r3
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	b2db      	uxtb	r3, r3
 8001162:	2b01      	cmp	r3, #1
 8001164:	d102      	bne.n	800116c <HAL_RCC_OscConfig+0xb24>
 8001166:	4b49      	ldr	r3, [pc, #292]	; (800128c <HAL_RCC_OscConfig+0xc44>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	e01b      	b.n	80011a4 <HAL_RCC_OscConfig+0xb5c>
 800116c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001170:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001174:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001176:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	fa93 f2a3 	rbit	r2, r3
 8001180:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800118a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	fa93 f2a3 	rbit	r2, r3
 800119a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	4b3a      	ldr	r3, [pc, #232]	; (800128c <HAL_RCC_OscConfig+0xc44>)
 80011a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80011a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80011ac:	6011      	str	r1, [r2, #0]
 80011ae:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80011b2:	6812      	ldr	r2, [r2, #0]
 80011b4:	fa92 f1a2 	rbit	r1, r2
 80011b8:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80011bc:	6011      	str	r1, [r2, #0]
  return result;
 80011be:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80011c2:	6812      	ldr	r2, [r2, #0]
 80011c4:	fab2 f282 	clz	r2, r2
 80011c8:	b2d2      	uxtb	r2, r2
 80011ca:	f042 0220 	orr.w	r2, r2, #32
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	f002 021f 	and.w	r2, r2, #31
 80011d4:	2101      	movs	r1, #1
 80011d6:	fa01 f202 	lsl.w	r2, r1, r2
 80011da:	4013      	ands	r3, r2
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d19e      	bne.n	800111e <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011e0:	4b2a      	ldr	r3, [pc, #168]	; (800128c <HAL_RCC_OscConfig+0xc44>)
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80011e8:	1d3b      	adds	r3, r7, #4
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80011ee:	1d3b      	adds	r3, r7, #4
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	6a1b      	ldr	r3, [r3, #32]
 80011f4:	430b      	orrs	r3, r1
 80011f6:	4925      	ldr	r1, [pc, #148]	; (800128c <HAL_RCC_OscConfig+0xc44>)
 80011f8:	4313      	orrs	r3, r2
 80011fa:	604b      	str	r3, [r1, #4]
 80011fc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001200:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001204:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001206:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	fa93 f2a3 	rbit	r2, r3
 8001210:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001214:	601a      	str	r2, [r3, #0]
  return result;
 8001216:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800121a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800121c:	fab3 f383 	clz	r3, r3
 8001220:	b2db      	uxtb	r3, r3
 8001222:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001226:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	461a      	mov	r2, r3
 800122e:	2301      	movs	r3, #1
 8001230:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001232:	f7ff f917 	bl	8000464 <HAL_GetTick>
 8001236:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800123a:	e009      	b.n	8001250 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800123c:	f7ff f912 	bl	8000464 <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	2b02      	cmp	r3, #2
 800124a:	d901      	bls.n	8001250 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 800124c:	2303      	movs	r3, #3
 800124e:	e0fc      	b.n	800144a <HAL_RCC_OscConfig+0xe02>
 8001250:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001254:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001258:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800125a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	fa93 f2a3 	rbit	r2, r3
 8001264:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001268:	601a      	str	r2, [r3, #0]
  return result;
 800126a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800126e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001270:	fab3 f383 	clz	r3, r3
 8001274:	b2db      	uxtb	r3, r3
 8001276:	095b      	lsrs	r3, r3, #5
 8001278:	b2db      	uxtb	r3, r3
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	b2db      	uxtb	r3, r3
 8001280:	2b01      	cmp	r3, #1
 8001282:	d105      	bne.n	8001290 <HAL_RCC_OscConfig+0xc48>
 8001284:	4b01      	ldr	r3, [pc, #4]	; (800128c <HAL_RCC_OscConfig+0xc44>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	e01e      	b.n	80012c8 <HAL_RCC_OscConfig+0xc80>
 800128a:	bf00      	nop
 800128c:	40021000 	.word	0x40021000
 8001290:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001294:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001298:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	fa93 f2a3 	rbit	r2, r3
 80012a4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	fa93 f2a3 	rbit	r2, r3
 80012be:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	4b63      	ldr	r3, [pc, #396]	; (8001454 <HAL_RCC_OscConfig+0xe0c>)
 80012c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80012cc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80012d0:	6011      	str	r1, [r2, #0]
 80012d2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80012d6:	6812      	ldr	r2, [r2, #0]
 80012d8:	fa92 f1a2 	rbit	r1, r2
 80012dc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80012e0:	6011      	str	r1, [r2, #0]
  return result;
 80012e2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80012e6:	6812      	ldr	r2, [r2, #0]
 80012e8:	fab2 f282 	clz	r2, r2
 80012ec:	b2d2      	uxtb	r2, r2
 80012ee:	f042 0220 	orr.w	r2, r2, #32
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	f002 021f 	and.w	r2, r2, #31
 80012f8:	2101      	movs	r1, #1
 80012fa:	fa01 f202 	lsl.w	r2, r1, r2
 80012fe:	4013      	ands	r3, r2
 8001300:	2b00      	cmp	r3, #0
 8001302:	d09b      	beq.n	800123c <HAL_RCC_OscConfig+0xbf4>
 8001304:	e0a0      	b.n	8001448 <HAL_RCC_OscConfig+0xe00>
 8001306:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800130a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800130e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001310:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	fa93 f2a3 	rbit	r2, r3
 800131a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800131e:	601a      	str	r2, [r3, #0]
  return result;
 8001320:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001324:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001326:	fab3 f383 	clz	r3, r3
 800132a:	b2db      	uxtb	r3, r3
 800132c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001330:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	461a      	mov	r2, r3
 8001338:	2300      	movs	r3, #0
 800133a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133c:	f7ff f892 	bl	8000464 <HAL_GetTick>
 8001340:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001344:	e009      	b.n	800135a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001346:	f7ff f88d 	bl	8000464 <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b02      	cmp	r3, #2
 8001354:	d901      	bls.n	800135a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e077      	b.n	800144a <HAL_RCC_OscConfig+0xe02>
 800135a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800135e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001362:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001364:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	fa93 f2a3 	rbit	r2, r3
 800136e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001372:	601a      	str	r2, [r3, #0]
  return result;
 8001374:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001378:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800137a:	fab3 f383 	clz	r3, r3
 800137e:	b2db      	uxtb	r3, r3
 8001380:	095b      	lsrs	r3, r3, #5
 8001382:	b2db      	uxtb	r3, r3
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b01      	cmp	r3, #1
 800138c:	d102      	bne.n	8001394 <HAL_RCC_OscConfig+0xd4c>
 800138e:	4b31      	ldr	r3, [pc, #196]	; (8001454 <HAL_RCC_OscConfig+0xe0c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	e01b      	b.n	80013cc <HAL_RCC_OscConfig+0xd84>
 8001394:	f107 0320 	add.w	r3, r7, #32
 8001398:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800139c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800139e:	f107 0320 	add.w	r3, r7, #32
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	fa93 f2a3 	rbit	r2, r3
 80013a8:	f107 031c 	add.w	r3, r7, #28
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	f107 0318 	add.w	r3, r7, #24
 80013b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	f107 0318 	add.w	r3, r7, #24
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	fa93 f2a3 	rbit	r2, r3
 80013c2:	f107 0314 	add.w	r3, r7, #20
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	4b22      	ldr	r3, [pc, #136]	; (8001454 <HAL_RCC_OscConfig+0xe0c>)
 80013ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013cc:	f107 0210 	add.w	r2, r7, #16
 80013d0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80013d4:	6011      	str	r1, [r2, #0]
 80013d6:	f107 0210 	add.w	r2, r7, #16
 80013da:	6812      	ldr	r2, [r2, #0]
 80013dc:	fa92 f1a2 	rbit	r1, r2
 80013e0:	f107 020c 	add.w	r2, r7, #12
 80013e4:	6011      	str	r1, [r2, #0]
  return result;
 80013e6:	f107 020c 	add.w	r2, r7, #12
 80013ea:	6812      	ldr	r2, [r2, #0]
 80013ec:	fab2 f282 	clz	r2, r2
 80013f0:	b2d2      	uxtb	r2, r2
 80013f2:	f042 0220 	orr.w	r2, r2, #32
 80013f6:	b2d2      	uxtb	r2, r2
 80013f8:	f002 021f 	and.w	r2, r2, #31
 80013fc:	2101      	movs	r1, #1
 80013fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001402:	4013      	ands	r3, r2
 8001404:	2b00      	cmp	r3, #0
 8001406:	d19e      	bne.n	8001346 <HAL_RCC_OscConfig+0xcfe>
 8001408:	e01e      	b.n	8001448 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	69db      	ldr	r3, [r3, #28]
 8001410:	2b01      	cmp	r3, #1
 8001412:	d101      	bne.n	8001418 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e018      	b.n	800144a <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001418:	4b0e      	ldr	r3, [pc, #56]	; (8001454 <HAL_RCC_OscConfig+0xe0c>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001420:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001424:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001428:	1d3b      	adds	r3, r7, #4
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	6a1b      	ldr	r3, [r3, #32]
 800142e:	429a      	cmp	r2, r3
 8001430:	d108      	bne.n	8001444 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001432:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001436:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800143a:	1d3b      	adds	r3, r7, #4
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001440:	429a      	cmp	r2, r3
 8001442:	d001      	beq.n	8001448 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e000      	b.n	800144a <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8001448:	2300      	movs	r3, #0
}
 800144a:	4618      	mov	r0, r3
 800144c:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	40021000 	.word	0x40021000

08001458 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b09e      	sub	sp, #120	; 0x78
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001462:	2300      	movs	r3, #0
 8001464:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d101      	bne.n	8001470 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e162      	b.n	8001736 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001470:	4b90      	ldr	r3, [pc, #576]	; (80016b4 <HAL_RCC_ClockConfig+0x25c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0307 	and.w	r3, r3, #7
 8001478:	683a      	ldr	r2, [r7, #0]
 800147a:	429a      	cmp	r2, r3
 800147c:	d910      	bls.n	80014a0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800147e:	4b8d      	ldr	r3, [pc, #564]	; (80016b4 <HAL_RCC_ClockConfig+0x25c>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f023 0207 	bic.w	r2, r3, #7
 8001486:	498b      	ldr	r1, [pc, #556]	; (80016b4 <HAL_RCC_ClockConfig+0x25c>)
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	4313      	orrs	r3, r2
 800148c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800148e:	4b89      	ldr	r3, [pc, #548]	; (80016b4 <HAL_RCC_ClockConfig+0x25c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0307 	and.w	r3, r3, #7
 8001496:	683a      	ldr	r2, [r7, #0]
 8001498:	429a      	cmp	r2, r3
 800149a:	d001      	beq.n	80014a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800149c:	2301      	movs	r3, #1
 800149e:	e14a      	b.n	8001736 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f003 0302 	and.w	r3, r3, #2
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d008      	beq.n	80014be <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014ac:	4b82      	ldr	r3, [pc, #520]	; (80016b8 <HAL_RCC_ClockConfig+0x260>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	497f      	ldr	r1, [pc, #508]	; (80016b8 <HAL_RCC_ClockConfig+0x260>)
 80014ba:	4313      	orrs	r3, r2
 80014bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f000 80dc 	beq.w	8001684 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d13c      	bne.n	800154e <HAL_RCC_ClockConfig+0xf6>
 80014d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014d8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80014dc:	fa93 f3a3 	rbit	r3, r3
 80014e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80014e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014e4:	fab3 f383 	clz	r3, r3
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	095b      	lsrs	r3, r3, #5
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d102      	bne.n	80014fe <HAL_RCC_ClockConfig+0xa6>
 80014f8:	4b6f      	ldr	r3, [pc, #444]	; (80016b8 <HAL_RCC_ClockConfig+0x260>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	e00f      	b.n	800151e <HAL_RCC_ClockConfig+0xc6>
 80014fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001502:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001504:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001506:	fa93 f3a3 	rbit	r3, r3
 800150a:	667b      	str	r3, [r7, #100]	; 0x64
 800150c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001510:	663b      	str	r3, [r7, #96]	; 0x60
 8001512:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001514:	fa93 f3a3 	rbit	r3, r3
 8001518:	65fb      	str	r3, [r7, #92]	; 0x5c
 800151a:	4b67      	ldr	r3, [pc, #412]	; (80016b8 <HAL_RCC_ClockConfig+0x260>)
 800151c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001522:	65ba      	str	r2, [r7, #88]	; 0x58
 8001524:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001526:	fa92 f2a2 	rbit	r2, r2
 800152a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800152c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800152e:	fab2 f282 	clz	r2, r2
 8001532:	b2d2      	uxtb	r2, r2
 8001534:	f042 0220 	orr.w	r2, r2, #32
 8001538:	b2d2      	uxtb	r2, r2
 800153a:	f002 021f 	and.w	r2, r2, #31
 800153e:	2101      	movs	r1, #1
 8001540:	fa01 f202 	lsl.w	r2, r1, r2
 8001544:	4013      	ands	r3, r2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d17b      	bne.n	8001642 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e0f3      	b.n	8001736 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	2b02      	cmp	r3, #2
 8001554:	d13c      	bne.n	80015d0 <HAL_RCC_ClockConfig+0x178>
 8001556:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800155a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800155c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800155e:	fa93 f3a3 	rbit	r3, r3
 8001562:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001564:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001566:	fab3 f383 	clz	r3, r3
 800156a:	b2db      	uxtb	r3, r3
 800156c:	095b      	lsrs	r3, r3, #5
 800156e:	b2db      	uxtb	r3, r3
 8001570:	f043 0301 	orr.w	r3, r3, #1
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b01      	cmp	r3, #1
 8001578:	d102      	bne.n	8001580 <HAL_RCC_ClockConfig+0x128>
 800157a:	4b4f      	ldr	r3, [pc, #316]	; (80016b8 <HAL_RCC_ClockConfig+0x260>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	e00f      	b.n	80015a0 <HAL_RCC_ClockConfig+0x148>
 8001580:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001584:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001586:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001588:	fa93 f3a3 	rbit	r3, r3
 800158c:	647b      	str	r3, [r7, #68]	; 0x44
 800158e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001592:	643b      	str	r3, [r7, #64]	; 0x40
 8001594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001596:	fa93 f3a3 	rbit	r3, r3
 800159a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800159c:	4b46      	ldr	r3, [pc, #280]	; (80016b8 <HAL_RCC_ClockConfig+0x260>)
 800159e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015a4:	63ba      	str	r2, [r7, #56]	; 0x38
 80015a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80015a8:	fa92 f2a2 	rbit	r2, r2
 80015ac:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80015ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80015b0:	fab2 f282 	clz	r2, r2
 80015b4:	b2d2      	uxtb	r2, r2
 80015b6:	f042 0220 	orr.w	r2, r2, #32
 80015ba:	b2d2      	uxtb	r2, r2
 80015bc:	f002 021f 	and.w	r2, r2, #31
 80015c0:	2101      	movs	r1, #1
 80015c2:	fa01 f202 	lsl.w	r2, r1, r2
 80015c6:	4013      	ands	r3, r2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d13a      	bne.n	8001642 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e0b2      	b.n	8001736 <HAL_RCC_ClockConfig+0x2de>
 80015d0:	2302      	movs	r3, #2
 80015d2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015d6:	fa93 f3a3 	rbit	r3, r3
 80015da:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80015dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015de:	fab3 f383 	clz	r3, r3
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	095b      	lsrs	r3, r3, #5
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d102      	bne.n	80015f8 <HAL_RCC_ClockConfig+0x1a0>
 80015f2:	4b31      	ldr	r3, [pc, #196]	; (80016b8 <HAL_RCC_ClockConfig+0x260>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	e00d      	b.n	8001614 <HAL_RCC_ClockConfig+0x1bc>
 80015f8:	2302      	movs	r3, #2
 80015fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015fe:	fa93 f3a3 	rbit	r3, r3
 8001602:	627b      	str	r3, [r7, #36]	; 0x24
 8001604:	2302      	movs	r3, #2
 8001606:	623b      	str	r3, [r7, #32]
 8001608:	6a3b      	ldr	r3, [r7, #32]
 800160a:	fa93 f3a3 	rbit	r3, r3
 800160e:	61fb      	str	r3, [r7, #28]
 8001610:	4b29      	ldr	r3, [pc, #164]	; (80016b8 <HAL_RCC_ClockConfig+0x260>)
 8001612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001614:	2202      	movs	r2, #2
 8001616:	61ba      	str	r2, [r7, #24]
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	fa92 f2a2 	rbit	r2, r2
 800161e:	617a      	str	r2, [r7, #20]
  return result;
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	fab2 f282 	clz	r2, r2
 8001626:	b2d2      	uxtb	r2, r2
 8001628:	f042 0220 	orr.w	r2, r2, #32
 800162c:	b2d2      	uxtb	r2, r2
 800162e:	f002 021f 	and.w	r2, r2, #31
 8001632:	2101      	movs	r1, #1
 8001634:	fa01 f202 	lsl.w	r2, r1, r2
 8001638:	4013      	ands	r3, r2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d101      	bne.n	8001642 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e079      	b.n	8001736 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001642:	4b1d      	ldr	r3, [pc, #116]	; (80016b8 <HAL_RCC_ClockConfig+0x260>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f023 0203 	bic.w	r2, r3, #3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	491a      	ldr	r1, [pc, #104]	; (80016b8 <HAL_RCC_ClockConfig+0x260>)
 8001650:	4313      	orrs	r3, r2
 8001652:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001654:	f7fe ff06 	bl	8000464 <HAL_GetTick>
 8001658:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800165a:	e00a      	b.n	8001672 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800165c:	f7fe ff02 	bl	8000464 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	f241 3288 	movw	r2, #5000	; 0x1388
 800166a:	4293      	cmp	r3, r2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e061      	b.n	8001736 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001672:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <HAL_RCC_ClockConfig+0x260>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f003 020c 	and.w	r2, r3, #12
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	429a      	cmp	r2, r3
 8001682:	d1eb      	bne.n	800165c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001684:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <HAL_RCC_ClockConfig+0x25c>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0307 	and.w	r3, r3, #7
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	429a      	cmp	r2, r3
 8001690:	d214      	bcs.n	80016bc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001692:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <HAL_RCC_ClockConfig+0x25c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f023 0207 	bic.w	r2, r3, #7
 800169a:	4906      	ldr	r1, [pc, #24]	; (80016b4 <HAL_RCC_ClockConfig+0x25c>)
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	4313      	orrs	r3, r2
 80016a0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016a2:	4b04      	ldr	r3, [pc, #16]	; (80016b4 <HAL_RCC_ClockConfig+0x25c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0307 	and.w	r3, r3, #7
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d005      	beq.n	80016bc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e040      	b.n	8001736 <HAL_RCC_ClockConfig+0x2de>
 80016b4:	40022000 	.word	0x40022000
 80016b8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d008      	beq.n	80016da <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016c8:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <HAL_RCC_ClockConfig+0x2e8>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	491a      	ldr	r1, [pc, #104]	; (8001740 <HAL_RCC_ClockConfig+0x2e8>)
 80016d6:	4313      	orrs	r3, r2
 80016d8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0308 	and.w	r3, r3, #8
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d009      	beq.n	80016fa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016e6:	4b16      	ldr	r3, [pc, #88]	; (8001740 <HAL_RCC_ClockConfig+0x2e8>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	691b      	ldr	r3, [r3, #16]
 80016f2:	00db      	lsls	r3, r3, #3
 80016f4:	4912      	ldr	r1, [pc, #72]	; (8001740 <HAL_RCC_ClockConfig+0x2e8>)
 80016f6:	4313      	orrs	r3, r2
 80016f8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80016fa:	f000 f829 	bl	8001750 <HAL_RCC_GetSysClockFreq>
 80016fe:	4601      	mov	r1, r0
 8001700:	4b0f      	ldr	r3, [pc, #60]	; (8001740 <HAL_RCC_ClockConfig+0x2e8>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001708:	22f0      	movs	r2, #240	; 0xf0
 800170a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800170c:	693a      	ldr	r2, [r7, #16]
 800170e:	fa92 f2a2 	rbit	r2, r2
 8001712:	60fa      	str	r2, [r7, #12]
  return result;
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	fab2 f282 	clz	r2, r2
 800171a:	b2d2      	uxtb	r2, r2
 800171c:	40d3      	lsrs	r3, r2
 800171e:	4a09      	ldr	r2, [pc, #36]	; (8001744 <HAL_RCC_ClockConfig+0x2ec>)
 8001720:	5cd3      	ldrb	r3, [r2, r3]
 8001722:	fa21 f303 	lsr.w	r3, r1, r3
 8001726:	4a08      	ldr	r2, [pc, #32]	; (8001748 <HAL_RCC_ClockConfig+0x2f0>)
 8001728:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800172a:	4b08      	ldr	r3, [pc, #32]	; (800174c <HAL_RCC_ClockConfig+0x2f4>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4618      	mov	r0, r3
 8001730:	f7fe fe54 	bl	80003dc <HAL_InitTick>
  
  return HAL_OK;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3778      	adds	r7, #120	; 0x78
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40021000 	.word	0x40021000
 8001744:	08001894 	.word	0x08001894
 8001748:	20000000 	.word	0x20000000
 800174c:	20000004 	.word	0x20000004

08001750 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001750:	b480      	push	{r7}
 8001752:	b08b      	sub	sp, #44	; 0x2c
 8001754:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
 800175a:	2300      	movs	r3, #0
 800175c:	61bb      	str	r3, [r7, #24]
 800175e:	2300      	movs	r3, #0
 8001760:	627b      	str	r3, [r7, #36]	; 0x24
 8001762:	2300      	movs	r3, #0
 8001764:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001766:	2300      	movs	r3, #0
 8001768:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800176a:	4b29      	ldr	r3, [pc, #164]	; (8001810 <HAL_RCC_GetSysClockFreq+0xc0>)
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	f003 030c 	and.w	r3, r3, #12
 8001776:	2b04      	cmp	r3, #4
 8001778:	d002      	beq.n	8001780 <HAL_RCC_GetSysClockFreq+0x30>
 800177a:	2b08      	cmp	r3, #8
 800177c:	d003      	beq.n	8001786 <HAL_RCC_GetSysClockFreq+0x36>
 800177e:	e03c      	b.n	80017fa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001780:	4b24      	ldr	r3, [pc, #144]	; (8001814 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001782:	623b      	str	r3, [r7, #32]
      break;
 8001784:	e03c      	b.n	8001800 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800178c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001790:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001792:	68ba      	ldr	r2, [r7, #8]
 8001794:	fa92 f2a2 	rbit	r2, r2
 8001798:	607a      	str	r2, [r7, #4]
  return result;
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	fab2 f282 	clz	r2, r2
 80017a0:	b2d2      	uxtb	r2, r2
 80017a2:	40d3      	lsrs	r3, r2
 80017a4:	4a1c      	ldr	r2, [pc, #112]	; (8001818 <HAL_RCC_GetSysClockFreq+0xc8>)
 80017a6:	5cd3      	ldrb	r3, [r2, r3]
 80017a8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80017aa:	4b19      	ldr	r3, [pc, #100]	; (8001810 <HAL_RCC_GetSysClockFreq+0xc0>)
 80017ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ae:	f003 030f 	and.w	r3, r3, #15
 80017b2:	220f      	movs	r2, #15
 80017b4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	fa92 f2a2 	rbit	r2, r2
 80017bc:	60fa      	str	r2, [r7, #12]
  return result;
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	fab2 f282 	clz	r2, r2
 80017c4:	b2d2      	uxtb	r2, r2
 80017c6:	40d3      	lsrs	r3, r2
 80017c8:	4a14      	ldr	r2, [pc, #80]	; (800181c <HAL_RCC_GetSysClockFreq+0xcc>)
 80017ca:	5cd3      	ldrb	r3, [r2, r3]
 80017cc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d008      	beq.n	80017ea <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80017d8:	4a0e      	ldr	r2, [pc, #56]	; (8001814 <HAL_RCC_GetSysClockFreq+0xc4>)
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	fb02 f303 	mul.w	r3, r2, r3
 80017e6:	627b      	str	r3, [r7, #36]	; 0x24
 80017e8:	e004      	b.n	80017f4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	4a0c      	ldr	r2, [pc, #48]	; (8001820 <HAL_RCC_GetSysClockFreq+0xd0>)
 80017ee:	fb02 f303 	mul.w	r3, r2, r3
 80017f2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80017f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f6:	623b      	str	r3, [r7, #32]
      break;
 80017f8:	e002      	b.n	8001800 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80017fa:	4b06      	ldr	r3, [pc, #24]	; (8001814 <HAL_RCC_GetSysClockFreq+0xc4>)
 80017fc:	623b      	str	r3, [r7, #32]
      break;
 80017fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001800:	6a3b      	ldr	r3, [r7, #32]
}
 8001802:	4618      	mov	r0, r3
 8001804:	372c      	adds	r7, #44	; 0x2c
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	40021000 	.word	0x40021000
 8001814:	007a1200 	.word	0x007a1200
 8001818:	080018a4 	.word	0x080018a4
 800181c:	080018b4 	.word	0x080018b4
 8001820:	003d0900 	.word	0x003d0900

08001824 <__libc_init_array>:
 8001824:	b570      	push	{r4, r5, r6, lr}
 8001826:	4d0d      	ldr	r5, [pc, #52]	; (800185c <__libc_init_array+0x38>)
 8001828:	4c0d      	ldr	r4, [pc, #52]	; (8001860 <__libc_init_array+0x3c>)
 800182a:	1b64      	subs	r4, r4, r5
 800182c:	10a4      	asrs	r4, r4, #2
 800182e:	2600      	movs	r6, #0
 8001830:	42a6      	cmp	r6, r4
 8001832:	d109      	bne.n	8001848 <__libc_init_array+0x24>
 8001834:	4d0b      	ldr	r5, [pc, #44]	; (8001864 <__libc_init_array+0x40>)
 8001836:	4c0c      	ldr	r4, [pc, #48]	; (8001868 <__libc_init_array+0x44>)
 8001838:	f000 f820 	bl	800187c <_init>
 800183c:	1b64      	subs	r4, r4, r5
 800183e:	10a4      	asrs	r4, r4, #2
 8001840:	2600      	movs	r6, #0
 8001842:	42a6      	cmp	r6, r4
 8001844:	d105      	bne.n	8001852 <__libc_init_array+0x2e>
 8001846:	bd70      	pop	{r4, r5, r6, pc}
 8001848:	f855 3b04 	ldr.w	r3, [r5], #4
 800184c:	4798      	blx	r3
 800184e:	3601      	adds	r6, #1
 8001850:	e7ee      	b.n	8001830 <__libc_init_array+0xc>
 8001852:	f855 3b04 	ldr.w	r3, [r5], #4
 8001856:	4798      	blx	r3
 8001858:	3601      	adds	r6, #1
 800185a:	e7f2      	b.n	8001842 <__libc_init_array+0x1e>
 800185c:	080018c4 	.word	0x080018c4
 8001860:	080018c4 	.word	0x080018c4
 8001864:	080018c4 	.word	0x080018c4
 8001868:	080018c8 	.word	0x080018c8

0800186c <memset>:
 800186c:	4402      	add	r2, r0
 800186e:	4603      	mov	r3, r0
 8001870:	4293      	cmp	r3, r2
 8001872:	d100      	bne.n	8001876 <memset+0xa>
 8001874:	4770      	bx	lr
 8001876:	f803 1b01 	strb.w	r1, [r3], #1
 800187a:	e7f9      	b.n	8001870 <memset+0x4>

0800187c <_init>:
 800187c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800187e:	bf00      	nop
 8001880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001882:	bc08      	pop	{r3}
 8001884:	469e      	mov	lr, r3
 8001886:	4770      	bx	lr

08001888 <_fini>:
 8001888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800188a:	bf00      	nop
 800188c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800188e:	bc08      	pop	{r3}
 8001890:	469e      	mov	lr, r3
 8001892:	4770      	bx	lr
