// Seed: 3010071629
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4,
    input supply1 id_5
);
  pmos (id_5, -1'b0, 1, 1);
endmodule
module module_1 #(
    parameter id_10 = 32'd65
) (
    input tri0 id_0,
    input supply1 id_1,
    input wire id_2,
    output wire id_3,
    output wire id_4,
    inout wor id_5,
    output supply1 id_6
    , id_9,
    output tri1 id_7
);
  wire _id_10;
  assign id_3 = 1;
  assign id_7 = -1;
  wire [1 : -1 'd0] id_11;
  wire [ id_10 : 1] id_12;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_6,
      id_0,
      id_1
  );
endmodule
