// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VsvsimTestbench.h for the primary calling header

#include "VsvsimTestbench__pch.h"
#include "VsvsimTestbench___024root.h"

VL_ATTR_COLD void VsvsimTestbench___024root___eval_static__TOP(VsvsimTestbench___024root* vlSelf);

VL_ATTR_COLD void VsvsimTestbench___024root___eval_static(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_static\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    VsvsimTestbench___024root___eval_static__TOP(vlSelf);
}

VL_ATTR_COLD void VsvsimTestbench___024root___eval_static__TOP(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_static__TOP\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.svsimTestbench__DOT__clock = 0U;
    vlSelfRef.svsimTestbench__DOT__reset = 0U;
    vlSelfRef.svsimTestbench__DOT__io_tilelink_d_ready = 0U;
    vlSelfRef.svsimTestbench__DOT__io_tilelink_a_bits_corrupt = 0U;
    vlSelfRef.svsimTestbench__DOT__io_tilelink_a_bits_data = 0U;
    vlSelfRef.svsimTestbench__DOT__io_tilelink_a_bits_mask = 0U;
    vlSelfRef.svsimTestbench__DOT__io_tilelink_a_bits_address = 0U;
    vlSelfRef.svsimTestbench__DOT__io_tilelink_a_bits_source = 0U;
    vlSelfRef.svsimTestbench__DOT__io_tilelink_a_bits_size = 0U;
    vlSelfRef.svsimTestbench__DOT__io_tilelink_a_bits_param = 0U;
    vlSelfRef.svsimTestbench__DOT__io_tilelink_a_bits_opcode = 0U;
    vlSelfRef.svsimTestbench__DOT__io_tilelink_a_valid = 0U;
    vlSelfRef.svsimTestbench__DOT__io_request = 0U;
    vlSelfRef.svsimTestbench__DOT__io_VGA_verCntr = 0U;
    vlSelfRef.svsimTestbench__DOT__io_VGA_horCntr = 0U;
    vlSelfRef.svsimTestbench__DOT__io_VGA_B = 0U;
    vlSelfRef.svsimTestbench__DOT__io_VGA_G = 0U;
    vlSelfRef.svsimTestbench__DOT__io_VGA_R = 0U;
    vlSelfRef.svsimTestbench__DOT__io_VGA_vSync = 0U;
    vlSelfRef.svsimTestbench__DOT__io_VGA_hSync = 0U;
    vlSelfRef.svsimTestbench__DOT__simulationState = 0U;
}

VL_ATTR_COLD void VsvsimTestbench___024root___eval_initial__TOP(VsvsimTestbench___024root* vlSelf);

VL_ATTR_COLD void VsvsimTestbench___024root___eval_initial(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_initial\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    VsvsimTestbench___024root___eval_initial__TOP(vlSelf);
    vlSelfRef.__Vtrigprevexpr___TOP__svsimTestbench__DOT__simulationState__0 = 1U;
    vlSelfRef.__Vtrigprevexpr___TOP__svsimTestbench__DOT__clock__0 
        = vlSelfRef.svsimTestbench__DOT__clock;
}

VL_ATTR_COLD void VsvsimTestbench___024root___eval_final__TOP(VsvsimTestbench___024root* vlSelf);

VL_ATTR_COLD void VsvsimTestbench___024root___eval_final(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_final\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    VsvsimTestbench___024root___eval_final__TOP(vlSelf);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VsvsimTestbench___024root___dump_triggers__stl(VsvsimTestbench___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD bool VsvsimTestbench___024root___eval_phase__stl(VsvsimTestbench___024root* vlSelf);

VL_ATTR_COLD void VsvsimTestbench___024root___eval_settle(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_settle\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Init
    IData/*31:0*/ __VstlIterCount;
    CData/*0:0*/ __VstlContinue;
    // Body
    __VstlIterCount = 0U;
    vlSelfRef.__VstlFirstIteration = 1U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        if (VL_UNLIKELY(((0x64U < __VstlIterCount)))) {
#ifdef VL_DEBUG
            VsvsimTestbench___024root___dump_triggers__stl(vlSelf);
#endif
            VL_FATAL_MT("/app/build/chiselsim/VideoBufferTester/VideoBuffer/should-write-and-read/primary-sources/../generated-sources/testbench.sv", 1, "", "Settle region did not converge.");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
        __VstlContinue = 0U;
        if (VsvsimTestbench___024root___eval_phase__stl(vlSelf)) {
            __VstlContinue = 1U;
        }
        vlSelfRef.__VstlFirstIteration = 0U;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VsvsimTestbench___024root___dump_triggers__stl(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___dump_triggers__stl\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1U & (~ vlSelfRef.__VstlTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void VsvsimTestbench___024root___stl_sequent__TOP__0(VsvsimTestbench___024root* vlSelf);

VL_ATTR_COLD void VsvsimTestbench___024root___eval_stl(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_stl\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1ULL & vlSelfRef.__VstlTriggered.word(0U))) {
        VsvsimTestbench___024root___stl_sequent__TOP__0(vlSelf);
    }
}

VL_ATTR_COLD void VsvsimTestbench___024root___stl_sequent__TOP__0(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___stl_sequent__TOP__0\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.svsimTestbench__DOT__dut__DOT___GEN_0 
        = (0U == (IData)(vlSelfRef.svsimTestbench__DOT__dut__DOT__stateReg));
    vlSelfRef.svsimTestbench__DOT__dut__DOT___GEN_2 
        = (1U == (IData)(vlSelfRef.svsimTestbench__DOT__dut__DOT__stateReg));
    vlSelfRef.svsimTestbench__DOT__dut__DOT___GEN_3 
        = (2U == (IData)(vlSelfRef.svsimTestbench__DOT__dut__DOT__stateReg));
    vlSelfRef.svsimTestbench__DOT__dut__DOT___GEN_4 
        = ((0U == (IData)(vlSelfRef.svsimTestbench__DOT__dut__DOT__stateReg)) 
           | (1U == (IData)(vlSelfRef.svsimTestbench__DOT__dut__DOT__stateReg)));
    vlSelfRef.svsimTestbench__DOT__dut__DOT___GEN = 
        ((0x403U == (IData)(vlSelfRef.svsimTestbench__DOT__dut__DOT__Tail))
          ? 0U : (0x7ffU & ((IData)(1U) + (IData)(vlSelfRef.svsimTestbench__DOT__dut__DOT__Tail))));
    vlSelfRef.svsimTestbench__DOT__dut__DOT___GEN_1 
        = ((IData)(vlSelfRef.svsimTestbench__DOT__io_tilelink_a_valid) 
           & (0U == (IData)(vlSelfRef.svsimTestbench__DOT__io_tilelink_a_bits_opcode)));
    if ((0U == (IData)(vlSelfRef.svsimTestbench__DOT__dut__DOT__stateReg))) {
        if (vlSelfRef.svsimTestbench__DOT__dut__DOT___GEN_1) {
            vlSelfRef.svsimTestbench__DOT__dut__DOT____Vcellinp__Mem__io_Write_valid = 1U;
            vlSelfRef.svsimTestbench__DOT__dut__DOT____Vcellinp__Mem__io_Write_bits_addr 
                = (0x7ffU & (IData)(vlSelfRef.svsimTestbench__DOT__io_tilelink_a_bits_address));
        } else {
            vlSelfRef.svsimTestbench__DOT__dut__DOT____Vcellinp__Mem__io_Write_valid = 0U;
            vlSelfRef.svsimTestbench__DOT__dut__DOT____Vcellinp__Mem__io_Write_bits_addr 
                = (0x7ffU & 0U);
        }
    } else if ((1U == (IData)(vlSelfRef.svsimTestbench__DOT__dut__DOT__stateReg))) {
        vlSelfRef.svsimTestbench__DOT__dut__DOT____Vcellinp__Mem__io_Write_valid = 1U;
        vlSelfRef.svsimTestbench__DOT__dut__DOT____Vcellinp__Mem__io_Write_bits_addr 
            = (0x7ffU & ((IData)(vlSelfRef.svsimTestbench__DOT__io_tilelink_a_bits_address) 
                         + vlSelfRef.svsimTestbench__DOT__dut__DOT__burstCounter));
    } else {
        vlSelfRef.svsimTestbench__DOT__dut__DOT____Vcellinp__Mem__io_Write_valid = 0U;
        vlSelfRef.svsimTestbench__DOT__dut__DOT____Vcellinp__Mem__io_Write_bits_addr 
            = (0x7ffU & 0U);
    }
}

VL_ATTR_COLD void VsvsimTestbench___024root___eval_triggers__stl(VsvsimTestbench___024root* vlSelf);

VL_ATTR_COLD bool VsvsimTestbench___024root___eval_phase__stl(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___eval_phase__stl\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Init
    CData/*0:0*/ __VstlExecute;
    // Body
    VsvsimTestbench___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = vlSelfRef.__VstlTriggered.any();
    if (__VstlExecute) {
        VsvsimTestbench___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void VsvsimTestbench___024root___dump_triggers__ico(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___dump_triggers__ico\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1U & (~ vlSelfRef.__VicoTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");
    }
    if ((2ULL & vlSelfRef.__VicoTriggered.word(0U))) {
        VL_DBG_MSGF("         'ico' region trigger index 1 is active: Internal 'ico' trigger - DPI export trigger\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void VsvsimTestbench___024root___dump_triggers__act(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___dump_triggers__act\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1U & (~ vlSelfRef.__VactTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: Internal 'act' trigger - DPI export trigger\n");
    }
    if ((2ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @( svsimTestbench.simulationState)\n");
    }
    if ((4ULL & vlSelfRef.__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @(posedge svsimTestbench.clock)\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void VsvsimTestbench___024root___dump_triggers__nba(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___dump_triggers__nba\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    if ((1U & (~ vlSelfRef.__VnbaTriggered.any()))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: Internal 'nba' trigger - DPI export trigger\n");
    }
    if ((2ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @( svsimTestbench.simulationState)\n");
    }
    if ((4ULL & vlSelfRef.__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @(posedge svsimTestbench.clock)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void VsvsimTestbench___024root___ctor_var_reset(VsvsimTestbench___024root* vlSelf) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VsvsimTestbench___024root___ctor_var_reset\n"); );
    VsvsimTestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelf->svsimTestbench__DOT__clock = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__reset = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__io_tilelink_d_ready = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__io_tilelink_a_bits_corrupt = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__io_tilelink_a_bits_data = VL_RAND_RESET_I(24);
    vlSelf->svsimTestbench__DOT__io_tilelink_a_bits_mask = VL_RAND_RESET_I(3);
    vlSelf->svsimTestbench__DOT__io_tilelink_a_bits_address = VL_RAND_RESET_I(11);
    vlSelf->svsimTestbench__DOT__io_tilelink_a_bits_source = VL_RAND_RESET_I(4);
    vlSelf->svsimTestbench__DOT__io_tilelink_a_bits_size = VL_RAND_RESET_I(24);
    vlSelf->svsimTestbench__DOT__io_tilelink_a_bits_param = VL_RAND_RESET_I(3);
    vlSelf->svsimTestbench__DOT__io_tilelink_a_bits_opcode = VL_RAND_RESET_I(3);
    vlSelf->svsimTestbench__DOT__io_tilelink_a_valid = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__io_request = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__io_VGA_verCntr = VL_RAND_RESET_I(10);
    vlSelf->svsimTestbench__DOT__io_VGA_horCntr = VL_RAND_RESET_I(10);
    vlSelf->svsimTestbench__DOT__io_VGA_B = VL_RAND_RESET_I(4);
    vlSelf->svsimTestbench__DOT__io_VGA_G = VL_RAND_RESET_I(4);
    vlSelf->svsimTestbench__DOT__io_VGA_R = VL_RAND_RESET_I(4);
    vlSelf->svsimTestbench__DOT__io_VGA_vSync = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__io_VGA_hSync = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__simulationState = 0;
    vlSelf->svsimTestbench__DOT__dut__DOT__Tail = VL_RAND_RESET_I(11);
    vlSelf->svsimTestbench__DOT__dut__DOT__stateReg = VL_RAND_RESET_I(4);
    vlSelf->svsimTestbench__DOT__dut__DOT__burstCounter = VL_RAND_RESET_I(24);
    vlSelf->svsimTestbench__DOT__dut__DOT__sourceReg = VL_RAND_RESET_I(4);
    vlSelf->svsimTestbench__DOT__dut__DOT___GEN = VL_RAND_RESET_I(11);
    vlSelf->svsimTestbench__DOT__dut__DOT___GEN_0 = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__dut__DOT___GEN_1 = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__dut__DOT___GEN_2 = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__dut__DOT___GEN_3 = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__dut__DOT___GEN_4 = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__dut__DOT____Vcellinp__Mem__io_Write_bits_addr = VL_RAND_RESET_I(11);
    vlSelf->svsimTestbench__DOT__dut__DOT____Vcellinp__Mem__io_Write_valid = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT___GEN_5 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->svsimTestbench__DOT__dut__DOT__unnamedblk2__DOT___RANDOM[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1028; ++__Vi0) {
        vlSelf->svsimTestbench__DOT__dut__DOT__Mem__DOT__mem_ext__DOT__Memory[__Vi0] = VL_RAND_RESET_I(12);
    }
    vlSelf->svsimTestbench__DOT__dut__DOT__Mem__DOT__mem_ext__DOT___R0_en_d0 = VL_RAND_RESET_I(1);
    vlSelf->svsimTestbench__DOT__dut__DOT__Mem__DOT__mem_ext__DOT___R0_addr_d0 = VL_RAND_RESET_I(11);
    vlSelf->svsimTestbench__DOT__dut__DOT__Mem__DOT__mem_ext__DOT___RANDOM_MEM = VL_RAND_RESET_I(32);
    vlSelf->svsimTestbench__DOT__dut__DOT__Mem__DOT__mem_ext__DOT____Vlvbound_h7ac5f637__0 = VL_RAND_RESET_I(12);
    vlSelf->svsimTestbench__DOT__dut__DOT__Mem__DOT__mem_ext__DOT____Vlvbound_h57b49c42__0 = VL_RAND_RESET_I(12);
    vlSelf->__Vdpi_export_trigger = 0;
    vlSelf->__Vtrigprevexpr___TOP__svsimTestbench__DOT__simulationState__0 = 0;
    vlSelf->__Vtrigprevexpr___TOP__svsimTestbench__DOT__clock__0 = VL_RAND_RESET_I(1);
    vlSelf->__VactDidInit = 0;
}
