--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Display7Seg.twx Display7Seg.ncd -o Display7Seg.twr
Display7Seg.pcf -ucf Display7Seg.ucf

Design file:              Display7Seg.ncd
Physical constraint file: Display7Seg.pcf
Device,package,speed:     xc3s700a,fg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A              |f1             |    8.564|
A              |f2             |    8.390|
A              |f3             |    8.971|
A              |f4             |    8.982|
A              |f5             |   11.037|
A              |f6             |   11.021|
A              |f7             |   10.777|
B              |f1             |    9.903|
B              |f2             |    9.928|
B              |f3             |   10.231|
B              |f4             |   10.243|
B              |f5             |   10.083|
B              |f6             |   10.067|
B              |f7             |   10.021|
C              |f1             |    8.045|
C              |f2             |    7.944|
C              |f3             |    9.213|
C              |f4             |    9.026|
C              |f5             |    9.336|
C              |f6             |    9.320|
C              |f7             |    9.149|
D              |f1             |    8.723|
D              |f2             |    8.747|
D              |f3             |    9.325|
D              |f4             |    9.211|
D              |f5             |   11.291|
D              |f6             |   11.275|
D              |f7             |   11.230|
E              |f1             |    9.701|
E              |f2             |   10.111|
E              |f3             |    7.940|
E              |f4             |    8.338|
E              |f5             |    8.542|
E              |f6             |    8.369|
E              |f7             |    8.709|
---------------+---------------+---------+


Analysis completed Tue Nov 30 11:31:48 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4530 MB



