Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov  4 15:07:28 2022
| Host         : GIANCARLOAC78F9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file add_sub_display_timing_summary_routed.rpt -pb add_sub_display_timing_summary_routed.pb -rpx add_sub_display_timing_summary_routed.rpx -warn_on_violation
| Design       : add_sub_display
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.105ns  (logic 5.339ns (33.151%)  route 10.766ns (66.849%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF_inst/O
                         net (fo=14, routed)          4.623     6.079    select_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.203 r  S_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.668     6.870    A4/C2
    SLICE_X1Y11          LUT6 (Prop_lut6_I3_O)        0.124     6.994 r  D_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.462    10.456    A4/C4
    SLICE_X65Y17         LUT6 (Prop_lut6_I3_O)        0.124    10.580 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.014    12.594    D_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.105 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.105    D[6]
    W7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.022ns  (logic 5.360ns (33.452%)  route 10.662ns (66.548%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF_inst/O
                         net (fo=14, routed)          4.623     6.079    select_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.203 r  S_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.891     7.093    A4/C2
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.217 r  S_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           3.477    10.694    S_OBUF[2]
    SLICE_X65Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.818 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672    12.490    D_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.022 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.022    D[0]
    U7                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.814ns  (logic 5.364ns (33.917%)  route 10.450ns (66.083%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF_inst/O
                         net (fo=14, routed)          4.623     6.079    select_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.203 r  S_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.668     6.870    A4/C2
    SLICE_X1Y11          LUT6 (Prop_lut6_I3_O)        0.124     6.994 r  D_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.299    10.294    A4/C4
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.418 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.861    12.279    D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.814 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.814    D[3]
    V8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.726ns  (logic 5.348ns (34.007%)  route 10.378ns (65.993%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF_inst/O
                         net (fo=14, routed)          4.623     6.079    select_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.203 r  S_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.891     7.093    A4/C2
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.217 r  S_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           3.197    10.415    S_OBUF[2]
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.539 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668    12.206    D_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.726 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.726    D[2]
    U5                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.709ns  (logic 5.333ns (33.947%)  route 10.376ns (66.053%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF_inst/O
                         net (fo=14, routed)          4.623     6.079    select_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.203 r  S_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.891     7.093    A4/C2
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.217 f  S_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           3.198    10.416    S_OBUF[2]
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.540 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664    12.204    D_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.709 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.709    D[1]
    V5                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.691ns  (logic 5.357ns (34.142%)  route 10.334ns (65.858%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF_inst/O
                         net (fo=14, routed)          4.623     6.079    select_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.203 r  S_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.666     6.868    A4/C2
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     6.992 f  S_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.185    10.177    S_OBUF[3]
    SLICE_X65Y17         LUT6 (Prop_lut6_I2_O)        0.124    10.301 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.861    12.162    D_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.691 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.691    D[5]
    W6                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.601ns  (logic 5.363ns (34.377%)  route 10.238ns (65.623%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF_inst/O
                         net (fo=14, routed)          4.623     6.079    select_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.203 r  S_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.891     7.093    A4/C2
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.217 f  S_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           3.011    10.229    S_OBUF[2]
    SLICE_X64Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.353 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.713    12.066    D_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.601 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.601    D[4]
    U8                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.819ns  (logic 5.338ns (41.642%)  route 7.481ns (58.358%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF_inst/O
                         net (fo=14, routed)          4.623     6.079    select_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.150     6.229 r  S_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           2.858     9.087    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    12.819 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.819    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.656ns  (logic 5.205ns (41.127%)  route 7.451ns (58.873%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF_inst/O
                         net (fo=14, routed)          4.623     6.079    select_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.203 r  S_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.891     7.093    A4/C2
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.124     7.217 r  S_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.938     9.155    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.656 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.656    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            S[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.387ns  (logic 5.219ns (42.129%)  route 7.169ns (57.871%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  select_IBUF_inst/O
                         net (fo=14, routed)          4.623     6.079    select_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.203 f  S_OBUF[5]_inst_i_2/O
                         net (fo=5, routed)           0.672     6.875    A4/C2
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     6.999 r  S_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     8.873    S_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.387 r  S_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.387    S[5]
    U15                                                               r  S[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            S[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.492ns (64.459%)  route 0.823ns (35.541%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  A_IBUF[2]_inst/O
                         net (fo=5, routed)           0.411     0.643    A_IBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.045     0.688 r  S_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.412     1.100    S_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.315 r  S_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.315    S[5]
    U15                                                               r  S[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            S[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.486ns (63.700%)  route 0.847ns (36.300%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=5, routed)           0.433     0.665    A_IBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.045     0.710 r  S_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.124    S_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.334 r  S_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.334    S[4]
    W18                                                               r  S[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.487ns (63.456%)  route 0.856ns (36.544%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=5, routed)           0.418     0.650    A_IBUF[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I3_O)        0.045     0.695 r  S_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.438     1.133    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.343 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.343    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.472ns (60.251%)  route 0.971ns (39.749%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.474     0.695    A_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.045     0.740 r  S_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.497     1.237    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.443 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.443    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.465ns (58.864%)  route 1.024ns (41.136%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B_IBUF[2]_inst/O
                         net (fo=5, routed)           0.571     0.789    B_IBUF[2]
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.045     0.834 r  S_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.453     1.287    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.489 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.489    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.506ns (54.224%)  route 1.271ns (45.776%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  select_IBUF_inst/O
                         net (fo=14, routed)          0.857     1.082    select_IBUF
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.127 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.540    D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.777 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.777    D[3]
    V8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 1.570ns (55.656%)  route 1.251ns (44.344%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=2, routed)           0.389     0.618    A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.048     0.666 r  S_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.862     1.528    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.821 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.821    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.840ns  (logic 1.502ns (52.881%)  route 1.338ns (47.119%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  select_IBUF_inst/O
                         net (fo=14, routed)          1.011     1.235    select_IBUF
    SLICE_X65Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.280 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.607    D_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.840 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.840    D[0]
    U7                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.857ns  (logic 1.499ns (52.481%)  route 1.358ns (47.519%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  select_IBUF_inst/O
                         net (fo=14, routed)          0.941     1.166    select_IBUF
    SLICE_X65Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.211 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.627    D_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.857 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.857    D[5]
    W6                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.883ns  (logic 1.481ns (51.380%)  route 1.401ns (48.620%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  select (IN)
                         net (fo=0)                   0.000     0.000    select
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  select_IBUF_inst/O
                         net (fo=14, routed)          0.941     1.166    select_IBUF
    SLICE_X65Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.211 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.460     1.671    D_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.883 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.883    D[6]
    W7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------





