# Zynq SoC Tutorial

## GPIO control
1) GPIO control example (https://github.com/CastleFirstKR/tutorial_for_Zynq_SoC/tree/main/GPIO)

## AXI_DMA with FIFO, 
1) Axi_stream FIFO buffer example (https://github.com/CastleFirstKR/tutorial_for_Zynq_SoC/tree/main/axi_dma_example/axi_example)

## AXI_DMA with Custom IP 
1) accumulator_example (https://github.com/CastleFirstKR/tutorial_for_Zynq_SoC/tree/main/axi_dma_example/Systolic_4x4_example)
2) Systolic array example (https://github.com/CastleFirstKR/tutorial_for_Zynq_SoC/tree/main/axi_dma_example/accumulator)

## AXI_interface with BRAM etc,
1) axi_bram example (https://github.com/CastleFirstKR/tutorial_for_Zynq_SoC/tree/main/axi_bram)
