Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.

+----------------------------------------------------------------------------+
; Quartus Prime QXP Design File                                              ;
+------------------+---------------------------------------------------------+
; Field            ; Value                                                   ;
+------------------+---------------------------------------------------------+
; Entity           ; CPU                                                     ;
; Case Sensitive   ;                                                         ;
; QXP Source       ; CPU-inst.qxp                                            ;
; Software Version ; Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Date             ; Mon Oct 16 16:25:59 2017                                ;
; Contents         ; Netlist Only                                            ;
; Family           ; EP4CE30F23C8                                            ;
; Device           ; CYCLONEIVE3_V1F484C8                                    ;
+------------------+---------------------------------------------------------+

+------------------------------------------------------------+
; Boundary Ports                                             ;
+----------------+--------+----------------------------------+
; Port Name      ; Type   ; Default Value                    ;
+----------------+--------+----------------------------------+
; write          ; output ; X                                ;
; clk            ; input  ; 1                                ;
; reset_n        ; input  ; 1                                ;
; rddata [31:0]  ; input  ; 11111111111111111111111111111111 ;
; read           ; output ; X                                ;
; address [15:0] ; output ; XXXXXXXXXXXXXXXX                 ;
; wrdata [31:0]  ; output ; XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX ;
+----------------+--------+----------------------------------+
