Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  9 09:49:20 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (151)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1085)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (473)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (151)
--------------------------
 There are 151 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1085)
---------------------------------------------------
 There are 1085 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (473)
--------------------------------
 There are 473 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.809        0.000                      0                 1814        0.079        0.000                      0                 1814        3.000        0.000                       0                   481  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_100Mhz_clk_wiz_2    {0.000 5.000}      10.000          100.000         
  clk_25Mhz_clk_wiz_2     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_2      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100Mhz_clk_wiz_2_1  {0.000 5.000}      10.000          100.000         
  clk_25Mhz_clk_wiz_2_1   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_2_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100Mhz_clk_wiz_2          3.809        0.000                      0                  431        0.164        0.000                      0                  431        4.500        0.000                       0                   267  
  clk_25Mhz_clk_wiz_2          15.760        0.000                      0                 1379        0.173        0.000                      0                 1379       18.750        0.000                       0                   210  
  clkfbout_clk_wiz_2                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100Mhz_clk_wiz_2_1        3.810        0.000                      0                  431        0.164        0.000                      0                  431        4.500        0.000                       0                   267  
  clk_25Mhz_clk_wiz_2_1        15.764        0.000                      0                 1379        0.173        0.000                      0                 1379       18.750        0.000                       0                   210  
  clkfbout_clk_wiz_2_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25Mhz_clk_wiz_2     clk_100Mhz_clk_wiz_2          5.967        0.000                      0                   10        0.198        0.000                      0                   10  
clk_100Mhz_clk_wiz_2_1  clk_100Mhz_clk_wiz_2          3.809        0.000                      0                  431        0.089        0.000                      0                  431  
clk_25Mhz_clk_wiz_2_1   clk_100Mhz_clk_wiz_2          5.970        0.000                      0                   10        0.202        0.000                      0                   10  
clk_100Mhz_clk_wiz_2    clk_25Mhz_clk_wiz_2           4.665        0.000                      0                   78        0.230        0.000                      0                   78  
clk_100Mhz_clk_wiz_2_1  clk_25Mhz_clk_wiz_2           4.665        0.000                      0                   78        0.230        0.000                      0                   78  
clk_25Mhz_clk_wiz_2_1   clk_25Mhz_clk_wiz_2          15.760        0.000                      0                 1379        0.079        0.000                      0                 1379  
clk_100Mhz_clk_wiz_2    clk_100Mhz_clk_wiz_2_1        3.809        0.000                      0                  431        0.089        0.000                      0                  431  
clk_25Mhz_clk_wiz_2     clk_100Mhz_clk_wiz_2_1        5.967        0.000                      0                   10        0.198        0.000                      0                   10  
clk_25Mhz_clk_wiz_2_1   clk_100Mhz_clk_wiz_2_1        5.970        0.000                      0                   10        0.202        0.000                      0                   10  
clk_100Mhz_clk_wiz_2    clk_25Mhz_clk_wiz_2_1         4.669        0.000                      0                   78        0.233        0.000                      0                   78  
clk_25Mhz_clk_wiz_2     clk_25Mhz_clk_wiz_2_1        15.760        0.000                      0                 1379        0.079        0.000                      0                 1379  
clk_100Mhz_clk_wiz_2_1  clk_25Mhz_clk_wiz_2_1         4.669        0.000                      0                   78        0.233        0.000                      0                   78  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2
  To Clock:  clk_100Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        3.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/freq_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.071ns (19.403%)  route 4.449ns (80.597%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.697     4.645    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/freq_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/freq_cnt_reg[0]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/freq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.071ns (19.403%)  route 4.449ns (80.597%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.697     4.645    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.071ns (19.403%)  route 4.449ns (80.597%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.697     4.645    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[11]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[13]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[16]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.076ns (19.366%)  route 4.480ns (80.634%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.953 r  U_buzzer_PWM/note_timer[31]_i_1/O
                         net (fo=32, routed)          0.729     4.682    U_buzzer_PWM/note_timer[31]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[0]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X35Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.662    U_buzzer_PWM/note_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_timer_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.076ns (19.366%)  route 4.480ns (80.634%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.953 r  U_buzzer_PWM/note_timer[31]_i_1/O
                         net (fo=32, routed)          0.729     4.682    U_buzzer_PWM/note_timer[31]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[12]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X35Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.662    U_buzzer_PWM/note_timer_reg[12]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.076ns (19.366%)  route 4.480ns (80.634%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.953 r  U_buzzer_PWM/note_timer[31]_i_1/O
                         net (fo=32, routed)          0.729     4.682    U_buzzer_PWM/note_timer[31]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[1]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X35Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.662    U_buzzer_PWM/note_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  3.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce2/btn_debounced_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.082    -0.365    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT5 (Prop_lut5_I3_O)        0.045    -0.320 r  U_btn_debounce2/btn_debounced_d_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    U_btn_debounce2/btn_debounced
    SLICE_X62Y7          FDCE                                         r  U_btn_debounce2/btn_debounced_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.865    -0.825    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y7          FDCE                                         r  U_btn_debounce2/btn_debounced_d_reg/C
                         clock pessimism              0.250    -0.574    
    SLICE_X62Y7          FDCE (Hold_fdce_C_D)         0.091    -0.483    U_btn_debounce2/btn_debounced_d_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.637%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.672    -0.509    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/Q
                         net (fo=9, routed)           0.111    -0.257    U_OV7670_Master/U_I2C_clk_gen/counter[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.045    -0.212 r  U_OV7670_Master/U_I2C_clk_gen/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    U_OV7670_Master/U_I2C_clk_gen/counter_0[0]
    SLICE_X5Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.946    -0.743    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X5Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                         clock pessimism              0.247    -0.496    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.092    -0.404    U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.980%)  route 0.155ns (45.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.644    -0.537    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.155    -0.241    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y110         LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_OV7670_Master/U_SCCB_controlUnit/r_addr[3]_i_1_n_0
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.919    -0.770    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]/C
                         clock pessimism              0.246    -0.524    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.131    -0.393    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_play_fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm1/text_en_surv_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.254ns (43.046%)  route 0.336ns (56.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.560    -0.621    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  U_play_fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          0.173    -0.284    U_play_fsm1/FSM_sequential_state_reg[2]_0[0]
    SLICE_X35Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  U_play_fsm1/text_en_surv_reg_i_2__0/O
                         net (fo=1, routed)           0.163    -0.076    U_play_fsm1/text_en_surv_reg_i_2__0_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.031 r  U_play_fsm1/text_en_surv_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.031    U_play_fsm1/text_en_surv_reg_i_1_n_0
    SLICE_X38Y7          FDCE                                         r  U_play_fsm1/text_en_surv_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.831    -0.859    U_play_fsm1/clk_100Mhz
    SLICE_X38Y7          FDCE                                         r  U_play_fsm1/text_en_surv_reg_reg/C
                         clock pessimism              0.503    -0.355    
    SLICE_X38Y7          FDCE (Hold_fdce_C_D)         0.120    -0.235    U_play_fsm1/text_en_surv_reg_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.644    -0.537    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.155    -0.241    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    U_OV7670_Master/U_SCCB_controlUnit/r_addr[2]_i_1_n_0
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.919    -0.770    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/C
                         clock pessimism              0.246    -0.524    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.120    -0.404    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_play_fsm1/score_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_vga_text/message_score1_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.734%)  route 0.161ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.562    -0.619    U_play_fsm1/clk_100Mhz
    SLICE_X39Y8          FDCE                                         r  U_play_fsm1/score_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_play_fsm1/score_reg_reg[0]/Q
                         net (fo=8, routed)           0.161    -0.318    U_vga_text/D[0]
    SLICE_X39Y10         FDCE                                         r  U_vga_text/message_score1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.830    -0.860    U_vga_text/clk_100Mhz
    SLICE_X39Y10         FDCE                                         r  U_vga_text/message_score1_reg[0][0]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.075    -0.529    U_vga_text/message_score1_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.196%)  route 0.157ns (45.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.672    -0.509    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/Q
                         net (fo=7, routed)           0.157    -0.211    U_OV7670_Master/U_I2C_clk_gen/counter[4]
    SLICE_X3Y111         LUT5 (Prop_lut5_I3_O)        0.045    -0.166 r  U_OV7670_Master/U_I2C_clk_gen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    U_OV7670_Master/U_I2C_clk_gen/counter_0[5]
    SLICE_X3Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.948    -0.741    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
                         clock pessimism              0.270    -0.471    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.092    -0.379    U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.051%)  route 0.165ns (53.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.672    -0.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X1Y112         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/Q
                         net (fo=11, routed)          0.165    -0.203    U_OV7670_Master/U_SCCB_controlUnit/sda_state[4]
    SLICE_X1Y111         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.948    -0.741    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X1Y111         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
                         clock pessimism              0.249    -0.492    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.075    -0.417    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.635%)  route 0.167ns (47.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.673    -0.508    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.367 f  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/Q
                         net (fo=7, routed)           0.167    -0.199    U_OV7670_Master/U_I2C_clk_gen/counter[5]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  U_OV7670_Master/U_I2C_clk_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    U_OV7670_Master/U_I2C_clk_gen/counter_0[1]
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.946    -0.743    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                         clock pessimism              0.270    -0.473    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.091    -0.382    U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_play_fsm2/score_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm2/score_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.565    -0.616    U_play_fsm2/clk_100Mhz
    SLICE_X51Y7          FDCE                                         r  U_play_fsm2/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_play_fsm2/score_reg_reg[1]/Q
                         net (fo=5, routed)           0.134    -0.341    U_play_fsm2/score2[1]
    SLICE_X51Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  U_play_fsm2/score_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.296    U_play_fsm2/score_reg[1]_i_1__0_n_0
    SLICE_X51Y7          FDCE                                         r  U_play_fsm2/score_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.836    -0.854    U_play_fsm2/clk_100Mhz
    SLICE_X51Y7          FDCE                                         r  U_play_fsm2/score_reg_reg[1]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X51Y7          FDCE (Hold_fdce_C_D)         0.092    -0.524    U_play_fsm2/score_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_clk_wiz_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44     r_sda_reg_i_13/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    U_clk_wiz_2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X39Y10     U_play_fsm1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y10     U_play_fsm1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y10     U_play_fsm1/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y9      U_play_fsm1/count_3sec_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y8      U_play_fsm1/count_3sec_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y8      U_play_fsm1/count_3sec_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y8      U_play_fsm1/count_3sec_reg_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     U_play_fsm1/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     U_play_fsm1/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     U_play_fsm1/count_3sec_reg_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y11     U_play_fsm1/count_3sec_reg_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     U_play_fsm1/count_3sec_reg_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y11     U_play_fsm1/count_3sec_reg_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     U_play_fsm1/count_3sec_reg_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y11     U_play_fsm1/count_3sec_reg_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     U_play_fsm1/count_3sec_reg_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y11     U_play_fsm1/count_3sec_reg_reg[28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     U_play_fsm1/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     U_play_fsm1/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     U_play_fsm1/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y8      U_play_fsm1/count_3sec_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y8      U_play_fsm1/count_3sec_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y10     U_play_fsm1/count_3sec_reg_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y10     U_play_fsm1/count_3sec_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     U_play_fsm1/count_3sec_reg_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     U_play_fsm1/count_3sec_reg_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y10     U_play_fsm1/count_3sec_reg_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2
  To Clock:  clk_25Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       15.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.760ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        23.513ns  (logic 0.642ns (2.730%)  route 22.871ns (97.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           2.450    22.568    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.493    38.497    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.328    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0
  -------------------------------------------------------------------
                         required time                         38.328    
                         arrival time                         -22.568    
  -------------------------------------------------------------------
                         slack                                 15.760    

Slack (MET) :             16.097ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        23.175ns  (logic 0.642ns (2.770%)  route 22.533ns (97.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           2.112    22.230    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.492    38.496    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/CLKBWRCLK
                         clock pessimism              0.492    38.988    
                         clock uncertainty           -0.095    38.893    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.327    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                         -22.230    
  -------------------------------------------------------------------
                         slack                                 16.097    

Slack (MET) :             16.431ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        22.837ns  (logic 0.642ns (2.811%)  route 22.195ns (97.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           1.774    21.892    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.488    38.492    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.492    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -21.892    
  -------------------------------------------------------------------
                         slack                                 16.431    

Slack (MET) :             16.584ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        22.689ns  (logic 0.642ns (2.830%)  route 22.047ns (97.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           2.350    21.744    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.493    38.497    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.328    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0
  -------------------------------------------------------------------
                         required time                         38.328    
                         arrival time                         -21.744    
  -------------------------------------------------------------------
                         slack                                 16.584    

Slack (MET) :             16.764ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        22.499ns  (logic 0.642ns (2.853%)  route 21.857ns (97.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           1.436    21.554    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.483    38.487    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/CLKBWRCLK
                         clock pessimism              0.492    38.979    
                         clock uncertainty           -0.095    38.884    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.318    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -21.554    
  -------------------------------------------------------------------
                         slack                                 16.764    

Slack (MET) :             16.921ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        22.351ns  (logic 0.642ns (2.872%)  route 21.709ns (97.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           2.012    21.406    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.492    38.496    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/CLKBWRCLK
                         clock pessimism              0.492    38.988    
                         clock uncertainty           -0.095    38.893    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.327    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                         -21.406    
  -------------------------------------------------------------------
                         slack                                 16.921    

Slack (MET) :             17.097ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        22.161ns  (logic 0.642ns (2.897%)  route 21.519ns (97.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.482 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           1.098    21.216    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y5          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.478    38.482    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y5          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0/CLKBWRCLK
                         clock pessimism              0.492    38.974    
                         clock uncertainty           -0.095    38.879    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.313    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                         -21.216    
  -------------------------------------------------------------------
                         slack                                 17.097    

Slack (MET) :             17.255ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        22.013ns  (logic 0.642ns (2.916%)  route 21.371ns (97.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           1.674    21.068    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.488    38.492    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.492    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -21.068    
  -------------------------------------------------------------------
                         slack                                 17.255    

Slack (MET) :             17.438ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        21.823ns  (logic 0.642ns (2.942%)  route 21.181ns (97.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           0.760    20.878    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y4          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.481    38.485    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y4          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.492    38.977    
                         clock uncertainty           -0.095    38.882    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.316    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -20.878    
  -------------------------------------------------------------------
                         slack                                 17.438    

Slack (MET) :             17.588ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        21.675ns  (logic 0.642ns (2.962%)  route 21.033ns (97.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           1.336    20.730    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.483    38.487    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/CLKBWRCLK
                         clock pessimism              0.492    38.979    
                         clock uncertainty           -0.095    38.884    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.318    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -20.730    
  -------------------------------------------------------------------
                         slack                                 17.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.592    -0.589    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X59Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg/Q
                         net (fo=2, routed)           0.121    -0.327    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg_n_0
    SLICE_X58Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.862    -0.828    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X58Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg/C
                         clock pessimism              0.251    -0.576    
    SLICE_X58Y10         FDRE (Hold_fdre_C_D)         0.076    -0.500    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.274    -0.552    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.243    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.274    -0.552    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.243    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.274    -0.552    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.243    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.274    -0.552    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.243    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.266%)  route 0.183ns (52.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.593    -0.588    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X60Y9          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/Q
                         net (fo=11, routed)          0.183    -0.241    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/D
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.428    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.592    -0.589    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X58Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg/Q
                         net (fo=1, routed)           0.138    -0.310    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I2_O)        0.045    -0.265 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal[0]_i_1__0_n_0
    SLICE_X60Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.862    -0.828    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X60Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.121    -0.452    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=483, routed)         0.357    -0.088    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A2
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.864    -0.826    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    -0.551    
    SLICE_X60Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.297    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=483, routed)         0.357    -0.088    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A2
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.864    -0.826    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.274    -0.551    
    SLICE_X60Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.297    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=483, routed)         0.357    -0.088    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A2
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.864    -0.826    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.274    -0.551    
    SLICE_X60Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.297    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25Mhz_clk_wiz_2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y26     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y24     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y27     U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y25     U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12     U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y7      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y7      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y7      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y7      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U_clk_wiz_2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2_1
  To Clock:  clk_100Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        3.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/freq_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.071ns (19.403%)  route 4.449ns (80.597%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.697     4.645    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/freq_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/freq_cnt_reg[0]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.413     8.455    U_buzzer_PWM/freq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.071ns (19.403%)  route 4.449ns (80.597%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.697     4.645    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.413     8.455    U_buzzer_PWM/half_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.071ns (19.403%)  route 4.449ns (80.597%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.697     4.645    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[11]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.413     8.455    U_buzzer_PWM/half_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[13]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.455    U_buzzer_PWM/half_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.455    U_buzzer_PWM/half_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[16]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.455    U_buzzer_PWM/half_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.455    U_buzzer_PWM/half_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.076ns (19.366%)  route 4.480ns (80.634%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.953 r  U_buzzer_PWM/note_timer[31]_i_1/O
                         net (fo=32, routed)          0.729     4.682    U_buzzer_PWM/note_timer[31]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[0]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X35Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.663    U_buzzer_PWM/note_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_timer_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.076ns (19.366%)  route 4.480ns (80.634%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.953 r  U_buzzer_PWM/note_timer[31]_i_1/O
                         net (fo=32, routed)          0.729     4.682    U_buzzer_PWM/note_timer[31]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[12]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X35Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.663    U_buzzer_PWM/note_timer_reg[12]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.076ns (19.366%)  route 4.480ns (80.634%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.953 r  U_buzzer_PWM/note_timer[31]_i_1/O
                         net (fo=32, routed)          0.729     4.682    U_buzzer_PWM/note_timer[31]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[1]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.868    
    SLICE_X35Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.663    U_buzzer_PWM/note_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  3.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce2/btn_debounced_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.082    -0.365    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT5 (Prop_lut5_I3_O)        0.045    -0.320 r  U_btn_debounce2/btn_debounced_d_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    U_btn_debounce2/btn_debounced
    SLICE_X62Y7          FDCE                                         r  U_btn_debounce2/btn_debounced_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.865    -0.825    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y7          FDCE                                         r  U_btn_debounce2/btn_debounced_d_reg/C
                         clock pessimism              0.250    -0.574    
    SLICE_X62Y7          FDCE (Hold_fdce_C_D)         0.091    -0.483    U_btn_debounce2/btn_debounced_d_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.637%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.672    -0.509    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/Q
                         net (fo=9, routed)           0.111    -0.257    U_OV7670_Master/U_I2C_clk_gen/counter[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.045    -0.212 r  U_OV7670_Master/U_I2C_clk_gen/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    U_OV7670_Master/U_I2C_clk_gen/counter_0[0]
    SLICE_X5Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.946    -0.743    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X5Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                         clock pessimism              0.247    -0.496    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.092    -0.404    U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.980%)  route 0.155ns (45.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.644    -0.537    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.155    -0.241    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y110         LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_OV7670_Master/U_SCCB_controlUnit/r_addr[3]_i_1_n_0
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.919    -0.770    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]/C
                         clock pessimism              0.246    -0.524    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.131    -0.393    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_play_fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm1/text_en_surv_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.254ns (43.046%)  route 0.336ns (56.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.560    -0.621    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  U_play_fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          0.173    -0.284    U_play_fsm1/FSM_sequential_state_reg[2]_0[0]
    SLICE_X35Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  U_play_fsm1/text_en_surv_reg_i_2__0/O
                         net (fo=1, routed)           0.163    -0.076    U_play_fsm1/text_en_surv_reg_i_2__0_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.031 r  U_play_fsm1/text_en_surv_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.031    U_play_fsm1/text_en_surv_reg_i_1_n_0
    SLICE_X38Y7          FDCE                                         r  U_play_fsm1/text_en_surv_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.831    -0.859    U_play_fsm1/clk_100Mhz
    SLICE_X38Y7          FDCE                                         r  U_play_fsm1/text_en_surv_reg_reg/C
                         clock pessimism              0.503    -0.355    
    SLICE_X38Y7          FDCE (Hold_fdce_C_D)         0.120    -0.235    U_play_fsm1/text_en_surv_reg_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.644    -0.537    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.155    -0.241    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    U_OV7670_Master/U_SCCB_controlUnit/r_addr[2]_i_1_n_0
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.919    -0.770    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/C
                         clock pessimism              0.246    -0.524    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.120    -0.404    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_play_fsm1/score_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_vga_text/message_score1_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.734%)  route 0.161ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.562    -0.619    U_play_fsm1/clk_100Mhz
    SLICE_X39Y8          FDCE                                         r  U_play_fsm1/score_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_play_fsm1/score_reg_reg[0]/Q
                         net (fo=8, routed)           0.161    -0.318    U_vga_text/D[0]
    SLICE_X39Y10         FDCE                                         r  U_vga_text/message_score1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.830    -0.860    U_vga_text/clk_100Mhz
    SLICE_X39Y10         FDCE                                         r  U_vga_text/message_score1_reg[0][0]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.075    -0.529    U_vga_text/message_score1_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.196%)  route 0.157ns (45.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.672    -0.509    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/Q
                         net (fo=7, routed)           0.157    -0.211    U_OV7670_Master/U_I2C_clk_gen/counter[4]
    SLICE_X3Y111         LUT5 (Prop_lut5_I3_O)        0.045    -0.166 r  U_OV7670_Master/U_I2C_clk_gen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    U_OV7670_Master/U_I2C_clk_gen/counter_0[5]
    SLICE_X3Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.948    -0.741    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
                         clock pessimism              0.270    -0.471    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.092    -0.379    U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.051%)  route 0.165ns (53.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.672    -0.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X1Y112         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/Q
                         net (fo=11, routed)          0.165    -0.203    U_OV7670_Master/U_SCCB_controlUnit/sda_state[4]
    SLICE_X1Y111         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.948    -0.741    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X1Y111         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
                         clock pessimism              0.249    -0.492    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.075    -0.417    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.635%)  route 0.167ns (47.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.673    -0.508    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.367 f  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/Q
                         net (fo=7, routed)           0.167    -0.199    U_OV7670_Master/U_I2C_clk_gen/counter[5]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  U_OV7670_Master/U_I2C_clk_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    U_OV7670_Master/U_I2C_clk_gen/counter_0[1]
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.946    -0.743    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                         clock pessimism              0.270    -0.473    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.091    -0.382    U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_play_fsm2/score_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm2/score_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.565    -0.616    U_play_fsm2/clk_100Mhz
    SLICE_X51Y7          FDCE                                         r  U_play_fsm2/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_play_fsm2/score_reg_reg[1]/Q
                         net (fo=5, routed)           0.134    -0.341    U_play_fsm2/score2[1]
    SLICE_X51Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  U_play_fsm2/score_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.296    U_play_fsm2/score_reg[1]_i_1__0_n_0
    SLICE_X51Y7          FDCE                                         r  U_play_fsm2/score_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.836    -0.854    U_play_fsm2/clk_100Mhz
    SLICE_X51Y7          FDCE                                         r  U_play_fsm2/score_reg_reg[1]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X51Y7          FDCE (Hold_fdce_C_D)         0.092    -0.524    U_play_fsm2/score_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_clk_wiz_2_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44     r_sda_reg_i_13/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    U_clk_wiz_2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X39Y10     U_play_fsm1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y10     U_play_fsm1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y10     U_play_fsm1/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y9      U_play_fsm1/count_3sec_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y8      U_play_fsm1/count_3sec_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y8      U_play_fsm1/count_3sec_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X35Y8      U_play_fsm1/count_3sec_reg_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     U_play_fsm1/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     U_play_fsm1/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     U_play_fsm1/count_3sec_reg_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y11     U_play_fsm1/count_3sec_reg_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     U_play_fsm1/count_3sec_reg_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y11     U_play_fsm1/count_3sec_reg_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     U_play_fsm1/count_3sec_reg_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y11     U_play_fsm1/count_3sec_reg_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     U_play_fsm1/count_3sec_reg_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y11     U_play_fsm1/count_3sec_reg_reg[28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y10     U_play_fsm1/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     U_play_fsm1/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y10     U_play_fsm1/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y8      U_play_fsm1/count_3sec_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y8      U_play_fsm1/count_3sec_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y10     U_play_fsm1/count_3sec_reg_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y10     U_play_fsm1/count_3sec_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     U_play_fsm1/count_3sec_reg_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y11     U_play_fsm1/count_3sec_reg_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y10     U_play_fsm1/count_3sec_reg_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2_1
  To Clock:  clk_25Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack       15.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.764ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        23.513ns  (logic 0.642ns (2.730%)  route 22.871ns (97.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           2.450    22.568    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.493    38.497    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.091    38.898    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.332    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -22.568    
  -------------------------------------------------------------------
                         slack                                 15.764    

Slack (MET) :             16.101ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        23.175ns  (logic 0.642ns (2.770%)  route 22.533ns (97.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           2.112    22.230    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.492    38.496    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/CLKBWRCLK
                         clock pessimism              0.492    38.988    
                         clock uncertainty           -0.091    38.897    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.331    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         38.331    
                         arrival time                         -22.230    
  -------------------------------------------------------------------
                         slack                                 16.101    

Slack (MET) :             16.435ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        22.837ns  (logic 0.642ns (2.811%)  route 22.195ns (97.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           1.774    21.892    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.488    38.492    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.492    38.984    
                         clock uncertainty           -0.091    38.893    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.327    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                         -21.892    
  -------------------------------------------------------------------
                         slack                                 16.435    

Slack (MET) :             16.587ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        22.689ns  (logic 0.642ns (2.830%)  route 22.047ns (97.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           2.350    21.744    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.493    38.497    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.091    38.898    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.332    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                         -21.744    
  -------------------------------------------------------------------
                         slack                                 16.587    

Slack (MET) :             16.768ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        22.499ns  (logic 0.642ns (2.853%)  route 21.857ns (97.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           1.436    21.554    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.483    38.487    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/CLKBWRCLK
                         clock pessimism              0.492    38.979    
                         clock uncertainty           -0.091    38.888    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.322    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -21.554    
  -------------------------------------------------------------------
                         slack                                 16.768    

Slack (MET) :             16.924ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        22.351ns  (logic 0.642ns (2.872%)  route 21.709ns (97.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           2.012    21.406    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.492    38.496    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/CLKBWRCLK
                         clock pessimism              0.492    38.988    
                         clock uncertainty           -0.091    38.897    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.331    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         38.331    
                         arrival time                         -21.406    
  -------------------------------------------------------------------
                         slack                                 16.924    

Slack (MET) :             17.101ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        22.161ns  (logic 0.642ns (2.897%)  route 21.519ns (97.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.482 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           1.098    21.216    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y5          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.478    38.482    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y5          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0/CLKBWRCLK
                         clock pessimism              0.492    38.974    
                         clock uncertainty           -0.091    38.883    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.317    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         38.317    
                         arrival time                         -21.216    
  -------------------------------------------------------------------
                         slack                                 17.101    

Slack (MET) :             17.258ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        22.013ns  (logic 0.642ns (2.916%)  route 21.371ns (97.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           1.674    21.068    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.488    38.492    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.492    38.984    
                         clock uncertainty           -0.091    38.893    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.327    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                         -21.068    
  -------------------------------------------------------------------
                         slack                                 17.258    

Slack (MET) :             17.442ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        21.823ns  (logic 0.642ns (2.942%)  route 21.181ns (97.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           0.760    20.878    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y4          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.481    38.485    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y4          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.492    38.977    
                         clock uncertainty           -0.091    38.886    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.320    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         38.320    
                         arrival time                         -20.878    
  -------------------------------------------------------------------
                         slack                                 17.442    

Slack (MET) :             17.591ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        21.675ns  (logic 0.642ns (2.962%)  route 21.033ns (97.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           1.336    20.730    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.483    38.487    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/CLKBWRCLK
                         clock pessimism              0.492    38.979    
                         clock uncertainty           -0.091    38.888    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.322    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                         -20.730    
  -------------------------------------------------------------------
                         slack                                 17.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.592    -0.589    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X59Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg/Q
                         net (fo=2, routed)           0.121    -0.327    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg_n_0
    SLICE_X58Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.862    -0.828    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X58Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg/C
                         clock pessimism              0.251    -0.576    
    SLICE_X58Y10         FDRE (Hold_fdre_C_D)         0.076    -0.500    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.274    -0.552    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.243    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.274    -0.552    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.243    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.274    -0.552    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.243    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.274    -0.552    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.243    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.266%)  route 0.183ns (52.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.593    -0.588    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X60Y9          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/Q
                         net (fo=11, routed)          0.183    -0.241    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/D
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.428    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.592    -0.589    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X58Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg/Q
                         net (fo=1, routed)           0.138    -0.310    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I2_O)        0.045    -0.265 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal[0]_i_1__0_n_0
    SLICE_X60Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.862    -0.828    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X60Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.121    -0.452    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=483, routed)         0.357    -0.088    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A2
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.864    -0.826    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    -0.551    
    SLICE_X60Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.297    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=483, routed)         0.357    -0.088    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A2
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.864    -0.826    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.274    -0.551    
    SLICE_X60Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.297    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=483, routed)         0.357    -0.088    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A2
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.864    -0.826    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.274    -0.551    
    SLICE_X60Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.297    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25Mhz_clk_wiz_2_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y26     U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y24     U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y27     U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y25     U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_line2_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12     U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y7      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y7      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y7      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y7      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y8      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         20.000      18.750     SLICE_X60Y6      U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2_1
  To Clock:  clkfbout_clk_wiz_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U_clk_wiz_2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2
  To Clock:  clk_100Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        5.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.031ns (28.307%)  route 2.611ns (71.693%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.439     0.948    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.119     1.067 r  U_play_fsm1/sel_text_reg_i_4/O
                         net (fo=1, routed)           0.768     1.836    U_play_fsm1/sel_text_reg_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.332     2.168 r  U_play_fsm1/sel_text_reg_i_3/O
                         net (fo=1, routed)           0.404     2.572    U_play_fsm1/text_en_over_next
    SLICE_X39Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.696 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     2.696    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.443     8.448    U_play_fsm1/clk_100Mhz
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.215     8.632    
    SLICE_X39Y9          FDCE (Setup_fdce_C_D)        0.031     8.663    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.704ns (19.109%)  route 2.980ns (80.891%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.791     1.306    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.430 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           1.189     2.619    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.124     2.743 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.743    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.453     8.458    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.856    
                         clock uncertainty           -0.215     8.642    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.081     8.723    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.730ns (19.676%)  route 2.980ns (80.324%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.791     1.306    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.430 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           1.189     2.619    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.150     2.769 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.769    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.453     8.458    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.856    
                         clock uncertainty           -0.215     8.642    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.118     8.760    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.704ns (21.005%)  route 2.648ns (78.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.641     1.150    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           1.007     2.281    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.405 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.405    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.443     8.448    U_play_fsm1/clk_100Mhz
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.215     8.632    
    SLICE_X39Y10         FDCE (Setup_fdce_C_D)        0.029     8.661    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.704ns (21.606%)  route 2.554ns (78.394%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.641     1.150    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.914     2.188    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.312 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.312    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.442     8.447    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.215     8.631    
    SLICE_X34Y10         FDCE (Setup_fdce_C_D)        0.077     8.708    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.708    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.704ns (21.626%)  route 2.551ns (78.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.641     1.150    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.911     2.185    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.309 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.309    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.442     8.447    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.215     8.631    
    SLICE_X34Y10         FDCE (Setup_fdce_C_D)        0.081     8.712    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.704ns (21.856%)  route 2.517ns (78.143%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.800     1.315    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.439 r  U_play_fsm2/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.717     2.155    U_play_fsm2/text_en_over_next
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     2.279 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.279    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.452     8.457    U_play_fsm2/clk_100Mhz
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.398     8.855    
                         clock uncertainty           -0.215     8.641    
    SLICE_X50Y4          FDCE (Setup_fdce_C_D)        0.077     8.718    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.704ns (21.927%)  route 2.507ns (78.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.791     1.306    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.430 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.715     2.145    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.269 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.269    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.453     8.458    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.856    
                         clock uncertainty           -0.215     8.642    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.077     8.719    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.580ns (26.050%)  route 1.647ns (73.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.647     1.161    U_play_fsm2/motion_detected2
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124     1.285 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.285    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.451     8.456    U_play_fsm2/clk_100Mhz
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.854    
                         clock uncertainty           -0.215     8.640    
    SLICE_X55Y7          FDCE (Setup_fdce_C_D)        0.031     8.671    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.580ns (26.835%)  route 1.581ns (73.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.581     1.091    U_play_fsm1/motion_detected1
    SLICE_X40Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.215 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     1.215    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_play_fsm1/clk_100Mhz
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.215     8.634    
    SLICE_X40Y10         FDCE (Setup_fdce_C_D)        0.031     8.665    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  7.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.613%)  route 0.637ns (77.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.637     0.161    U_play_fsm2/motion_detected2
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.206 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.206    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.836    -0.854    U_play_fsm2/clk_100Mhz
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092     0.008    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.347%)  route 0.685ns (78.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.685     0.207    U_play_fsm1/motion_detected1
    SLICE_X40Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.252 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     0.252    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.831    -0.859    U_play_fsm1/clk_100Mhz
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.215    -0.089    
    SLICE_X40Y10         FDCE (Hold_fdce_C_D)         0.092     0.003    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.231ns (19.548%)  route 0.951ns (80.452%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.695     0.220    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.255     0.520    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.565 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.565    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X56Y5          FDCE (Hold_fdce_C_D)         0.120     0.037    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.231ns (19.363%)  route 0.962ns (80.637%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.670     0.195    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.045     0.240 r  U_play_fsm2/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.292     0.532    U_play_fsm2/text_en_over_next
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.045     0.577 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.577    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X50Y4          FDCE (Hold_fdce_C_D)         0.120     0.037    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.231ns (18.430%)  route 1.022ns (81.570%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.720     0.241    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.303     0.589    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.634 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.634    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.829    -0.861    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.215    -0.091    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.121     0.030    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.231ns (18.416%)  route 1.023ns (81.584%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.720     0.241    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.304     0.590    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.635 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.635    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.829    -0.861    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.215    -0.091    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.120     0.029    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.233ns (17.556%)  route 1.094ns (82.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.695     0.220    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.399     0.664    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.047     0.711 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.711    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X56Y5          FDCE (Hold_fdce_C_D)         0.131     0.048    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.231ns (17.432%)  route 1.094ns (82.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.695     0.220    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.399     0.664    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.045     0.709 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.709    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X56Y5          FDCE (Hold_fdce_C_D)         0.121     0.038    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.231ns (17.788%)  route 1.068ns (82.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.720     0.241    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.348     0.634    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.679 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.679    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.830    -0.860    U_play_fsm1/clk_100Mhz
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.091     0.001    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.347ns (25.086%)  route 1.036ns (74.914%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.643     0.165    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.049     0.214 r  U_play_fsm1/sel_text_reg_i_4/O
                         net (fo=1, routed)           0.257     0.471    U_play_fsm1/sel_text_reg_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.112     0.583 r  U_play_fsm1/sel_text_reg_i_3/O
                         net (fo=1, routed)           0.136     0.719    U_play_fsm1/text_en_over_next
    SLICE_X39Y9          LUT5 (Prop_lut5_I3_O)        0.045     0.764 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     0.764    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.831    -0.859    U_play_fsm1/clk_100Mhz
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.215    -0.089    
    SLICE_X39Y9          FDCE (Hold_fdce_C_D)         0.092     0.003    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.761    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2_1
  To Clock:  clk_100Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        3.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/freq_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.071ns (19.403%)  route 4.449ns (80.597%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.697     4.645    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/freq_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/freq_cnt_reg[0]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/freq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.071ns (19.403%)  route 4.449ns (80.597%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.697     4.645    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.071ns (19.403%)  route 4.449ns (80.597%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.697     4.645    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[11]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[13]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[16]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.076ns (19.366%)  route 4.480ns (80.634%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.953 r  U_buzzer_PWM/note_timer[31]_i_1/O
                         net (fo=32, routed)          0.729     4.682    U_buzzer_PWM/note_timer[31]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[0]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X35Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.662    U_buzzer_PWM/note_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_timer_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.076ns (19.366%)  route 4.480ns (80.634%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.953 r  U_buzzer_PWM/note_timer[31]_i_1/O
                         net (fo=32, routed)          0.729     4.682    U_buzzer_PWM/note_timer[31]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[12]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X35Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.662    U_buzzer_PWM/note_timer_reg[12]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.076ns (19.366%)  route 4.480ns (80.634%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.953 r  U_buzzer_PWM/note_timer[31]_i_1/O
                         net (fo=32, routed)          0.729     4.682    U_buzzer_PWM/note_timer[31]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[1]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X35Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.662    U_buzzer_PWM/note_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  3.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce2/btn_debounced_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.082    -0.365    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT5 (Prop_lut5_I3_O)        0.045    -0.320 r  U_btn_debounce2/btn_debounced_d_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    U_btn_debounce2/btn_debounced
    SLICE_X62Y7          FDCE                                         r  U_btn_debounce2/btn_debounced_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.865    -0.825    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y7          FDCE                                         r  U_btn_debounce2/btn_debounced_d_reg/C
                         clock pessimism              0.250    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X62Y7          FDCE (Hold_fdce_C_D)         0.091    -0.409    U_btn_debounce2/btn_debounced_d_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.637%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.672    -0.509    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/Q
                         net (fo=9, routed)           0.111    -0.257    U_OV7670_Master/U_I2C_clk_gen/counter[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.045    -0.212 r  U_OV7670_Master/U_I2C_clk_gen/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    U_OV7670_Master/U_I2C_clk_gen/counter_0[0]
    SLICE_X5Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.946    -0.743    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X5Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                         clock pessimism              0.247    -0.496    
                         clock uncertainty            0.074    -0.421    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.092    -0.329    U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.980%)  route 0.155ns (45.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.644    -0.537    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.155    -0.241    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y110         LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_OV7670_Master/U_SCCB_controlUnit/r_addr[3]_i_1_n_0
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.919    -0.770    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]/C
                         clock pessimism              0.246    -0.524    
                         clock uncertainty            0.074    -0.449    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.131    -0.318    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_play_fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm1/text_en_surv_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.254ns (43.046%)  route 0.336ns (56.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.560    -0.621    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  U_play_fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          0.173    -0.284    U_play_fsm1/FSM_sequential_state_reg[2]_0[0]
    SLICE_X35Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  U_play_fsm1/text_en_surv_reg_i_2__0/O
                         net (fo=1, routed)           0.163    -0.076    U_play_fsm1/text_en_surv_reg_i_2__0_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.031 r  U_play_fsm1/text_en_surv_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.031    U_play_fsm1/text_en_surv_reg_i_1_n_0
    SLICE_X38Y7          FDCE                                         r  U_play_fsm1/text_en_surv_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.831    -0.859    U_play_fsm1/clk_100Mhz
    SLICE_X38Y7          FDCE                                         r  U_play_fsm1/text_en_surv_reg_reg/C
                         clock pessimism              0.503    -0.355    
                         clock uncertainty            0.074    -0.281    
    SLICE_X38Y7          FDCE (Hold_fdce_C_D)         0.120    -0.161    U_play_fsm1/text_en_surv_reg_reg
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.644    -0.537    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.155    -0.241    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    U_OV7670_Master/U_SCCB_controlUnit/r_addr[2]_i_1_n_0
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.919    -0.770    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/C
                         clock pessimism              0.246    -0.524    
                         clock uncertainty            0.074    -0.449    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.120    -0.329    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_play_fsm1/score_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_vga_text/message_score1_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.734%)  route 0.161ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.562    -0.619    U_play_fsm1/clk_100Mhz
    SLICE_X39Y8          FDCE                                         r  U_play_fsm1/score_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_play_fsm1/score_reg_reg[0]/Q
                         net (fo=8, routed)           0.161    -0.318    U_vga_text/D[0]
    SLICE_X39Y10         FDCE                                         r  U_vga_text/message_score1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.830    -0.860    U_vga_text/clk_100Mhz
    SLICE_X39Y10         FDCE                                         r  U_vga_text/message_score1_reg[0][0]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.075    -0.455    U_vga_text/message_score1_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.196%)  route 0.157ns (45.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.672    -0.509    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/Q
                         net (fo=7, routed)           0.157    -0.211    U_OV7670_Master/U_I2C_clk_gen/counter[4]
    SLICE_X3Y111         LUT5 (Prop_lut5_I3_O)        0.045    -0.166 r  U_OV7670_Master/U_I2C_clk_gen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    U_OV7670_Master/U_I2C_clk_gen/counter_0[5]
    SLICE_X3Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.948    -0.741    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
                         clock pessimism              0.270    -0.471    
                         clock uncertainty            0.074    -0.396    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.092    -0.304    U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.051%)  route 0.165ns (53.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.672    -0.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X1Y112         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/Q
                         net (fo=11, routed)          0.165    -0.203    U_OV7670_Master/U_SCCB_controlUnit/sda_state[4]
    SLICE_X1Y111         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.948    -0.741    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X1Y111         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
                         clock pessimism              0.249    -0.492    
                         clock uncertainty            0.074    -0.417    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.075    -0.342    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.635%)  route 0.167ns (47.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.673    -0.508    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.367 f  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/Q
                         net (fo=7, routed)           0.167    -0.199    U_OV7670_Master/U_I2C_clk_gen/counter[5]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  U_OV7670_Master/U_I2C_clk_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    U_OV7670_Master/U_I2C_clk_gen/counter_0[1]
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.946    -0.743    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                         clock pessimism              0.270    -0.473    
                         clock uncertainty            0.074    -0.398    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.091    -0.307    U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_play_fsm2/score_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm2/score_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.565    -0.616    U_play_fsm2/clk_100Mhz
    SLICE_X51Y7          FDCE                                         r  U_play_fsm2/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_play_fsm2/score_reg_reg[1]/Q
                         net (fo=5, routed)           0.134    -0.341    U_play_fsm2/score2[1]
    SLICE_X51Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  U_play_fsm2/score_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.296    U_play_fsm2/score_reg[1]_i_1__0_n_0
    SLICE_X51Y7          FDCE                                         r  U_play_fsm2/score_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.836    -0.854    U_play_fsm2/clk_100Mhz
    SLICE_X51Y7          FDCE                                         r  U_play_fsm2/score_reg_reg[1]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X51Y7          FDCE (Hold_fdce_C_D)         0.092    -0.450    U_play_fsm2/score_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2_1
  To Clock:  clk_100Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        5.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.031ns (28.307%)  route 2.611ns (71.693%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.439     0.948    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.119     1.067 r  U_play_fsm1/sel_text_reg_i_4/O
                         net (fo=1, routed)           0.768     1.836    U_play_fsm1/sel_text_reg_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.332     2.168 r  U_play_fsm1/sel_text_reg_i_3/O
                         net (fo=1, routed)           0.404     2.572    U_play_fsm1/text_en_over_next
    SLICE_X39Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.696 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     2.696    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.443     8.448    U_play_fsm1/clk_100Mhz
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.211     8.635    
    SLICE_X39Y9          FDCE (Setup_fdce_C_D)        0.031     8.666    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.704ns (19.109%)  route 2.980ns (80.891%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.791     1.306    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.430 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           1.189     2.619    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.124     2.743 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.743    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.453     8.458    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.856    
                         clock uncertainty           -0.211     8.645    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.081     8.726    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.730ns (19.676%)  route 2.980ns (80.324%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.791     1.306    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.430 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           1.189     2.619    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.150     2.769 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.769    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.453     8.458    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.856    
                         clock uncertainty           -0.211     8.645    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.118     8.763    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.704ns (21.005%)  route 2.648ns (78.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.641     1.150    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           1.007     2.281    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.405 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.405    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.443     8.448    U_play_fsm1/clk_100Mhz
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.211     8.635    
    SLICE_X39Y10         FDCE (Setup_fdce_C_D)        0.029     8.664    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.704ns (21.606%)  route 2.554ns (78.394%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.641     1.150    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.914     2.188    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.312 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.312    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.442     8.447    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.211     8.634    
    SLICE_X34Y10         FDCE (Setup_fdce_C_D)        0.077     8.711    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.406ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.704ns (21.626%)  route 2.551ns (78.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.641     1.150    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.911     2.185    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.309 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.309    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.442     8.447    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.211     8.634    
    SLICE_X34Y10         FDCE (Setup_fdce_C_D)        0.081     8.715    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                  6.406    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.704ns (21.856%)  route 2.517ns (78.143%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.800     1.315    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.439 r  U_play_fsm2/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.717     2.155    U_play_fsm2/text_en_over_next
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     2.279 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.279    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.452     8.457    U_play_fsm2/clk_100Mhz
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.398     8.855    
                         clock uncertainty           -0.211     8.644    
    SLICE_X50Y4          FDCE (Setup_fdce_C_D)        0.077     8.721    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.704ns (21.927%)  route 2.507ns (78.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.791     1.306    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.430 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.715     2.145    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.269 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.269    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.453     8.458    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.856    
                         clock uncertainty           -0.211     8.645    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.077     8.722    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.580ns (26.050%)  route 1.647ns (73.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.647     1.161    U_play_fsm2/motion_detected2
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124     1.285 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.285    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.451     8.456    U_play_fsm2/clk_100Mhz
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.854    
                         clock uncertainty           -0.211     8.643    
    SLICE_X55Y7          FDCE (Setup_fdce_C_D)        0.031     8.674    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.580ns (26.835%)  route 1.581ns (73.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.581     1.091    U_play_fsm1/motion_detected1
    SLICE_X40Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.215 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     1.215    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_play_fsm1/clk_100Mhz
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.211     8.637    
    SLICE_X40Y10         FDCE (Setup_fdce_C_D)        0.031     8.668    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  7.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.613%)  route 0.637ns (77.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.637     0.161    U_play_fsm2/motion_detected2
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.206 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.206    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.836    -0.854    U_play_fsm2/clk_100Mhz
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092     0.004    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.347%)  route 0.685ns (78.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.685     0.207    U_play_fsm1/motion_detected1
    SLICE_X40Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.252 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     0.252    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.831    -0.859    U_play_fsm1/clk_100Mhz
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.211    -0.093    
    SLICE_X40Y10         FDCE (Hold_fdce_C_D)         0.092    -0.001    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.231ns (19.548%)  route 0.951ns (80.452%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.695     0.220    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.255     0.520    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.565 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.565    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X56Y5          FDCE (Hold_fdce_C_D)         0.120     0.033    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.231ns (19.363%)  route 0.962ns (80.637%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.670     0.195    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.045     0.240 r  U_play_fsm2/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.292     0.532    U_play_fsm2/text_en_over_next
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.045     0.577 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.577    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X50Y4          FDCE (Hold_fdce_C_D)         0.120     0.033    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.231ns (18.430%)  route 1.022ns (81.570%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.720     0.241    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.303     0.589    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.634 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.634    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.829    -0.861    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.211    -0.095    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.121     0.026    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.231ns (18.416%)  route 1.023ns (81.584%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.720     0.241    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.304     0.590    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.635 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.635    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.829    -0.861    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.211    -0.095    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.120     0.025    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.233ns (17.556%)  route 1.094ns (82.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.695     0.220    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.399     0.664    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.047     0.711 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.711    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X56Y5          FDCE (Hold_fdce_C_D)         0.131     0.044    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.231ns (17.432%)  route 1.094ns (82.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.695     0.220    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.399     0.664    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.045     0.709 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.709    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X56Y5          FDCE (Hold_fdce_C_D)         0.121     0.034    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.231ns (17.788%)  route 1.068ns (82.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.720     0.241    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.348     0.634    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.679 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.679    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.830    -0.860    U_play_fsm1/clk_100Mhz
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.211    -0.094    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.091    -0.003    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.347ns (25.086%)  route 1.036ns (74.914%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.643     0.165    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.049     0.214 r  U_play_fsm1/sel_text_reg_i_4/O
                         net (fo=1, routed)           0.257     0.471    U_play_fsm1/sel_text_reg_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.112     0.583 r  U_play_fsm1/sel_text_reg_i_3/O
                         net (fo=1, routed)           0.136     0.719    U_play_fsm1/text_en_over_next
    SLICE_X39Y9          LUT5 (Prop_lut5_I3_O)        0.045     0.764 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     0.764    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.831    -0.859    U_play_fsm1/clk_100Mhz
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.211    -0.093    
    SLICE_X39Y9          FDCE (Hold_fdce_C_D)         0.092    -0.001    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.764    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2
  To Clock:  clk_25Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        4.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector1/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector1/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[11]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.226    U_Motion_Detector1/motion_pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector1/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector1/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[7]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.226    U_Motion_Detector1/motion_pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector2/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector2/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.226    U_Motion_Detector2/motion_pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector2/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector2/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.226    U_Motion_Detector2/motion_pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.368ns  (logic 0.856ns (19.598%)  route 3.512ns (80.402%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.761    33.493    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.215    38.639    
    SLICE_X51Y9          FDCE (Setup_fdce_C_CE)      -0.413    38.226    U_Motion_Detector1/motion_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -33.493    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.368ns  (logic 0.856ns (19.598%)  route 3.512ns (80.402%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.761    33.493    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.215    38.639    
    SLICE_X51Y9          FDCE (Setup_fdce_C_CE)      -0.413    38.226    U_Motion_Detector1/motion_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -33.493    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[4]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.215    38.639    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.262    U_Motion_Detector1/motion_pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[5]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.215    38.639    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.262    U_Motion_Detector1/motion_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[6]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.215    38.639    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.262    U_Motion_Detector1/motion_pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[7]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.215    38.639    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.262    U_Motion_Detector1/motion_pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.231ns (28.041%)  route 0.593ns (71.959%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.169    -0.277    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           0.424     0.191    U_Motion_Detector2/motion_detected_reg_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.236 r  U_Motion_Detector2/motion_detected_i_1__0/O
                         net (fo=1, routed)           0.000     0.236    U_Motion_Detector2/motion_detected_i_1__0_n_0
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.836    -0.854    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X55Y8          FDCE (Hold_fdce_C_D)         0.091     0.007    U_Motion_Detector2/motion_detected_reg
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.231ns (24.215%)  route 0.723ns (75.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.169    -0.277    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           0.554     0.322    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[0]
    SLICE_X51Y9          LUT3 (Prop_lut3_I1_O)        0.045     0.367 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    U_Motion_Detector1/motion_pixel_count_reg[17]_1[0]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.836    -0.854    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X51Y9          FDCE (Hold_fdce_C_D)         0.091     0.007    U_Motion_Detector1/motion_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.228ns (22.119%)  route 0.803ns (77.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.642     0.401    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.042     0.443 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.443    U_Motion_Detector2/motion_pixel_count_reg[17]_2[8]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     0.024    U_Motion_Detector2/motion_pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.231ns (22.345%)  route 0.803ns (77.655%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.642     0.401    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.446 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.446    U_Motion_Detector2/motion_pixel_count_reg[17]_2[7]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.092     0.009    U_Motion_Detector2/motion_pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.231ns (21.905%)  route 0.824ns (78.095%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.663     0.422    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.045     0.467 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.467    U_Motion_Detector1/motion_pixel_count_reg[17]_1[1]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.836    -0.854    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X51Y9          FDCE (Hold_fdce_C_D)         0.092     0.008    U_Motion_Detector1/motion_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.231ns (21.314%)  route 0.853ns (78.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.496    U_Motion_Detector2/motion_pixel_count_reg[17]_2[6]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     0.024    U_Motion_Detector2/motion_pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.232ns (21.387%)  route 0.853ns (78.613%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.046     0.497 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.497    U_Motion_Detector2/motion_pixel_count_reg[17]_2[12]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     0.024    U_Motion_Detector2/motion_pixel_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.231ns (21.314%)  route 0.853ns (78.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.496    U_Motion_Detector2/motion_pixel_count_reg[17]_2[5]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.092     0.009    U_Motion_Detector2/motion_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.231ns (21.314%)  route 0.853ns (78.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.496    U_Motion_Detector2/motion_pixel_count_reg[17]_2[11]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.091     0.008    U_Motion_Detector2/motion_pixel_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.234ns (20.751%)  route 0.894ns (79.249%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.733     0.492    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.048     0.540 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.540    U_Motion_Detector1/motion_pixel_count_reg[17]_1[9]
    SLICE_X50Y10         FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.835    -0.855    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y10         FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[9]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.215    -0.085    
    SLICE_X50Y10         FDCE (Hold_fdce_C_D)         0.131     0.046    U_Motion_Detector1/motion_pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.494    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2_1
  To Clock:  clk_25Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        4.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector1/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector1/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[11]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.226    U_Motion_Detector1/motion_pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector1/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector1/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[7]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.226    U_Motion_Detector1/motion_pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector2/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector2/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.226    U_Motion_Detector2/motion_pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector2/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector2/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.215    38.634    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.226    U_Motion_Detector2/motion_pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.368ns  (logic 0.856ns (19.598%)  route 3.512ns (80.402%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.761    33.493    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.215    38.639    
    SLICE_X51Y9          FDCE (Setup_fdce_C_CE)      -0.413    38.226    U_Motion_Detector1/motion_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -33.493    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.368ns  (logic 0.856ns (19.598%)  route 3.512ns (80.402%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.761    33.493    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.215    38.639    
    SLICE_X51Y9          FDCE (Setup_fdce_C_CE)      -0.413    38.226    U_Motion_Detector1/motion_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.226    
                         arrival time                         -33.493    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[4]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.215    38.639    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.262    U_Motion_Detector1/motion_pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[5]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.215    38.639    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.262    U_Motion_Detector1/motion_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[6]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.215    38.639    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.262    U_Motion_Detector1/motion_pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[7]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.215    38.639    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.262    U_Motion_Detector1/motion_pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.231ns (28.041%)  route 0.593ns (71.959%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.169    -0.277    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           0.424     0.191    U_Motion_Detector2/motion_detected_reg_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.236 r  U_Motion_Detector2/motion_detected_i_1__0/O
                         net (fo=1, routed)           0.000     0.236    U_Motion_Detector2/motion_detected_i_1__0_n_0
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.836    -0.854    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X55Y8          FDCE (Hold_fdce_C_D)         0.091     0.007    U_Motion_Detector2/motion_detected_reg
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.231ns (24.215%)  route 0.723ns (75.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.169    -0.277    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           0.554     0.322    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[0]
    SLICE_X51Y9          LUT3 (Prop_lut3_I1_O)        0.045     0.367 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    U_Motion_Detector1/motion_pixel_count_reg[17]_1[0]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.836    -0.854    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X51Y9          FDCE (Hold_fdce_C_D)         0.091     0.007    U_Motion_Detector1/motion_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.228ns (22.119%)  route 0.803ns (77.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.642     0.401    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.042     0.443 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.443    U_Motion_Detector2/motion_pixel_count_reg[17]_2[8]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     0.024    U_Motion_Detector2/motion_pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.231ns (22.345%)  route 0.803ns (77.655%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.642     0.401    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.446 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.446    U_Motion_Detector2/motion_pixel_count_reg[17]_2[7]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.092     0.009    U_Motion_Detector2/motion_pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.231ns (21.905%)  route 0.824ns (78.095%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.663     0.422    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.045     0.467 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.467    U_Motion_Detector1/motion_pixel_count_reg[17]_1[1]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.836    -0.854    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X51Y9          FDCE (Hold_fdce_C_D)         0.092     0.008    U_Motion_Detector1/motion_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.231ns (21.314%)  route 0.853ns (78.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.496    U_Motion_Detector2/motion_pixel_count_reg[17]_2[6]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     0.024    U_Motion_Detector2/motion_pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.232ns (21.387%)  route 0.853ns (78.613%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.046     0.497 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.497    U_Motion_Detector2/motion_pixel_count_reg[17]_2[12]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     0.024    U_Motion_Detector2/motion_pixel_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.231ns (21.314%)  route 0.853ns (78.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.496    U_Motion_Detector2/motion_pixel_count_reg[17]_2[5]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.092     0.009    U_Motion_Detector2/motion_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.231ns (21.314%)  route 0.853ns (78.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.496    U_Motion_Detector2/motion_pixel_count_reg[17]_2[11]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.091     0.008    U_Motion_Detector2/motion_pixel_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.234ns (20.751%)  route 0.894ns (79.249%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.733     0.492    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.048     0.540 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.540    U_Motion_Detector1/motion_pixel_count_reg[17]_1[9]
    SLICE_X50Y10         FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.835    -0.855    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y10         FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[9]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.215    -0.085    
    SLICE_X50Y10         FDCE (Hold_fdce_C_D)         0.131     0.046    U_Motion_Detector1/motion_pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.494    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2_1
  To Clock:  clk_25Mhz_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       15.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.760ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        23.513ns  (logic 0.642ns (2.730%)  route 22.871ns (97.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           2.450    22.568    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.493    38.497    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.328    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0
  -------------------------------------------------------------------
                         required time                         38.328    
                         arrival time                         -22.568    
  -------------------------------------------------------------------
                         slack                                 15.760    

Slack (MET) :             16.097ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        23.175ns  (logic 0.642ns (2.770%)  route 22.533ns (97.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           2.112    22.230    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.492    38.496    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/CLKBWRCLK
                         clock pessimism              0.492    38.988    
                         clock uncertainty           -0.095    38.893    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.327    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                         -22.230    
  -------------------------------------------------------------------
                         slack                                 16.097    

Slack (MET) :             16.431ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        22.837ns  (logic 0.642ns (2.811%)  route 22.195ns (97.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           1.774    21.892    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.488    38.492    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.492    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -21.892    
  -------------------------------------------------------------------
                         slack                                 16.431    

Slack (MET) :             16.584ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        22.689ns  (logic 0.642ns (2.830%)  route 22.047ns (97.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           2.350    21.744    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.493    38.497    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.328    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0
  -------------------------------------------------------------------
                         required time                         38.328    
                         arrival time                         -21.744    
  -------------------------------------------------------------------
                         slack                                 16.584    

Slack (MET) :             16.764ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        22.499ns  (logic 0.642ns (2.853%)  route 21.857ns (97.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           1.436    21.554    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.483    38.487    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/CLKBWRCLK
                         clock pessimism              0.492    38.979    
                         clock uncertainty           -0.095    38.884    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.318    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -21.554    
  -------------------------------------------------------------------
                         slack                                 16.764    

Slack (MET) :             16.921ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        22.351ns  (logic 0.642ns (2.872%)  route 21.709ns (97.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           2.012    21.406    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.492    38.496    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/CLKBWRCLK
                         clock pessimism              0.492    38.988    
                         clock uncertainty           -0.095    38.893    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.327    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                         -21.406    
  -------------------------------------------------------------------
                         slack                                 16.921    

Slack (MET) :             17.097ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        22.161ns  (logic 0.642ns (2.897%)  route 21.519ns (97.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.482 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           1.098    21.216    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y5          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.478    38.482    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y5          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0/CLKBWRCLK
                         clock pessimism              0.492    38.974    
                         clock uncertainty           -0.095    38.879    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.313    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                         -21.216    
  -------------------------------------------------------------------
                         slack                                 17.097    

Slack (MET) :             17.255ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        22.013ns  (logic 0.642ns (2.916%)  route 21.371ns (97.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           1.674    21.068    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.488    38.492    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.492    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -21.068    
  -------------------------------------------------------------------
                         slack                                 17.255    

Slack (MET) :             17.438ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        21.823ns  (logic 0.642ns (2.942%)  route 21.181ns (97.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           0.760    20.878    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y4          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.481    38.485    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y4          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.492    38.977    
                         clock uncertainty           -0.095    38.882    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.316    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -20.878    
  -------------------------------------------------------------------
                         slack                                 17.438    

Slack (MET) :             17.588ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2 rise@40.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        21.675ns  (logic 0.642ns (2.962%)  route 21.033ns (97.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           1.336    20.730    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.483    38.487    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/CLKBWRCLK
                         clock pessimism              0.492    38.979    
                         clock uncertainty           -0.095    38.884    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.318    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -20.730    
  -------------------------------------------------------------------
                         slack                                 17.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.592    -0.589    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X59Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg/Q
                         net (fo=2, routed)           0.121    -0.327    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg_n_0
    SLICE_X58Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.862    -0.828    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X58Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.095    -0.482    
    SLICE_X58Y10         FDRE (Hold_fdre_C_D)         0.076    -0.406    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.149    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.149    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.149    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.149    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.266%)  route 0.183ns (52.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.593    -0.588    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X60Y9          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/Q
                         net (fo=11, routed)          0.183    -0.241    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/D
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.095    -0.478    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.334    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.592    -0.589    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X58Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg/Q
                         net (fo=1, routed)           0.138    -0.310    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I2_O)        0.045    -0.265 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal[0]_i_1__0_n_0
    SLICE_X60Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.862    -0.828    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X60Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.095    -0.479    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.121    -0.358    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=483, routed)         0.357    -0.088    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A2
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.864    -0.826    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.095    -0.457    
    SLICE_X60Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.203    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=483, routed)         0.357    -0.088    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A2
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.864    -0.826    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.095    -0.457    
    SLICE_X60Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.203    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=483, routed)         0.357    -0.088    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A2
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.864    -0.826    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.095    -0.457    
    SLICE_X60Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.203    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2
  To Clock:  clk_100Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        3.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/freq_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.071ns (19.403%)  route 4.449ns (80.597%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.697     4.645    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/freq_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/freq_cnt_reg[0]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/freq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.071ns (19.403%)  route 4.449ns (80.597%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.697     4.645    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[10]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.071ns (19.403%)  route 4.449ns (80.597%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.697     4.645    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y3          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[11]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[13]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[15]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[16]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/half_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.071ns (19.614%)  route 4.389ns (80.386%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT5 (Prop_lut5_I0_O)        0.119     3.948 r  U_buzzer_PWM/freq_cnt[0]_i_1/O
                         net (fo=7, routed)           0.638     4.586    U_buzzer_PWM/freq_cnt[0]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X33Y4          FDRE                                         r  U_buzzer_PWM/half_cnt_reg[6]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.413     8.454    U_buzzer_PWM/half_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.076ns (19.366%)  route 4.480ns (80.634%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.953 r  U_buzzer_PWM/note_timer[31]_i_1/O
                         net (fo=32, routed)          0.729     4.682    U_buzzer_PWM/note_timer[31]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[0]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X35Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.662    U_buzzer_PWM/note_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_timer_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.076ns (19.366%)  route 4.480ns (80.634%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.953 r  U_buzzer_PWM/note_timer[31]_i_1/O
                         net (fo=32, routed)          0.729     4.682    U_buzzer_PWM/note_timer[31]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[12]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X35Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.662    U_buzzer_PWM/note_timer_reg[12]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_PWM/note_timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.076ns (19.366%)  route 4.480ns (80.634%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    -0.875    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.419 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868     0.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124     0.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360     0.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.833     1.891    U_play_fsm2/score_reg_reg[1]_0
    SLICE_X55Y7          LUT4 (Prop_lut4_I0_O)        0.124     2.015 r  U_play_fsm2/note_index[4]_i_5/O
                         net (fo=1, routed)           0.604     2.619    U_play_fsm2/note_index[4]_i_5_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.743 r  U_play_fsm2/note_index[4]_i_3/O
                         net (fo=6, routed)           1.086     3.829    U_buzzer_PWM/buzzer_done_reg_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124     3.953 r  U_buzzer_PWM/note_timer[31]_i_1/O
                         net (fo=32, routed)          0.729     4.682    U_buzzer_PWM/note_timer[31]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_buzzer_PWM/clk_100Mhz
    SLICE_X35Y1          FDCE                                         r  U_buzzer_PWM/note_timer_reg[1]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X35Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.662    U_buzzer_PWM/note_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  3.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce2/btn_debounced_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.082    -0.365    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT5 (Prop_lut5_I3_O)        0.045    -0.320 r  U_btn_debounce2/btn_debounced_d_i_1__0/O
                         net (fo=1, routed)           0.000    -0.320    U_btn_debounce2/btn_debounced
    SLICE_X62Y7          FDCE                                         r  U_btn_debounce2/btn_debounced_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.865    -0.825    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y7          FDCE                                         r  U_btn_debounce2/btn_debounced_d_reg/C
                         clock pessimism              0.250    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X62Y7          FDCE (Hold_fdce_C_D)         0.091    -0.409    U_btn_debounce2/btn_debounced_d_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.637%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.672    -0.509    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.368 f  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/Q
                         net (fo=9, routed)           0.111    -0.257    U_OV7670_Master/U_I2C_clk_gen/counter[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I1_O)        0.045    -0.212 r  U_OV7670_Master/U_I2C_clk_gen/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    U_OV7670_Master/U_I2C_clk_gen/counter_0[0]
    SLICE_X5Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.946    -0.743    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X5Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                         clock pessimism              0.247    -0.496    
                         clock uncertainty            0.074    -0.421    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.092    -0.329    U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.980%)  route 0.155ns (45.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.644    -0.537    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.155    -0.241    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y110         LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_OV7670_Master/U_SCCB_controlUnit/r_addr[3]_i_1_n_0
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.919    -0.770    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]/C
                         clock pessimism              0.246    -0.524    
                         clock uncertainty            0.074    -0.449    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.131    -0.318    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_play_fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm1/text_en_surv_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.254ns (43.046%)  route 0.336ns (56.954%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.560    -0.621    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.457 r  U_play_fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=53, routed)          0.173    -0.284    U_play_fsm1/FSM_sequential_state_reg[2]_0[0]
    SLICE_X35Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  U_play_fsm1/text_en_surv_reg_i_2__0/O
                         net (fo=1, routed)           0.163    -0.076    U_play_fsm1/text_en_surv_reg_i_2__0_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.045    -0.031 r  U_play_fsm1/text_en_surv_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.031    U_play_fsm1/text_en_surv_reg_i_1_n_0
    SLICE_X38Y7          FDCE                                         r  U_play_fsm1/text_en_surv_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.831    -0.859    U_play_fsm1/clk_100Mhz
    SLICE_X38Y7          FDCE                                         r  U_play_fsm1/text_en_surv_reg_reg/C
                         clock pessimism              0.503    -0.355    
                         clock uncertainty            0.074    -0.281    
    SLICE_X38Y7          FDCE (Hold_fdce_C_D)         0.120    -0.161    U_play_fsm1/text_en_surv_reg_reg
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.584%)  route 0.155ns (45.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.644    -0.537    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X9Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]/Q
                         net (fo=11, routed)          0.155    -0.241    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[1]
    SLICE_X8Y110         LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    U_OV7670_Master/U_SCCB_controlUnit/r_addr[2]_i_1_n_0
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.919    -0.770    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y110         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]/C
                         clock pessimism              0.246    -0.524    
                         clock uncertainty            0.074    -0.449    
    SLICE_X8Y110         FDRE (Hold_fdre_C_D)         0.120    -0.329    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_play_fsm1/score_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_vga_text/message_score1_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.734%)  route 0.161ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.562    -0.619    U_play_fsm1/clk_100Mhz
    SLICE_X39Y8          FDCE                                         r  U_play_fsm1/score_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_play_fsm1/score_reg_reg[0]/Q
                         net (fo=8, routed)           0.161    -0.318    U_vga_text/D[0]
    SLICE_X39Y10         FDCE                                         r  U_vga_text/message_score1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.830    -0.860    U_vga_text/clk_100Mhz
    SLICE_X39Y10         FDCE                                         r  U_vga_text/message_score1_reg[0][0]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.074    -0.530    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.075    -0.455    U_vga_text/message_score1_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.196%)  route 0.157ns (45.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.672    -0.509    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/Q
                         net (fo=7, routed)           0.157    -0.211    U_OV7670_Master/U_I2C_clk_gen/counter[4]
    SLICE_X3Y111         LUT5 (Prop_lut5_I3_O)        0.045    -0.166 r  U_OV7670_Master/U_I2C_clk_gen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    U_OV7670_Master/U_I2C_clk_gen/counter_0[5]
    SLICE_X3Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.948    -0.741    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
                         clock pessimism              0.270    -0.471    
                         clock uncertainty            0.074    -0.396    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.092    -0.304    U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.051%)  route 0.165ns (53.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.672    -0.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X1Y112         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/Q
                         net (fo=11, routed)          0.165    -0.203    U_OV7670_Master/U_SCCB_controlUnit/sda_state[4]
    SLICE_X1Y111         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.948    -0.741    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X1Y111         FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]/C
                         clock pessimism              0.249    -0.492    
                         clock uncertainty            0.074    -0.417    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.075    -0.342    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.635%)  route 0.167ns (47.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.673    -0.508    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X3Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.367 f  U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/Q
                         net (fo=7, routed)           0.167    -0.199    U_OV7670_Master/U_I2C_clk_gen/counter[5]
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  U_OV7670_Master/U_I2C_clk_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    U_OV7670_Master/U_I2C_clk_gen/counter_0[1]
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.946    -0.743    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X4Y111         FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                         clock pessimism              0.270    -0.473    
                         clock uncertainty            0.074    -0.398    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.091    -0.307    U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_play_fsm2/score_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_play_fsm2/score_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.565    -0.616    U_play_fsm2/clk_100Mhz
    SLICE_X51Y7          FDCE                                         r  U_play_fsm2/score_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_play_fsm2/score_reg_reg[1]/Q
                         net (fo=5, routed)           0.134    -0.341    U_play_fsm2/score2[1]
    SLICE_X51Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  U_play_fsm2/score_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.296    U_play_fsm2/score_reg[1]_i_1__0_n_0
    SLICE_X51Y7          FDCE                                         r  U_play_fsm2/score_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.836    -0.854    U_play_fsm2/clk_100Mhz
    SLICE_X51Y7          FDCE                                         r  U_play_fsm2/score_reg_reg[1]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.074    -0.542    
    SLICE_X51Y7          FDCE (Hold_fdce_C_D)         0.092    -0.450    U_play_fsm2/score_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2
  To Clock:  clk_100Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        5.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.031ns (28.307%)  route 2.611ns (71.693%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.439     0.948    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.119     1.067 r  U_play_fsm1/sel_text_reg_i_4/O
                         net (fo=1, routed)           0.768     1.836    U_play_fsm1/sel_text_reg_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.332     2.168 r  U_play_fsm1/sel_text_reg_i_3/O
                         net (fo=1, routed)           0.404     2.572    U_play_fsm1/text_en_over_next
    SLICE_X39Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.696 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     2.696    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.443     8.448    U_play_fsm1/clk_100Mhz
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.215     8.632    
    SLICE_X39Y9          FDCE (Setup_fdce_C_D)        0.031     8.663    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.704ns (19.109%)  route 2.980ns (80.891%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.791     1.306    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.430 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           1.189     2.619    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.124     2.743 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.743    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.453     8.458    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.856    
                         clock uncertainty           -0.215     8.642    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.081     8.723    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.730ns (19.676%)  route 2.980ns (80.324%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.791     1.306    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.430 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           1.189     2.619    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.150     2.769 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.769    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.453     8.458    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.856    
                         clock uncertainty           -0.215     8.642    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.118     8.760    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.704ns (21.005%)  route 2.648ns (78.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.641     1.150    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           1.007     2.281    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.405 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.405    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.443     8.448    U_play_fsm1/clk_100Mhz
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.215     8.632    
    SLICE_X39Y10         FDCE (Setup_fdce_C_D)        0.029     8.661    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.704ns (21.606%)  route 2.554ns (78.394%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.641     1.150    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.914     2.188    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.312 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.312    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.442     8.447    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.215     8.631    
    SLICE_X34Y10         FDCE (Setup_fdce_C_D)        0.077     8.708    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.708    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.704ns (21.626%)  route 2.551ns (78.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.641     1.150    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.911     2.185    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.309 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.309    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.442     8.447    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.215     8.631    
    SLICE_X34Y10         FDCE (Setup_fdce_C_D)        0.081     8.712    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.704ns (21.856%)  route 2.517ns (78.143%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.800     1.315    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.439 r  U_play_fsm2/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.717     2.155    U_play_fsm2/text_en_over_next
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     2.279 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.279    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.452     8.457    U_play_fsm2/clk_100Mhz
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.398     8.855    
                         clock uncertainty           -0.215     8.641    
    SLICE_X50Y4          FDCE (Setup_fdce_C_D)        0.077     8.718    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.704ns (21.927%)  route 2.507ns (78.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.791     1.306    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.430 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.715     2.145    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.269 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.269    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.453     8.458    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.856    
                         clock uncertainty           -0.215     8.642    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.077     8.719    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.580ns (26.050%)  route 1.647ns (73.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.647     1.161    U_play_fsm2/motion_detected2
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124     1.285 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.285    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.451     8.456    U_play_fsm2/clk_100Mhz
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.854    
                         clock uncertainty           -0.215     8.640    
    SLICE_X55Y7          FDCE (Setup_fdce_C_D)        0.031     8.671    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.580ns (26.835%)  route 1.581ns (73.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.581     1.091    U_play_fsm1/motion_detected1
    SLICE_X40Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.215 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     1.215    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_play_fsm1/clk_100Mhz
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.215     8.634    
    SLICE_X40Y10         FDCE (Setup_fdce_C_D)        0.031     8.665    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.665    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  7.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.613%)  route 0.637ns (77.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.637     0.161    U_play_fsm2/motion_detected2
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.206 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.206    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.836    -0.854    U_play_fsm2/clk_100Mhz
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.084    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092     0.008    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.347%)  route 0.685ns (78.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.685     0.207    U_play_fsm1/motion_detected1
    SLICE_X40Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.252 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     0.252    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.831    -0.859    U_play_fsm1/clk_100Mhz
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.215    -0.089    
    SLICE_X40Y10         FDCE (Hold_fdce_C_D)         0.092     0.003    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.231ns (19.548%)  route 0.951ns (80.452%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.695     0.220    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.255     0.520    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.565 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.565    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X56Y5          FDCE (Hold_fdce_C_D)         0.120     0.037    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.231ns (19.363%)  route 0.962ns (80.637%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.670     0.195    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.045     0.240 r  U_play_fsm2/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.292     0.532    U_play_fsm2/text_en_over_next
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.045     0.577 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.577    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X50Y4          FDCE (Hold_fdce_C_D)         0.120     0.037    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.231ns (18.430%)  route 1.022ns (81.570%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.720     0.241    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.303     0.589    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.634 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.634    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.829    -0.861    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.215    -0.091    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.121     0.030    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.231ns (18.416%)  route 1.023ns (81.584%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.720     0.241    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.304     0.590    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.635 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.635    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.829    -0.861    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.215    -0.091    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.120     0.029    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.233ns (17.556%)  route 1.094ns (82.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.695     0.220    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.399     0.664    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.047     0.711 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.711    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X56Y5          FDCE (Hold_fdce_C_D)         0.131     0.048    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.231ns (17.432%)  route 1.094ns (82.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.695     0.220    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.399     0.664    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.045     0.709 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.709    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X56Y5          FDCE (Hold_fdce_C_D)         0.121     0.038    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.231ns (17.788%)  route 1.068ns (82.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.720     0.241    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.348     0.634    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.679 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.679    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.830    -0.860    U_play_fsm1/clk_100Mhz
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.091     0.001    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.347ns (25.086%)  route 1.036ns (74.914%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.643     0.165    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.049     0.214 r  U_play_fsm1/sel_text_reg_i_4/O
                         net (fo=1, routed)           0.257     0.471    U_play_fsm1/sel_text_reg_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.112     0.583 r  U_play_fsm1/sel_text_reg_i_3/O
                         net (fo=1, routed)           0.136     0.719    U_play_fsm1/text_en_over_next
    SLICE_X39Y9          LUT5 (Prop_lut5_I3_O)        0.045     0.764 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     0.764    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.831    -0.859    U_play_fsm1/clk_100Mhz
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.215    -0.089    
    SLICE_X39Y9          FDCE (Hold_fdce_C_D)         0.092     0.003    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.761    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2_1
  To Clock:  clk_100Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        5.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.031ns (28.307%)  route 2.611ns (71.693%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.439     0.948    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.119     1.067 r  U_play_fsm1/sel_text_reg_i_4/O
                         net (fo=1, routed)           0.768     1.836    U_play_fsm1/sel_text_reg_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.332     2.168 r  U_play_fsm1/sel_text_reg_i_3/O
                         net (fo=1, routed)           0.404     2.572    U_play_fsm1/text_en_over_next
    SLICE_X39Y9          LUT5 (Prop_lut5_I3_O)        0.124     2.696 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     2.696    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.443     8.448    U_play_fsm1/clk_100Mhz
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.211     8.635    
    SLICE_X39Y9          FDCE (Setup_fdce_C_D)        0.031     8.666    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.704ns (19.109%)  route 2.980ns (80.891%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.791     1.306    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.430 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           1.189     2.619    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.124     2.743 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.743    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.453     8.458    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.856    
                         clock uncertainty           -0.211     8.645    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.081     8.726    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.730ns (19.676%)  route 2.980ns (80.324%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.791     1.306    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.430 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           1.189     2.619    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.150     2.769 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.769    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.453     8.458    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.856    
                         clock uncertainty           -0.211     8.645    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.118     8.763    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.704ns (21.005%)  route 2.648ns (78.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.641     1.150    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           1.007     2.281    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.405 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.405    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.443     8.448    U_play_fsm1/clk_100Mhz
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.846    
                         clock uncertainty           -0.211     8.635    
    SLICE_X39Y10         FDCE (Setup_fdce_C_D)        0.029     8.664    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -2.405    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.704ns (21.606%)  route 2.554ns (78.394%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.641     1.150    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.914     2.188    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.312 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.312    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.442     8.447    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.211     8.634    
    SLICE_X34Y10         FDCE (Setup_fdce_C_D)        0.077     8.711    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.406ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.704ns (21.626%)  route 2.551ns (78.374%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.641     1.150    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.274 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.911     2.185    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.124     2.309 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.309    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.442     8.447    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398     8.845    
                         clock uncertainty           -0.211     8.634    
    SLICE_X34Y10         FDCE (Setup_fdce_C_D)        0.081     8.715    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -2.309    
  -------------------------------------------------------------------
                         slack                                  6.406    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.704ns (21.856%)  route 2.517ns (78.143%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.800     1.315    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.124     1.439 r  U_play_fsm2/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.717     2.155    U_play_fsm2/text_en_over_next
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.124     2.279 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.279    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.452     8.457    U_play_fsm2/clk_100Mhz
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.398     8.855    
                         clock uncertainty           -0.211     8.644    
    SLICE_X50Y4          FDCE (Setup_fdce_C_D)        0.077     8.721    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.704ns (21.927%)  route 2.507ns (78.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.791     1.306    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.430 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.715     2.145    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124     2.269 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.269    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.453     8.458    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398     8.856    
                         clock uncertainty           -0.211     8.645    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.077     8.722    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -2.269    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.580ns (26.050%)  route 1.647ns (73.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.570    -0.942    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.456    -0.486 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           1.647     1.161    U_play_fsm2/motion_detected2
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.124     1.285 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.285    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.451     8.456    U_play_fsm2/clk_100Mhz
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.854    
                         clock uncertainty           -0.211     8.643    
    SLICE_X55Y7          FDCE (Setup_fdce_C_D)        0.031     8.674    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_2_1 rise@10.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.580ns (26.835%)  route 1.581ns (73.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.565    -0.947    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           1.581     1.091    U_play_fsm1/motion_detected1
    SLICE_X40Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.215 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     1.215    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.445     8.450    U_play_fsm1/clk_100Mhz
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.398     8.848    
                         clock uncertainty           -0.211     8.637    
    SLICE_X40Y10         FDCE (Setup_fdce_C_D)        0.031     8.668    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                  7.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.613%)  route 0.637ns (77.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.637     0.161    U_play_fsm2/motion_detected2
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.206 r  U_play_fsm2/text_en_over_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.206    U_play_fsm2/text_en_over_reg_i_1__0_n_0
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.836    -0.854    U_play_fsm2/clk_100Mhz
    SLICE_X55Y7          FDCE                                         r  U_play_fsm2/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X55Y7          FDCE (Hold_fdce_C_D)         0.092     0.004    U_play_fsm2/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/text_en_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.347%)  route 0.685ns (78.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.685     0.207    U_play_fsm1/motion_detected1
    SLICE_X40Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.252 r  U_play_fsm1/text_en_over_reg_i_1/O
                         net (fo=1, routed)           0.000     0.252    U_play_fsm1/text_en_over_reg_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.831    -0.859    U_play_fsm1/clk_100Mhz
    SLICE_X40Y10         FDCE                                         r  U_play_fsm1/text_en_over_reg_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.211    -0.093    
    SLICE_X40Y10         FDCE (Hold_fdce_C_D)         0.092    -0.001    U_play_fsm1/text_en_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.231ns (19.548%)  route 0.951ns (80.452%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.695     0.220    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.255     0.520    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.565 r  U_play_fsm2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.565    U_play_fsm2/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X56Y5          FDCE (Hold_fdce_C_D)         0.120     0.033    U_play_fsm2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.231ns (19.363%)  route 0.962ns (80.637%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.670     0.195    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I4_O)        0.045     0.240 r  U_play_fsm2/sel_text_reg_i_2/O
                         net (fo=1, routed)           0.292     0.532    U_play_fsm2/text_en_over_next
    SLICE_X50Y4          LUT6 (Prop_lut6_I4_O)        0.045     0.577 r  U_play_fsm2/sel_text_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.577    U_play_fsm2/sel_text_reg_i_1__0_n_0
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X50Y4          FDCE                                         r  U_play_fsm2/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X50Y4          FDCE (Hold_fdce_C_D)         0.120     0.033    U_play_fsm2/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.231ns (18.430%)  route 1.022ns (81.570%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.720     0.241    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.303     0.589    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.634 r  U_play_fsm1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.634    U_play_fsm1/FSM_sequential_state[2]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.829    -0.861    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.211    -0.095    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.121     0.026    U_play_fsm1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.634    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.231ns (18.416%)  route 1.023ns (81.584%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.720     0.241    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.304     0.590    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.635 r  U_play_fsm1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.635    U_play_fsm1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.829    -0.861    U_play_fsm1/clk_100Mhz
    SLICE_X34Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.211    -0.095    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.120     0.025    U_play_fsm1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.233ns (17.556%)  route 1.094ns (82.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.695     0.220    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.399     0.664    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.047     0.711 r  U_play_fsm2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.711    U_play_fsm2/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X56Y5          FDCE (Hold_fdce_C_D)         0.131     0.044    U_play_fsm2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 U_Motion_Detector2/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.231ns (17.432%)  route 1.094ns (82.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.565    -0.616    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  U_Motion_Detector2/motion_detected_reg/Q
                         net (fo=4, routed)           0.695     0.220    U_play_fsm2/motion_detected2
    SLICE_X56Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  U_play_fsm2/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.399     0.664    U_play_fsm2/FSM_sequential_state[2]_i_2_n_0
    SLICE_X56Y5          LUT5 (Prop_lut5_I1_O)        0.045     0.709 r  U_play_fsm2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.709    U_play_fsm2/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.837    -0.853    U_play_fsm2/clk_100Mhz
    SLICE_X56Y5          FDCE                                         r  U_play_fsm2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X56Y5          FDCE (Hold_fdce_C_D)         0.121     0.034    U_play_fsm2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.231ns (17.788%)  route 1.068ns (82.212%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.720     0.241    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U_play_fsm1/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.348     0.634    U_play_fsm1/FSM_sequential_state[2]_i_3_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.679 r  U_play_fsm1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.679    U_play_fsm1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.830    -0.860    U_play_fsm1/clk_100Mhz
    SLICE_X39Y10         FDCE                                         r  U_play_fsm1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.211    -0.094    
    SLICE_X39Y10         FDCE (Hold_fdce_C_D)         0.091    -0.003    U_play_fsm1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 U_Motion_Detector1/motion_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_play_fsm1/sel_text_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.347ns (25.086%)  route 1.036ns (74.914%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.562    -0.619    U_Motion_Detector1/clk_25Mhz
    SLICE_X47Y10         FDCE                                         r  U_Motion_Detector1/motion_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_Motion_Detector1/motion_detected_reg/Q
                         net (fo=4, routed)           0.643     0.165    U_play_fsm1/motion_detected1
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.049     0.214 r  U_play_fsm1/sel_text_reg_i_4/O
                         net (fo=1, routed)           0.257     0.471    U_play_fsm1/sel_text_reg_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.112     0.583 r  U_play_fsm1/sel_text_reg_i_3/O
                         net (fo=1, routed)           0.136     0.719    U_play_fsm1/text_en_over_next
    SLICE_X39Y9          LUT5 (Prop_lut5_I3_O)        0.045     0.764 r  U_play_fsm1/sel_text_reg_i_1/O
                         net (fo=1, routed)           0.000     0.764    U_play_fsm1/sel_text_reg_i_1_n_0
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.831    -0.859    U_play_fsm1/clk_100Mhz
    SLICE_X39Y9          FDCE                                         r  U_play_fsm1/sel_text_reg_reg/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.211    -0.093    
    SLICE_X39Y9          FDCE (Hold_fdce_C_D)         0.092    -0.001    U_play_fsm1/sel_text_reg_reg
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.764    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2
  To Clock:  clk_25Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector1/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector1/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[11]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.211    38.637    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.229    U_Motion_Detector1/motion_pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector1/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector1/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[7]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.211    38.637    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.229    U_Motion_Detector1/motion_pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector2/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector2/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.211    38.637    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.229    U_Motion_Detector2/motion_pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector2/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector2/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.211    38.637    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.229    U_Motion_Detector2/motion_pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.368ns  (logic 0.856ns (19.598%)  route 3.512ns (80.402%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.761    33.493    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.211    38.642    
    SLICE_X51Y9          FDCE (Setup_fdce_C_CE)      -0.413    38.229    U_Motion_Detector1/motion_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                         -33.493    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.368ns  (logic 0.856ns (19.598%)  route 3.512ns (80.402%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.761    33.493    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.211    38.642    
    SLICE_X51Y9          FDCE (Setup_fdce_C_CE)      -0.413    38.229    U_Motion_Detector1/motion_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                         -33.493    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[4]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.211    38.642    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.265    U_Motion_Detector1/motion_pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.265    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[5]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.211    38.642    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.265    U_Motion_Detector1/motion_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.265    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[6]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.211    38.642    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.265    U_Motion_Detector1/motion_pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.265    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[7]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.211    38.642    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.265    U_Motion_Detector1/motion_pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.265    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.231ns (28.041%)  route 0.593ns (71.959%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.169    -0.277    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           0.424     0.191    U_Motion_Detector2/motion_detected_reg_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.236 r  U_Motion_Detector2/motion_detected_i_1__0/O
                         net (fo=1, routed)           0.000     0.236    U_Motion_Detector2/motion_detected_i_1__0_n_0
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.836    -0.854    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X55Y8          FDCE (Hold_fdce_C_D)         0.091     0.003    U_Motion_Detector2/motion_detected_reg
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.231ns (24.215%)  route 0.723ns (75.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.169    -0.277    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           0.554     0.322    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[0]
    SLICE_X51Y9          LUT3 (Prop_lut3_I1_O)        0.045     0.367 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    U_Motion_Detector1/motion_pixel_count_reg[17]_1[0]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.836    -0.854    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X51Y9          FDCE (Hold_fdce_C_D)         0.091     0.003    U_Motion_Detector1/motion_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.228ns (22.119%)  route 0.803ns (77.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.642     0.401    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.042     0.443 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.443    U_Motion_Detector2/motion_pixel_count_reg[17]_2[8]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     0.020    U_Motion_Detector2/motion_pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.231ns (22.345%)  route 0.803ns (77.655%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.642     0.401    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.446 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.446    U_Motion_Detector2/motion_pixel_count_reg[17]_2[7]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.092     0.005    U_Motion_Detector2/motion_pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.231ns (21.905%)  route 0.824ns (78.095%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.663     0.422    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.045     0.467 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.467    U_Motion_Detector1/motion_pixel_count_reg[17]_1[1]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.836    -0.854    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X51Y9          FDCE (Hold_fdce_C_D)         0.092     0.004    U_Motion_Detector1/motion_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.231ns (21.314%)  route 0.853ns (78.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.496    U_Motion_Detector2/motion_pixel_count_reg[17]_2[6]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     0.020    U_Motion_Detector2/motion_pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.232ns (21.387%)  route 0.853ns (78.613%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.046     0.497 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.497    U_Motion_Detector2/motion_pixel_count_reg[17]_2[12]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     0.020    U_Motion_Detector2/motion_pixel_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.231ns (21.314%)  route 0.853ns (78.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.496    U_Motion_Detector2/motion_pixel_count_reg[17]_2[5]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.092     0.005    U_Motion_Detector2/motion_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.231ns (21.314%)  route 0.853ns (78.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.496    U_Motion_Detector2/motion_pixel_count_reg[17]_2[11]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.091     0.004    U_Motion_Detector2/motion_pixel_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.234ns (20.751%)  route 0.894ns (79.249%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.733     0.492    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.048     0.540 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.540    U_Motion_Detector1/motion_pixel_count_reg[17]_1[9]
    SLICE_X50Y10         FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.835    -0.855    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y10         FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[9]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.211    -0.089    
    SLICE_X50Y10         FDCE (Hold_fdce_C_D)         0.131     0.042    U_Motion_Detector1/motion_pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.498    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_2
  To Clock:  clk_25Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack       15.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.760ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        23.513ns  (logic 0.642ns (2.730%)  route 22.871ns (97.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           2.450    22.568    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.493    38.497    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.328    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0
  -------------------------------------------------------------------
                         required time                         38.328    
                         arrival time                         -22.568    
  -------------------------------------------------------------------
                         slack                                 15.760    

Slack (MET) :             16.097ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        23.175ns  (logic 0.642ns (2.770%)  route 22.533ns (97.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           2.112    22.230    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.492    38.496    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/CLKBWRCLK
                         clock pessimism              0.492    38.988    
                         clock uncertainty           -0.095    38.893    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.327    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                         -22.230    
  -------------------------------------------------------------------
                         slack                                 16.097    

Slack (MET) :             16.431ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        22.837ns  (logic 0.642ns (2.811%)  route 22.195ns (97.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           1.774    21.892    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.488    38.492    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.492    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -21.892    
  -------------------------------------------------------------------
                         slack                                 16.431    

Slack (MET) :             16.584ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        22.689ns  (logic 0.642ns (2.830%)  route 22.047ns (97.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           2.350    21.744    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.493    38.497    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y9          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.328    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0
  -------------------------------------------------------------------
                         required time                         38.328    
                         arrival time                         -21.744    
  -------------------------------------------------------------------
                         slack                                 16.584    

Slack (MET) :             16.764ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        22.499ns  (logic 0.642ns (2.853%)  route 21.857ns (97.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           1.436    21.554    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.483    38.487    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/CLKBWRCLK
                         clock pessimism              0.492    38.979    
                         clock uncertainty           -0.095    38.884    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.318    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -21.554    
  -------------------------------------------------------------------
                         slack                                 16.764    

Slack (MET) :             16.921ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        22.351ns  (logic 0.642ns (2.872%)  route 21.709ns (97.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 38.496 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           2.012    21.406    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.492    38.496    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y8          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0/CLKBWRCLK
                         clock pessimism              0.492    38.988    
                         clock uncertainty           -0.095    38.893    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.327    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_10__0
  -------------------------------------------------------------------
                         required time                         38.327    
                         arrival time                         -21.406    
  -------------------------------------------------------------------
                         slack                                 16.921    

Slack (MET) :             17.097ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        22.161ns  (logic 0.642ns (2.897%)  route 21.519ns (97.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 38.482 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           1.098    21.216    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y5          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.478    38.482    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y5          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0/CLKBWRCLK
                         clock pessimism              0.492    38.974    
                         clock uncertainty           -0.095    38.879    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.313    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                         -21.216    
  -------------------------------------------------------------------
                         slack                                 17.097    

Slack (MET) :             17.255ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        22.013ns  (logic 0.642ns (2.916%)  route 21.371ns (97.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.492 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           1.674    21.068    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.488    38.492    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y7          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.492    38.984    
                         clock uncertainty           -0.095    38.889    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.323    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -21.068    
  -------------------------------------------------------------------
                         slack                                 17.255    

Slack (MET) :             17.438ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        21.823ns  (logic 0.642ns (2.942%)  route 21.181ns (97.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       20.421    19.994    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.118 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_3/O
                         net (fo=6, routed)           0.760    20.878    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[9]
    RAMB36_X0Y4          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.481    38.485    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y4          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.492    38.977    
                         clock uncertainty           -0.095    38.882    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    38.316    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -20.878    
  -------------------------------------------------------------------
                         slack                                 17.438    

Slack (MET) :             17.588ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        21.675ns  (logic 0.642ns (2.962%)  route 21.033ns (97.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.487 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.567    -0.945    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X46Y6          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=2685, routed)       19.697    19.271    U_VGA_Controller/U_Pixel_Counter/Q[9]
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    19.395 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_1_6__0_i_8/O
                         net (fo=6, routed)           1.336    20.730    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_11__0_2[4]
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.483    38.487    U_frame_buffer_top/U_Frame_Buffer_real/clk_25Mhz
    RAMB36_X0Y6          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0/CLKBWRCLK
                         clock pessimism              0.492    38.979    
                         clock uncertainty           -0.095    38.884    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    38.318    U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_1_6__0
  -------------------------------------------------------------------
                         required time                         38.318    
                         arrival time                         -20.730    
  -------------------------------------------------------------------
                         slack                                 17.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.592    -0.589    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X59Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg/Q
                         net (fo=2, routed)           0.121    -0.327    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p22_reg_n_0
    SLICE_X58Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.862    -0.828    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X58Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.095    -0.482    
    SLICE_X58Y10         FDRE (Hold_fdre_C_D)         0.076    -0.406    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p21_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.149    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.149    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.149    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.285%)  route 0.376ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=482, routed)         0.376    -0.070    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/A1
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.274    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.149    U_Mopology_Filter_TOP/U_Mopology_Filter2/dilate_line1_ram_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.266%)  route 0.183ns (52.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.593    -0.588    U_Mopology_Filter_TOP/U_Mopology_Filter1/clk_25Mhz
    SLICE_X60Y9          FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  U_Mopology_Filter_TOP/U_Mopology_Filter1/erode_o_data_internal_reg[0]/Q
                         net (fo=11, routed)          0.183    -0.241    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/D
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.863    -0.827    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/WCLK
    SLICE_X60Y7          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.095    -0.478    
    SLICE_X60Y7          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.334    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.592    -0.589    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X58Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg/Q
                         net (fo=1, routed)           0.138    -0.310    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_p11_reg_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I2_O)        0.045    -0.265 r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.265    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal[0]_i_1__0_n_0
    SLICE_X60Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.862    -0.828    U_Mopology_Filter_TOP/U_Mopology_Filter2/clk_25Mhz
    SLICE_X60Y10         FDRE                                         r  U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.095    -0.479    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.121    -0.358    U_Mopology_Filter_TOP/U_Mopology_Filter2/erode_o_data_internal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=483, routed)         0.357    -0.088    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A2
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.864    -0.826    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.095    -0.457    
    SLICE_X60Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.203    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=483, routed)         0.357    -0.088    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A2
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.864    -0.826    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.095    -0.457    
    SLICE_X60Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.203    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_25Mhz_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.595    -0.586    U_VGA_Controller/U_Pixel_Counter/clk_25Mhz
    SLICE_X62Y4          FDRE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=483, routed)         0.357    -0.088    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/A2
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.864    -0.826    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/WCLK
    SLICE_X60Y6          RAMS64E                                      r  U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.095    -0.457    
    SLICE_X60Y6          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.203    U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line1_ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_2_1
  To Clock:  clk_25Mhz_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector1/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector1/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[11]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.211    38.637    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.229    U_Motion_Detector1/motion_pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector1/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector1/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector1/motion_pixel_out_reg[7]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.211    38.637    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.229    U_Motion_Detector1/motion_pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector2/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector2/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[11]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.211    38.637    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.229    U_Motion_Detector2/motion_pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.434ns  (logic 0.857ns (19.328%)  route 3.577ns (80.672%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 29.126 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.638    29.126    U_btn_debounce2/clk_100Mhz
    SLICE_X62Y5          FDCE                                         r  U_btn_debounce2/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y5          FDCE (Prop_fdce_C_Q)         0.456    29.582 f  U_btn_debounce2/shift_reg_reg[0]/Q
                         net (fo=4, routed)           0.983    30.565    U_btn_debounce2/p_0_in[1]
    SLICE_X63Y7          LUT4 (Prop_lut4_I0_O)        0.124    30.689 r  U_btn_debounce2/motion_pixel_out[11]_i_5/O
                         net (fo=1, routed)           0.154    30.843    U_btn_debounce2/motion_pixel_out[11]_i_5_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.967 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           1.911    32.878    U_btn_debounce2/btn_debounced_d_reg_1
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.153    33.031 r  U_btn_debounce2/motion_pixel_out[11]_i_1__0/O
                         net (fo=4, routed)           0.530    33.560    U_Motion_Detector2/E[0]
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.445    38.450    U_Motion_Detector2/clk_25Mhz
    SLICE_X44Y11         FDRE                                         r  U_Motion_Detector2/motion_pixel_out_reg[7]/C
                         clock pessimism              0.398    38.848    
                         clock uncertainty           -0.211    38.637    
    SLICE_X44Y11         FDRE (Setup_fdre_C_CE)      -0.408    38.229    U_Motion_Detector2/motion_pixel_out_reg[7]
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.368ns  (logic 0.856ns (19.598%)  route 3.512ns (80.402%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.761    33.493    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.211    38.642    
    SLICE_X51Y9          FDCE (Setup_fdce_C_CE)      -0.413    38.229    U_Motion_Detector1/motion_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                         -33.493    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.368ns  (logic 0.856ns (19.598%)  route 3.512ns (80.402%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.761    33.493    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.211    38.642    
    SLICE_X51Y9          FDCE (Setup_fdce_C_CE)      -0.413    38.229    U_Motion_Detector1/motion_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.229    
                         arrival time                         -33.493    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[4]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.211    38.642    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.265    U_Motion_Detector1/motion_pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.265    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[5]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.211    38.642    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.265    U_Motion_Detector1/motion_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.265    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[6]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.211    38.642    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.265    U_Motion_Detector1/motion_pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.265    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25Mhz_clk_wiz_2_1 rise@40.000ns - clk_100Mhz_clk_wiz_2_1 rise@30.000ns)
  Data Path Delay:        4.366ns  (logic 0.856ns (19.606%)  route 3.510ns (80.394%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 29.125 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         1.637    29.125    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.456    29.581 r  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.868    30.449    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT4 (Prop_lut4_I1_O)        0.124    30.573 f  U_btn_debounce2/btn_debounced_d_i_2__0/O
                         net (fo=2, routed)           0.360    30.934    U_btn_debounce2/btn_debounced_d_i_2__0_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.058 r  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          1.523    32.581    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I1_O)        0.152    32.733 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[17]_i_1/O
                         net (fo=18, routed)          0.759    33.492    U_Motion_Detector1/motion_pixel_count_reg[17]_0[0]
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         1.450    38.455    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[7]/C
                         clock pessimism              0.398    38.853    
                         clock uncertainty           -0.211    38.642    
    SLICE_X50Y9          FDCE (Setup_fdce_C_CE)      -0.377    38.265    U_Motion_Detector1/motion_pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.265    
                         arrival time                         -33.492    
  -------------------------------------------------------------------
                         slack                                  4.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.231ns (28.041%)  route 0.593ns (71.959%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.169    -0.277    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           0.424     0.191    U_Motion_Detector2/motion_detected_reg_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.236 r  U_Motion_Detector2/motion_detected_i_1__0/O
                         net (fo=1, routed)           0.000     0.236    U_Motion_Detector2/motion_detected_i_1__0_n_0
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.836    -0.854    U_Motion_Detector2/clk_25Mhz
    SLICE_X55Y8          FDCE                                         r  U_Motion_Detector2/motion_detected_reg/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X55Y8          FDCE (Hold_fdce_C_D)         0.091     0.003    U_Motion_Detector2/motion_detected_reg
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.231ns (24.215%)  route 0.723ns (75.785%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.169    -0.277    U_btn_debounce2/p_0_in[5]
    SLICE_X63Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 f  U_btn_debounce2/motion_pixel_out[11]_i_3__0/O
                         net (fo=6, routed)           0.554     0.322    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[0]
    SLICE_X51Y9          LUT3 (Prop_lut3_I1_O)        0.045     0.367 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    U_Motion_Detector1/motion_pixel_count_reg[17]_1[0]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.836    -0.854    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X51Y9          FDCE (Hold_fdce_C_D)         0.091     0.003    U_Motion_Detector1/motion_pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.228ns (22.119%)  route 0.803ns (77.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.642     0.401    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.042     0.443 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.443    U_Motion_Detector2/motion_pixel_count_reg[17]_2[8]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[8]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     0.020    U_Motion_Detector2/motion_pixel_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.231ns (22.345%)  route 0.803ns (77.655%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.642     0.401    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.446 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.446    U_Motion_Detector2/motion_pixel_count_reg[17]_2[7]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[7]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.092     0.005    U_Motion_Detector2/motion_pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.231ns (21.905%)  route 0.824ns (78.095%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.663     0.422    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.045     0.467 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.467    U_Motion_Detector1/motion_pixel_count_reg[17]_1[1]
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.836    -0.854    U_Motion_Detector1/clk_25Mhz
    SLICE_X51Y9          FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X51Y9          FDCE (Hold_fdce_C_D)         0.092     0.004    U_Motion_Detector1/motion_pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.231ns (21.314%)  route 0.853ns (78.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.496    U_Motion_Detector2/motion_pixel_count_reg[17]_2[6]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[6]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     0.020    U_Motion_Detector2/motion_pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.232ns (21.387%)  route 0.853ns (78.613%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.046     0.497 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.497    U_Motion_Detector2/motion_pixel_count_reg[17]_2[12]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[12]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.107     0.020    U_Motion_Detector2/motion_pixel_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.231ns (21.314%)  route 0.853ns (78.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.496    U_Motion_Detector2/motion_pixel_count_reg[17]_2[5]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[5]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.092     0.005    U_Motion_Detector2/motion_pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector2/motion_pixel_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.231ns (21.314%)  route 0.853ns (78.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.692     0.451    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X51Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.496 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.496    U_Motion_Detector2/motion_pixel_count_reg[17]_2[11]
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.837    -0.853    U_Motion_Detector2/clk_25Mhz
    SLICE_X51Y6          FDCE                                         r  U_Motion_Detector2/motion_pixel_count_reg[11]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X51Y6          FDCE (Hold_fdce_C_D)         0.091     0.004    U_Motion_Detector2/motion_pixel_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 U_btn_debounce2/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_2_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Motion_Detector1/motion_pixel_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25Mhz_clk_wiz_2_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25Mhz_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_2_1 rise@0.000ns - clk_100Mhz_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.234ns (20.751%)  route 0.894ns (79.249%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_2/inst/clk_100Mhz_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_2/inst/clkout1_buf/O
                         net (fo=265, routed)         0.594    -0.587    U_btn_debounce2/clk_100Mhz
    SLICE_X63Y7          FDCE                                         r  U_btn_debounce2/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  U_btn_debounce2/shift_reg_reg[3]/Q
                         net (fo=4, routed)           0.160    -0.286    U_btn_debounce2/p_0_in[4]
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.045    -0.241 f  U_btn_debounce2/score_reg[1]_i_2/O
                         net (fo=50, routed)          0.733     0.492    U_VGA_Controller/U_Pixel_Counter/motion_pixel_count_reg[1]
    SLICE_X50Y10         LUT3 (Prop_lut3_I2_O)        0.048     0.540 r  U_VGA_Controller/U_Pixel_Counter/motion_pixel_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.540    U_Motion_Detector1/motion_pixel_count_reg[17]_1[9]
    SLICE_X50Y10         FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_2/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_2/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_2/inst/clk_25Mhz_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_2/inst/clkout2_buf/O
                         net (fo=209, routed)         0.835    -0.855    U_Motion_Detector1/clk_25Mhz
    SLICE_X50Y10         FDCE                                         r  U_Motion_Detector1/motion_pixel_count_reg[9]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.211    -0.089    
    SLICE_X50Y10         FDCE (Hold_fdce_C_D)         0.131     0.042    U_Motion_Detector1/motion_pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.498    





