# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do mux_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mux_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:52 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." mux_6_1200mv_85c_slow.vo 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 11:34:52 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/mux/testbench {D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:52 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/mux/testbench" D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv 
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 11:34:52 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" mux_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" mux_tb 
# Start time: 11:34:52 on Dec 07,2019
# Loading sv_std.std
# Loading work.mux_tb
# Loading work.mux
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from mux_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux_tb File: D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | B | S | Y |
# | 0 | 0 | 0 | 0 | ERROR
# | 0 | 0 | 1 | 0 | ERROR
# | 0 | 1 | 0 | 0 | OK
# | 0 | 1 | 1 | 1 | OK
# | 1 | 0 | 0 | 1 | OK
# | 1 | 0 | 1 | 0 | OK
# | 1 | 1 | 0 | 1 | ERROR
# | 1 | 1 | 1 | 1 | OK
# Testes Efetuados  = 8
# Erros Encontrados = 3
# ** Note: $stop    : D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv(67)
#    Time: 65 ns  Iteration: 0  Instance: /mux_tb
# Break in Module mux_tb at D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv line 67
do mux_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# Error 31: Unable to unlink file "D:/Developer/Concepcao/addac/mux/simulation/modelsim/gate_work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Developer/Concepcao/addac/mux/simulation/modelsim/gate_work".
# vlib gate_work
# ** Error: (vlib-35) Failed to create directory "gate_work".
# File exists. (errno = EEXIST)
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mux_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." mux_6_1200mv_85c_slow.vo 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 11:41:58 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/mux/testbench {D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:58 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/mux/testbench" D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv 
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 11:41:58 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" mux_tb
# End time: 11:42:00 on Dec 07,2019, Elapsed time: 0:07:08
# Errors: 0, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" mux_tb 
# Start time: 11:42:00 on Dec 07,2019
# Loading sv_std.std
# Loading work.mux_tb
# Loading work.mux
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from mux_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux_tb File: D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | B | S | Y |
# | 0 | 0 | 0 | 0 | ERROR
# | 0 | 0 | 1 | 0 | OK
# | 0 | 1 | 0 | 0 | ERROR
# | 0 | 1 | 1 | 1 | OK
# | 1 | 0 | 0 | 1 | ERROR
# | 1 | 0 | 1 | 0 | OK
# | 1 | 1 | 0 | 1 | OK
# | 1 | 1 | 1 | 1 | OK
# Testes Efetuados  = 8
# Erros Encontrados = 3
# ** Note: $stop    : D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv(67)
#    Time: 113 ns  Iteration: 0  Instance: /mux_tb
# Break in Module mux_tb at D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv line 67
do mux_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mux_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:08 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." mux_6_1200mv_85c_slow.vo 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 11:43:08 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/mux/testbench {D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:08 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/mux/testbench" D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv 
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 11:43:09 on Dec 07,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" mux_tb
# End time: 11:43:11 on Dec 07,2019, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" mux_tb 
# Start time: 11:43:11 on Dec 07,2019
# Loading sv_std.std
# Loading work.mux_tb
# Loading work.mux
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from mux_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux_tb File: D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | B | S | Y |
# | 0 | 0 | 0 | 0 | ERROR
# | 0 | 0 | 1 | 0 | ERROR
# | 0 | 1 | 0 | 0 | OK
# | 0 | 1 | 1 | 1 | OK
# | 1 | 0 | 0 | 1 | OK
# | 1 | 0 | 1 | 0 | OK
# | 1 | 1 | 0 | 1 | ERROR
# | 1 | 1 | 1 | 1 | OK
# Testes Efetuados  = 8
# Erros Encontrados = 3
# ** Note: $stop    : D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv(67)
#    Time: 65 ns  Iteration: 0  Instance: /mux_tb
# Break in Module mux_tb at D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv line 67
do mux_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mux_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:44 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." mux_6_1200mv_85c_slow.vo 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 11:43:44 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/mux/testbench {D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:44 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/mux/testbench" D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv 
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 11:43:44 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" mux_tb
# End time: 11:43:49 on Dec 07,2019, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" mux_tb 
# Start time: 11:43:49 on Dec 07,2019
# Loading sv_std.std
# Loading work.mux_tb
# Loading work.mux
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from mux_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux_tb File: D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | B | S | Y |
# ** Error: | 0 | 0 | 0 | 0 | ERROR
#    Time: 13 ns  Scope: mux_tb File: D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv Line: 51
# ** Error: | 0 | 0 | 1 | 0 | ERROR
#    Time: 19 ns  Scope: mux_tb File: D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv Line: 51
# | 0 | 1 | 0 | 0 | OK
# | 0 | 1 | 1 | 1 | OK
# | 1 | 0 | 0 | 1 | OK
# | 1 | 0 | 1 | 0 | OK
# ** Error: | 1 | 1 | 0 | 1 | ERROR
#    Time: 49 ns  Scope: mux_tb File: D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv Line: 51
# | 1 | 1 | 1 | 1 | OK
# Testes Efetuados  = 8
# Erros Encontrados = 3
# ** Note: $stop    : D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv(67)
#    Time: 65 ns  Iteration: 0  Instance: /mux_tb
# Break in Module mux_tb at D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv line 67
do mux_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# Error 31: Unable to unlink file "D:/Developer/Concepcao/addac/mux/simulation/modelsim/gate_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Developer/Concepcao/addac/mux/simulation/modelsim/gate_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Developer/Concepcao/addac/mux/simulation/modelsim/gate_work".
# vlib gate_work
# ** Error: (vlib-35) Failed to create directory "gate_work".
# File exists. (errno = EEXIST)
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mux_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:38 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." mux_6_1200mv_85c_slow.vo 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 11:44:38 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/mux/testbench {D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:38 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/mux/testbench" D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv 
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 11:44:38 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" mux_tb
# End time: 11:44:40 on Dec 07,2019, Elapsed time: 0:00:51
# Errors: 3, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" mux_tb 
# Start time: 11:44:40 on Dec 07,2019
# Loading sv_std.std
# Loading work.mux_tb
# Loading work.mux
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from mux_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux_tb File: D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | B | S | Y |
# ** Error: | 0 | 0 | 0 | 0 | ERROR
#    Time: 19 ns  Scope: mux_tb File: D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv Line: 51
# | 0 | 0 | 1 | 0 | OK
# ** Error: | 0 | 1 | 0 | 0 | ERROR
#    Time: 43 ns  Scope: mux_tb File: D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv Line: 51
# | 0 | 1 | 1 | 1 | OK
# ** Error: | 1 | 0 | 0 | 1 | ERROR
#    Time: 67 ns  Scope: mux_tb File: D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv Line: 51
# | 1 | 0 | 1 | 0 | OK
# | 1 | 1 | 0 | 1 | OK
# | 1 | 1 | 1 | 1 | OK
# Testes Efetuados  = 8
# Erros Encontrados = 3
# ** Note: $stop    : D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv(67)
#    Time: 113 ns  Iteration: 0  Instance: /mux_tb
# Break in Module mux_tb at D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv line 67
do mux_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mux_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:00 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." mux_6_1200mv_85c_slow.vo 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 11:47:00 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/mux/testbench {D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:00 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/mux/testbench" D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv 
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 11:47:00 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" mux_tb
# End time: 11:47:01 on Dec 07,2019, Elapsed time: 0:02:21
# Errors: 3, Warnings: 0
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" mux_tb 
# Start time: 11:47:01 on Dec 07,2019
# Loading sv_std.std
# Loading work.mux_tb
# Loading work.mux
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading instances from mux_6_1200mv_85c_v_slow.sdo
# Loading timing data from mux_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux_tb File: D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# ---------------
# | A | B | S | Y |
# | 0 | 0 | 0 | 0 | OK
# | 0 | 0 | 1 | 0 | OK
# | 0 | 1 | 0 | 0 | OK
# | 0 | 1 | 1 | 1 | OK
# | 1 | 0 | 0 | 1 | OK
# | 1 | 0 | 1 | 0 | OK
# | 1 | 1 | 0 | 1 | OK
# | 1 | 1 | 1 | 1 | OK
# Testes Efetuados  = 8
# Erros Encontrados = 0
# ** Note: $stop    : D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv(67)
#    Time: 122 ns  Iteration: 0  Instance: /mux_tb
# Break in Module mux_tb at D:/Developer/Concepcao/addac/mux/testbench/mux_tb.sv line 67
# End time: 12:01:22 on Dec 07,2019, Elapsed time: 0:14:21
# Errors: 0, Warnings: 0
