<HTML><body><h3><p>Automatically assigned DDC number: <FONT COLOR="#cc6600">00422</FONT></p><p>Manually assigned DDC number: <FONT COLOR="#008000">00466</FONT></p></h3><p><FONT size="+1">Number of references: </FONT>0</p><p><FONT size="+1">Title: </FONT>Pipelined Multi-Queue Management in a VLSI ATM Switch Chip with Credit-Based Flow-Control</p><p><FONT size="+1">Author: </FONT>
      
   </p><p><FONT size="+1">Author: </FONT>
   </p><p><FONT size="+1">Author: </FONT>
   </p><p><FONT size="+1">Author: </FONT>
      
   </p><p><FONT size="+1">Subject: </FONT>George Kornaros,Christoforos Kozyrakis,Panagiota Vatsolaki,Manolis Katevenis Pipelined Multi-Queue Management in a VLSI ATM Switch Chip with Credit-Based Flow-Control</p><p><FONT size="+1">Description: </FONT>: We describe the queue management
block of ATLAS I , a single-chip ATM switch (router)
with optional credit-based (backpressure) flow control.
ATLAS I is a 4-million-transistor 0.35-micron
CMOS chip, currently under development, offering
20 Gbit/s aggregate I/O throughput, sub-microsecond
cut-through latency, 256-cell shared buffer containing
multiple logical output queues, priorities, multicasting,
and load monitoring. The queue management block
of ATLAS I is a dual parallel pipeline that manages the
multiple queues of ready cells, the per-flow-group credits,
and the cells that are waiting for credits. All cells,
in all queues, share one, common buffer space. These
3- and 4-stage pipelines handle events at the rate of
one cell arrival or departure per clock cycle, and one
credit arrival per clock cycle. The queue management
block consists of two compiled SRAM's, pipeline bypass
logic, and multi-port CAM and SRAM blocks that
are laid out in full-custom and support special access
Cop...</p><p><FONT size="+1">Contributor: </FONT>The Pennsylvania State University CiteSeer Archives</p><p><FONT size="+1">Publisher: </FONT>unknown</p><p><FONT size="+1">Date: </FONT>1997-08-19</p><p><FONT size="+1">Pubyear: </FONT>1997</p><p><FONT size="+1">Format: </FONT>ps</p><p><FONT size="+1">Identifier: </FONT>http://citeseer.ist.psu.edu/140749.html</p><p><FONT size="+1">Source: </FONT>http://www.ics.forth.gr/proj/arch-vlsi/papers/1997.ARVLSI.Pipe_MultiQueue.ps.gz</p><p><FONT size="+1">Language: </FONT>en</p><p><FONT size="+1">Rights: </FONT>unrestricted</p><img src=15_140749.jpeg alt="Graph" /><FONT size="-1"><p>&lt;?xml&nbsp;&nbsp;&nbsp;version="1.0"&nbsp;&nbsp;&nbsp;encoding="UTF-8"?></p><p>&lt;references_metadata></p><p>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;rec&nbsp;&nbsp;&nbsp;ID="SELF"&nbsp;&nbsp;&nbsp;Type="SELF"&nbsp;&nbsp;&nbsp;CiteSeer_Book="SELF"&nbsp;&nbsp;&nbsp;CiteSeer_Volume="SELF"&nbsp;&nbsp;&nbsp;Title="Pipelined&nbsp;&nbsp;&nbsp;Multi-Queue&nbsp;&nbsp;&nbsp;Management&nbsp;&nbsp;&nbsp;in&nbsp;&nbsp;&nbsp;a&nbsp;&nbsp;&nbsp;VLSI&nbsp;&nbsp;&nbsp;ATM&nbsp;&nbsp;&nbsp;Switch&nbsp;&nbsp;&nbsp;Chip&nbsp;&nbsp;&nbsp;with&nbsp;&nbsp;&nbsp;Credit-Based&nbsp;&nbsp;&nbsp;Flow-Control"></p><p>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;identifier&nbsp;&nbsp;&nbsp;Org="ISBN:0780362918"&nbsp;&nbsp;&nbsp;Paper_ID="SELF"&nbsp;&nbsp;&nbsp;Extracted="0780362918"&nbsp;&nbsp;&nbsp;/></p><p>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;identifier&nbsp;&nbsp;&nbsp;Org="ISBN:0780370988"&nbsp;&nbsp;&nbsp;Paper_ID="SELF"&nbsp;&nbsp;&nbsp;Extracted="0780370988"&nbsp;&nbsp;&nbsp;/></p><p>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;identifier&nbsp;&nbsp;&nbsp;Org="ISBN:0818679131"&nbsp;&nbsp;&nbsp;Paper_ID="SELF"&nbsp;&nbsp;&nbsp;Extracted="0818679131"&nbsp;&nbsp;&nbsp;DDC="621.39/5"&nbsp;&nbsp;&nbsp;Normalized_DDC="621395"&nbsp;&nbsp;&nbsp;Normalized_Weight="0.3333333333333333"&nbsp;&nbsp;&nbsp;/></p><p>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;identifier&nbsp;&nbsp;&nbsp;Org="ISBN:0818683236"&nbsp;&nbsp;&nbsp;Paper_ID="SELF"&nbsp;&nbsp;&nbsp;Extracted="0818683236"&nbsp;&nbsp;&nbsp;DDC="004.2/2"&nbsp;&nbsp;&nbsp;Normalized_DDC="00422"&nbsp;&nbsp;&nbsp;Normalized_Weight="0.3333333333333333"&nbsp;&nbsp;&nbsp;/></p><p>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;identifier&nbsp;&nbsp;&nbsp;Org="ISBN:9810241925"&nbsp;&nbsp;&nbsp;Paper_ID="SELF"&nbsp;&nbsp;&nbsp;Extracted="9810241925"&nbsp;&nbsp;&nbsp;DDC="004"&nbsp;&nbsp;&nbsp;Normalized_DDC="004"&nbsp;&nbsp;&nbsp;Normalized_Weight="0.3333333333333333"&nbsp;&nbsp;&nbsp;/></p><p>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&lt;/rec></p><p>&lt;/references_metadata></p><p></p><p></body></HTML>