Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 26 21:59:41 2023
| Host         : Razer-Blade15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   476 |
|    Minimum number of control sets                        |   476 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   220 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   476 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |   409 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             347 |          122 |
| No           | No                    | Yes                    |              96 |           38 |
| No           | Yes                   | No                     |             305 |          132 |
| Yes          | No                    | No                     |             252 |           82 |
| Yes          | No                    | Yes                    |              30 |           13 |
| Yes          | Yes                   | No                     |            3934 |         1744 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                         |                                                                                                Enable Signal                                                                                               |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
| ~mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         |                                                                                                                                                                                                            | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         |                                                                                                                                                                                                            |                                                                                                                                                |                3 |              3 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                     | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                |                1 |              4 |         4.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         |                                                                                                                                                                                                            | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                |                3 |              5 |         1.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |              5 |         1.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              5 |         2.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              6 |         2.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                |                1 |              6 |         6.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                |                2 |              6 |         3.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                                |                1 |              6 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                2 |              6 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[46][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[55][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[55][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[47][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[52][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[56][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[56][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[57][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[55][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[57][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[58][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[50][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[51][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[56][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[57][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[55][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[57][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[52][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[56][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[58][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[58][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[49][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[47][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                8 |              8 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[45][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[45][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[44][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[45][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[48][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[49][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[49][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[4][23]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[46][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[45][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[61][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[4][15]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[4][7]_i_1_n_0                                                                                                           | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[50][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[51][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[51][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[52][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[4][31]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[53][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[47][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[53][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[48][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[52][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[53][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[48][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[54][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[47][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[48][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[46][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[50][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[51][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[54][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[54][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[50][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[53][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[67][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[62][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[64][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[65][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[65][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[67][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[68][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[5][31]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[66][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[68][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[68][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[69][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[69][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[62][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[67][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[69][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[6][23]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[6][31]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[6][7]_i_1_n_0                                                                                                           | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[70][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[70][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[70][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[69][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[70][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[5][23]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[63][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[63][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[60][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[61][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[61][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[64][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[61][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[60][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[65][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[67][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[68][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[5][7]_i_1_n_0                                                                                                           | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[6][15]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[58][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[64][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[66][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[62][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[59][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[59][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[60][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[59][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[63][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[5][15]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[62][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[64][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[59][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[65][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[66][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[66][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[60][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[63][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[81][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[77][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[79][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[75][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[80][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[82][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[76][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[71][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[72][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[75][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[77][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[79][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[80][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[82][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[76][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[78][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[82][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[82][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[76][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[83][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[83][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[81][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[73][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[75][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[76][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[77][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[74][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[72][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[77][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[71][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[78][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[78][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[7][15]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[7][23]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[74][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[7][31]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[80][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[80][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[71][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[72][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[81][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[73][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[79][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[71][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[72][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[73][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[73][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[74][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[75][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[78][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[79][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[7][7]_i_1_n_0                                                                                                           | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[74][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[81][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[89][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[84][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[86][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[88][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[8][7]_i_1_n_0                                                                                                           | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[90][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[91][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[92][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[92][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[84][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[93][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[94][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[90][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[83][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[93][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[86][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[89][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[84][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[89][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[85][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[91][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[95][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[87][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[94][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[96][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[96][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[96][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[96][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[86][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[87][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[88][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[94][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[8][23]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[97][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[95][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[8][31]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[84][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[97][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[89][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[91][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[97][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[8][15]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[90][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[97][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[92][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[91][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[85][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[87][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[88][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[92][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[93][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[83][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[87][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[88][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[90][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[93][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[94][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[95][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[95][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[85][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[85][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[86][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[98][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[9][23]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[98][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[98][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[9][31]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[99][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[99][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[99][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[9][15]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[9][7]_i_1_n_0                                                                                                           | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[99][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[98][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[13][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[13][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                8 |              8 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[10][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[12][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[11][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[13][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[13][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[14][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[15][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[14][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[15][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[16][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[17][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[17][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[17][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[10][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[10][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[10][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[11][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[12][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[14][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[14][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[15][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[11][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[16][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[16][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[16][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[15][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[11][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[12][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[12][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[19][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[20][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[24][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[19][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[18][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[22][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[23][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[1][31]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[18][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[23][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[24][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[25][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[25][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[25][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[26][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[26][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[24][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[23][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[1][15]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[23][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[26][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[27][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[28][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[1][23]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[21][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[22][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[22][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[18][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[22][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[21][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[19][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[21][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[24][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[25][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[26][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[27][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[20][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[27][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[17][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[28][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[19][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[28][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[1][7]_i_1_n_0                                                                                                           | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[20][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[21][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[20][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[18][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[27][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[3][31]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[29][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[37][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[2][7]_i_1_n_0                                                                                                           | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[35][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[32][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[29][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[29][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[2][15]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[30][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[31][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[31][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[34][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[35][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[37][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[37][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[38][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[30][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[33][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[36][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[39][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[31][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[34][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[39][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[36][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[30][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[2][23]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[34][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[37][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[33][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[32][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[38][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[38][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[3][15]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[3][23]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[29][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[2][31]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[39][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[30][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                8 |              8 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[36][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[33][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[34][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[31][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[32][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[33][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[35][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[28][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[35][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[39][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[32][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[38][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[36][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[40][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[42][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[40][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[3][7]_i_1_n_0                                                                                                           | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[41][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[40][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[40][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[42][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[42][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[43][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[44][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[44][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[41][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[41][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[43][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[41][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[43][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[43][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |              8 |         1.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[42][15]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |              8 |         1.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[44][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[7]                                                                                                                        | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[31]                                                                                                                       | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[15]                                                                                                                       | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[23]                                                                                                                       | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                3 |              8 |         2.67 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                |                7 |              8 |         1.14 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[49][31]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[54][7]_i_1_n_0                                                                                                          | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[46][23]_i_1_n_0                                                                                                         | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              8 |         2.67 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awready0                                                                                                                     | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                3 |              9 |         3.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                |                3 |             10 |         3.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             10 |         2.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                4 |             11 |         2.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                5 |             13 |         2.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                |                7 |             15 |         2.14 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1 | mb_block_i/hdmi_text_controller_0/inst/vga/vc                                                                                                                                                              | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                5 |             15 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             16 |         3.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                4 |             19 |         4.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_arready0                                                                                                                     | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                6 |             20 |         3.33 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             21 |         2.62 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                5 |             22 |         4.40 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    |                                                                                                                                                                                                            | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                          |                6 |             23 |         3.83 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |                7 |             25 |         3.57 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                7 |             27 |         3.86 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                9 |             28 |         3.11 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                7 |             28 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                9 |             32 |         3.56 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                |               10 |             32 |         3.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |         2.91 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               13 |             32 |         2.46 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               10 |             32 |         3.20 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                |                9 |             32 |         3.56 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             32 |         4.57 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               16 |             32 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_reg_rden                                                                                                                     | mb_block_i/hdmi_text_controller_0/inst/reset_ah                                                                                                |               15 |             32 |         2.13 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |         2.91 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                |               12 |             33 |         2.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                |               11 |             34 |         3.09 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            | mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]                                                                             |               22 |             42 |         1.91 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                                |               16 |             47 |         2.94 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                |                8 |             64 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                |               11 |             75 |         6.82 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                            |                                                                                                                                                |               25 |             79 |         3.16 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    |                                                                                                                                                                                                            |                                                                                                                                                |               28 |             80 |         2.86 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               37 |             83 |         2.24 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                           |                                                                                                                                                |               16 |            128 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               74 |            157 |         2.12 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                            |                                                                                                                                                |               73 |            218 |         2.99 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               91 |            221 |         2.43 |
+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


