// Seed: 1957226030
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input wire id_2,
    output wand id_3,
    output wor id_4
    , id_8,
    input wor id_5,
    input tri1 id_6
);
  assign id_0 = 1;
  wire id_9, id_10;
  assign id_4 = id_1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    output tri0 id_3,
    output uwire id_4,
    input wor id_5,
    output wor id_6
);
  wire id_8;
  module_0(
      id_2, id_5, id_5, id_0, id_6, id_1, id_5
  );
endmodule
