Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clkgen.v" in library work
Compiling verilog file "bidir_wrapper3.v" in library work
Module <clkgen> compiled
Compiling verilog file "main.v" in library work
Module <bidir_wrapper3> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clkgen> in library <work>.

Analyzing hierarchy for module <bidir_wrapper3> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <clkgen> in library <work>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  8" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  40.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
Analyzing module <bidir_wrapper3> in library <work>.
Module <bidir_wrapper3> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bidir_wrapper3>.
    Related source file is "bidir_wrapper3.v".
WARNING:Xst:1780 - Signal <next_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <curr_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Wbuffer<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1608 - Relative priorities of control signals on register <write_en> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <read_en> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found 1-bit register for signal <my_state_out>.
    Found 1-bit tristate buffer for signal <data_link>.
    Found 1-bit register for signal <partner_state_out>.
    Found 2-bit adder for signal <$add0000> created at line 89.
    Found 2-bit adder for signal <$add0001> created at line 155.
    Found 1-bit register for signal <Rbuffer>.
    Found 2-bit register for signal <Rcount>.
    Found 1-bit register for signal <read_en>.
    Found 2-bit register for signal <Wcount>.
    Found 1-bit register for signal <write_en>.
    Found 1-bit xor2 for signal <write_en$xor0000> created at line 72.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Tristate(s).
Unit <bidir_wrapper3> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "clkgen.v".
Unit <clkgen> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:647 - Input <switch<6:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit up counter for signal <divider>.
    Found 1-bit register for signal <SlowClk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 4
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 19
 1-bit register                                        : 19
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 4
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <divider_22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_23> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <divider_24> of sequential type is unconnected in block <main>.

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 7.
FlipFlop partner1/my_state_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop partner2/my_state_out has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 135
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 21
#      LUT2                        : 1
#      LUT3                        : 26
#      LUT4                        : 25
#      MUXCY                       : 27
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 43
#      FD                          : 22
#      FDCP                        : 14
#      FDCP_1                      : 2
#      FDCPE                       : 4
#      FDE                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 14
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                       44  out of    704     6%  
 Number of Slice Flip Flops:             39  out of   1408     2%  
 Number of 4 input LUTs:                 78  out of   1408     5%  
 Number of IOs:                          20
 Number of bonded IOBs:                  14  out of    108    12%  
    IOB Flip Flops:                       4
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
clk                                | _8MhzClk/DCM_SP_INST:CLKFX      | 23    |
partner2/read_en                   | NONE(partner2/partner_state_out)| 1     |
partner2/write_en                  | NONE(partner2/my_state_out)     | 2     |
SlowClk                            | NONE(partner2/Rcount_0)         | 14    |
partner1/read_en                   | NONE(partner1/partner_state_out)| 1     |
partner1/write_en                  | NONE(partner1/my_state_out)     | 2     |
-----------------------------------+---------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------+---------------------------------+-------+
Control Signal                                                           | Buffer(FF name)                 | Load  |
-------------------------------------------------------------------------+---------------------------------+-------+
partner1/my_state_out_and0000(partner1/my_state_out_and00001:O)          | NONE(partner1/my_state_out)     | 2     |
partner1/my_state_out_and0001(partner1/my_state_out_and00011:O)          | NONE(partner1/my_state_out)     | 2     |
partner2/my_state_out_and0000(partner2/my_state_out_and00001:O)          | NONE(partner2/my_state_out)     | 2     |
partner2/my_state_out_and0001(partner2/my_state_out_and00011:O)          | NONE(partner2/my_state_out)     | 2     |
partner1/Rbuffer_and0000(partner1/Rbuffer_and00001:O)                    | NONE(partner1/Rbuffer)          | 1     |
partner1/Rbuffer_and0001(partner1/Rbuffer_and00011:O)                    | NONE(partner1/Rbuffer)          | 1     |
partner1/Rcount_0_and0000(partner1/Rcount_0_and00001:O)                  | NONE(partner1/Rcount_0)         | 1     |
partner1/Rcount_0_and0001(partner1/read_en_and000011:O)                  | NONE(partner1/Rcount_0)         | 1     |
partner1/Rcount_1_and0000(partner1/Rcount_1_and00001:O)                  | NONE(partner1/Rcount_1)         | 1     |
partner1/Rcount_1_and0001(partner1/Rcount_1_and00011:O)                  | NONE(partner1/Rcount_1)         | 1     |
partner1/Wcount_0_and0000(partner1/Wcount_0_and00001:O)                  | NONE(partner1/Wcount_0)         | 1     |
partner1/Wcount_0_and0001(partner1/Wcount_0_and00011:O)                  | NONE(partner1/Wcount_0)         | 1     |
partner1/Wcount_1_and0000(partner1/Wcount_1_and00001:O)                  | NONE(partner1/Wcount_1)         | 1     |
partner1/Wcount_1_and0001(partner1/Wcount_1_and00011:O)                  | NONE(partner1/Wcount_1)         | 1     |
partner1/partner_state_out_and0000(partner1/partner_state_out_and00001:O)| NONE(partner1/partner_state_out)| 1     |
partner1/partner_state_out_and0001(partner1/partner_state_out_and00011:O)| NONE(partner1/partner_state_out)| 1     |
partner1/read_en_and0000(partner1/read_en_and00002:O)                    | NONE(partner1/read_en)          | 1     |
partner1/read_en_and0001(partner1/read_en_and00011:O)                    | NONE(partner1/read_en)          | 1     |
partner1/write_en_and0000(partner1/write_en_and00001:O)                  | NONE(partner1/write_en)         | 1     |
partner1/write_en_and0001(partner1/write_en_and0001_f5:O)                | NONE(partner1/write_en)         | 1     |
partner2/Rbuffer_and0000(partner2/Rbuffer_and00001:O)                    | NONE(partner2/Rbuffer)          | 1     |
partner2/Rbuffer_and0001(partner2/Rbuffer_and00011:O)                    | NONE(partner2/Rbuffer)          | 1     |
partner2/Rcount_0_and0000(partner2/Rcount_0_and00001:O)                  | NONE(partner2/Rcount_0)         | 1     |
partner2/Rcount_0_and0001(partner2/read_en_and000011:O)                  | NONE(partner2/Rcount_0)         | 1     |
partner2/Rcount_1_and0000(partner2/Rcount_1_and00001:O)                  | NONE(partner2/Rcount_1)         | 1     |
partner2/Rcount_1_and0001(partner2/Rcount_1_and00011:O)                  | NONE(partner2/Rcount_1)         | 1     |
partner2/Wcount_0_and0000(partner2/Wcount_0_and00001:O)                  | NONE(partner2/Wcount_0)         | 1     |
partner2/Wcount_0_and0001(partner2/Wcount_0_and00011:O)                  | NONE(partner2/Wcount_0)         | 1     |
partner2/Wcount_1_and0000(partner2/Wcount_1_and00001:O)                  | NONE(partner2/Wcount_1)         | 1     |
partner2/Wcount_1_and0001(partner2/Wcount_1_and00011:O)                  | NONE(partner2/Wcount_1)         | 1     |
partner2/partner_state_out_and0000(partner2/partner_state_out_and00001:O)| NONE(partner2/partner_state_out)| 1     |
partner2/partner_state_out_and0001(partner2/partner_state_out_and00011:O)| NONE(partner2/partner_state_out)| 1     |
partner2/read_en_and0000(partner2/read_en_and00002:O)                    | NONE(partner2/read_en)          | 1     |
partner2/read_en_and0001(partner2/read_en_and00011:O)                    | NONE(partner2/read_en)          | 1     |
partner2/write_en_and0000(partner2/write_en_and00001:O)                  | NONE(partner2/write_en)         | 1     |
partner2/write_en_and0001(partner2/write_en_and0001_f5:O)                | NONE(partner2/write_en)         | 1     |
-------------------------------------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.407ns (Maximum Frequency: 293.513MHz)
   Minimum input arrival time before clock: 3.213ns
   Maximum output required time after clock: 6.971ns
   Maximum combinational path delay: 6.002ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.533ns (frequency: 652.128MHz)
  Total number of paths / destination ports: 276 / 24
-------------------------------------------------------------------------
Delay:               4.792ns (Levels of Logic = 22)
  Source:            divider_1 (FF)
  Destination:       divider_21 (FF)
  Source Clock:      clk rising 0.3X
  Destination Clock: clk rising 0.3X

  Data Path: divider_1 to divider_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.590  divider_1 (divider_1)
     LUT1:I0->O            1   0.648   0.000  Mcount_divider_cy<1>_rt (Mcount_divider_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  Mcount_divider_cy<1> (Mcount_divider_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<2> (Mcount_divider_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<3> (Mcount_divider_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<4> (Mcount_divider_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<5> (Mcount_divider_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<6> (Mcount_divider_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<7> (Mcount_divider_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<8> (Mcount_divider_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<9> (Mcount_divider_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<10> (Mcount_divider_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<11> (Mcount_divider_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<12> (Mcount_divider_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<13> (Mcount_divider_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<14> (Mcount_divider_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<15> (Mcount_divider_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<16> (Mcount_divider_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<17> (Mcount_divider_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<18> (Mcount_divider_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_divider_cy<19> (Mcount_divider_cy<19>)
     MUXCY:CI->O           0   0.065   0.000  Mcount_divider_cy<20> (Mcount_divider_cy<20>)
     XORCY:CI->O           1   0.844   0.000  Mcount_divider_xor<21> (Result<21>)
     FD:D                      0.252          divider_21
    ----------------------------------------
    Total                      4.792ns (4.202ns logic, 0.590ns route)
                                       (87.7% logic, 12.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SlowClk'
  Clock period: 3.407ns (frequency: 293.513MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               3.407ns (Levels of Logic = 2)
  Source:            partner2/write_en (FF)
  Destination:       partner2/read_en (FF)
  Source Clock:      SlowClk rising
  Destination Clock: SlowClk rising

  Data Path: partner2/write_en to partner2/read_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           15   0.591   1.160  partner2/write_en (partner2/write_en)
     LUT3:I0->O            1   0.648   0.000  partner2/read_en_not0001_F (N50)
     MUXF5:I0->O           1   0.276   0.420  partner2/read_en_not0001 (partner2/read_en_not0001)
     FDCPE:CE                  0.312          partner2/read_en
    ----------------------------------------
    Total                      3.407ns (1.827ns logic, 1.580ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SlowClk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.213ns (Levels of Logic = 3)
  Source:            datalink2 (PAD)
  Destination:       partner2/read_en (FF)
  Destination Clock: SlowClk rising

  Data Path: datalink2 to partner2/read_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   0.849   0.713  datalink2_IOBUF (led_5_OBUF)
     LUT3:I1->O            1   0.643   0.000  partner2/read_en_not0001_F (N50)
     MUXF5:I0->O           1   0.276   0.420  partner2/read_en_not0001 (partner2/read_en_not0001)
     FDCPE:CE                  0.312          partner2/read_en
    ----------------------------------------
    Total                      3.213ns (2.080ns logic, 1.133ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SlowClk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.971ns (Levels of Logic = 2)
  Source:            partner1/write_en (FF)
  Destination:       datalink1 (PAD)
  Source Clock:      SlowClk rising

  Data Path: partner1/write_en to datalink1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           15   0.591   1.017  partner1/write_en (partner1/write_en)
     INV:I->O              1   0.648   0.420  partner1/write_en_inv1_INV_0 (partner1/write_en_inv)
     IOBUF:T->IO               4.295          datalink1_IOBUF (datalink1)
    ----------------------------------------
    Total                      6.971ns (5.534ns logic, 1.437ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'partner1/write_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            partner1/my_state_out_1 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      partner1/write_en rising

  Data Path: partner1/my_state_out_1 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             1   0.591   0.420  partner1/my_state_out_1 (partner1/my_state_out_1)
     OBUF:I->O                 4.520          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'partner2/read_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            partner2/partner_state_out (FF)
  Destination:       led<6> (PAD)
  Source Clock:      partner2/read_en falling

  Data Path: partner2/partner_state_out to led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP_1:C->Q           1   0.591   0.420  partner2/partner_state_out (partner2/partner_state_out)
     OBUF:I->O                 4.520          led_6_OBUF (led<6>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.145ns (Levels of Logic = 1)
  Source:            SlowClk (FF)
  Destination:       led<4> (PAD)
  Source Clock:      clk rising 0.3X

  Data Path: SlowClk to led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.591   1.034  SlowClk (SlowClk)
     OBUF:I->O                 4.520          led_4_OBUF (led<4>)
    ----------------------------------------
    Total                      6.145ns (5.111ns logic, 1.034ns route)
                                       (83.2% logic, 16.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'partner1/read_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            partner1/partner_state_out (FF)
  Destination:       led<1> (PAD)
  Source Clock:      partner1/read_en falling

  Data Path: partner1/partner_state_out to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP_1:C->Q           1   0.591   0.420  partner1/partner_state_out (partner1/partner_state_out)
     OBUF:I->O                 4.520          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'partner2/write_en'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            partner2/my_state_out_1 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      partner2/write_en rising

  Data Path: partner2/my_state_out_1 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             1   0.591   0.420  partner2/my_state_out_1 (partner2/my_state_out_1)
     OBUF:I->O                 4.520          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.002ns (Levels of Logic = 2)
  Source:            datalink2 (PAD)
  Destination:       led<5> (PAD)

  Data Path: datalink2 to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   0.849   0.633  datalink2_IOBUF (led_5_OBUF)
     OBUF:I->O                 4.520          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      6.002ns (5.369ns logic, 0.633ns route)
                                       (89.5% logic, 10.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.06 secs
 
--> 

Total memory usage is 4551956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

