$date
	Wed Jun 11 14:01:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_level $end
$var reg 1 ! D $end
$upscope $end
$scope module top_level $end
$var reg 1 " clk $end
$upscope $end
$scope module top_level $end
$var wire 1 # Q $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x#
0"
0!
$end
#1
0#
1"
#2
0"
1!
#3
1#
1"
#4
0"
#5
1"
#6
0"
0!
#7
0#
1"
#8
0"
1!
#9
1#
1"
#10
0"
0!
#11
0#
1"
#12
0"
#13
1"
#14
0"
1!
#15
1#
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
