set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {ram_8b.vho ram_8b_vhd.sdo}}
	{{"Fast Model"} {ram_8b_fast.vho ram_8b_vhd_fast.sdo}}
}
