Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2017/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 1fd9c95bcd004963adcd707c44c582e2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RAM_tb_behav xil_defaultlib.RAM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RAM_tb_behav
