// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/clock/mt6789-clk.h>
#include <dt-bindings/reset/ti-syscon.h>
#include <dt-bindings/gce/mt6789-gce.h>
#include <dt-bindings/iio/mt635x-auxadc.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/pinctrl/mt6789-pinfunc.h>
#include <dt-bindings/power/mt6789-power.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_adc.h>
#include <dt-bindings/mfd/mt6375.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/memory/mt6789-larb-port.h>
#include <dt-bindings/reset/ti-syscon.h>
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/thermal/thermal.h>

/ {
	model = "MT6789";
	compatible = "mediatek,MT6789";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		ovl0  = &disp_ovl0;
		ovl3  = &disp_ovl0_2l;
		rdma0 = &disp_rdma0;
		wdma0 = &disp_wdma0;
		dsi0  = &dsi0;
		color0 = &disp_color0;
		ccorr0 = &disp_ccorr0;
		aal0 = &disp_aal0;
		gamma0 = &disp_gamma0;
		dither0 = &disp_dither0;
		postmask0 = &disp_postmask0;
		dsc0 = &disp_dsc_wrap0;
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 root=/dev/ram \
			    loglevel=8 \
			    8250.nr_uarts=4 \
			    androidboot.hardware=mt6789 \
			    initcall_debug=1 transparent_hugepage=never \
			    vmalloc=400M swiotlb=noforce cma=64M \
			    firmware_class.path=/vendor/firmware pelt=8\
			    loop.max_part=7";
		atag,videolfb-fb_base_l = <0x7e605000>;
		atag,videolfb-fb_base_h = <0x0>;
		atag,videolfb-islcmfound = <1>;
		atag,videolfb-islcm_inited = <0>;
		atag,videolfb-fps= <6000>;
		atag,videolfb-vramSize= <0x1be0000>;
		atag,videolfb-lcmname=
			"nt36672e_fhdp_dsi_vdo_60hz_jdi_dphy_drv";
		kaslr-seed = <0 0>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			capacity-dmips-mhz = <383>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			capacity-dmips-mhz = <383>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			capacity-dmips-mhz = <383>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			capacity-dmips-mhz = <383>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu4: cpu@004 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0400>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			capacity-dmips-mhz = <383>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu5: cpu@005 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0500>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			capacity-dmips-mhz = <383>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu6: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x0600>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			capacity-dmips-mhz = <1024>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu7: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x0700>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			capacity-dmips-mhz = <1024>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff
						&system_mem &system_pll &system_bus
						&s2idle>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
				core4 {
					cpu = <&cpu4>;
				};
				core5 {
					cpu = <&cpu5>;
				};
			};
			cluster1 {
				core0 {
					cpu = <&cpu6>;
				};
				core1 {
					cpu = <&cpu7>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";
			cpuoff_l: cpuoff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010001>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <100>;
				min-residency-us = <1600>;
			};
			cpuoff_b: cpuoff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010002>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <100>;
				min-residency-us = <1400>;
			};
			clusteroff_l: clusteroff_l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010101>;
				local-timer-stop;
				entry-latency-us = <100>;
				exit-latency-us = <250>;
				min-residency-us = <2100>;
			};
			clusteroff_b: clusteroff_b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010102>;
				local-timer-stop;
				entry-latency-us = <100>;
				exit-latency-us = <250>;
				min-residency-us = <1900>;
			};
			mcusysoff: mcusysoff {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010701>;
				local-timer-stop;
				entry-latency-us = <450>;
				exit-latency-us = <600>;
				min-residency-us = <4000>;
			};
			system_mem: system_mem {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f01>;
				local-timer-stop;
				entry-latency-us = <700>;
				exit-latency-us = <850>;
				min-residency-us = <4000>;
			};
			system_pll: system_pll {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f02>;
				local-timer-stop;
				entry-latency-us = <800>;
				exit-latency-us = <950>;
				min-residency-us = <4000>;
			};
			system_bus: system_bus {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010f03>;
				local-timer-stop;
				entry-latency-us = <1300>;
				exit-latency-us = <2800>;
				min-residency-us = <4000>;
			};
			s2idle: s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01011f01>;
				local-timer-stop;
				entry-latency-us = <10000>;
				exit-latency-us = <10000>;
				min-residency-us = <4294967295>;
			};
		};
	};

	swpm: swpm {
		compatible = "mediatek,mtk-swpm";
		pmu_boundary_num = <6>;
		pmu_dsu_support = <0>;
		pmu_dsu_type = <9>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	lastbus: lastbus {
		compatible = "mediatek,lastbus";
		enabled = <1>;
		sw_version = <1>;
		timeout_ms = <200>;
		timeout_type = <0>;
		monitors {
			monitor1 {
				monitor_name = "debug_ctrl_ao_PERI_AO";
				base = <0x1002b000>;
				num_ports = <34>;
				bus_freq_mhz = <78>;
			};
			monitor2 {
				monitor_name = "debug_ctrl_ao_FMEM_AO";
				base = <0x10042000>;
				num_ports = <14>;
				bus_freq_mhz = <78>;
			};
			monitor3 {
				monitor_name = "debug_ctrl_ao_PERI_AO2";
				base = <0x1002e000>;
				num_ports = <19>;
				bus_freq_mhz = <78>;
			};
			monitor4 {
				monitor_name = "debug_ctrl_ao_PERI_PAR_AO";
				base = <0x10040000>;
				num_ports = <6>;
				bus_freq_mhz = <78>;
			};
			monitor5 {
				monitor_name = "debug_ctrl_ao_INFRA_AO";
				base = <0x10023000>;
				num_ports = <22>;
				bus_freq_mhz = <78>;
			};
		};
	};

	firmware: firmware {
		scmi: scmi {
			compatible = "arm,scmi";
			mboxes = <&tinysys_mbox 0>, <&tinysys_mbox 1>;
			shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
			mbox-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;

			scmi_tinysys: protocol@80 {
				reg = <0x80>;
				scmi_qos = <1>;
				scmi_pmic = <2>;
				scmi_met = <3>;
				scmi_gpupm = <4>;
				scmi_plt = <5>;
				scmi_smi = <6>;
				scmi_cm = <7>;
				scmi_apmcupm = <8>;
			};
		};

		android: android {
			compatible = "android,firmware";
			hardware = "mt6789";
		};
	};

	sspm: sspm@10400000 {

		compatible = "mediatek,sspm";
		reg = <0 0x10400000 0 0x30000>,
			<0 0x10440000 0 0x10000>,
			<0 0x10480000 0 0x80>;

		reg-names = "sspm_base",
				"cfgreg",
				"mbox_share";

		interrupts = <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc";
		sspm_res_ram_start = <0x0>;
		sspm_res_ram_size = <0x110000>; /* 1M + 64K */
	};

	ssram1@10450000  {
		compatible = "mmio-sram_1";
		reg = <0x0 0x10450000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x10450000 0x80>;

		scmi_tx_shmem: tiny_mbox@0 {
			compatible = "arm,scmi-tx-shmem";
			reg = <0x0 0x80>;
		};
	};

	ssram2@10460000 {
		compatible = "mmio-sram_2";
		reg = <0x0 0x10460000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x10460000 0x80>;

		scmi_rx_shmem: tiny_mbox@1 {
			compatible = "arm,scmi-rx-shmem";
			reg = <0x0 0x80>;
		};
	};

	tinysys_mbox: tinysys_mbox@10451000 {
		compatible = "mediatek,tinysys_mbox";
		reg = <0 0x10451000 0 0x1000>,
			  <0 0x10461000 0 0x1000>;

		shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
		interrupts = <GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <1>;
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x40000000>;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		ssmr_cma_mem: ssmr-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x1000000>;
		};
	};

	memory_ssmr_features: memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0 0x18000000>;
		svp-page-based-size = <0 0>;
		tui-size = <0 0x4000000>;
		wfd-region-based-size = <0 0x4000000>;
		wfd-page-based-size = <0 0>;
		prot-region-based-size = <0 0x8000000>;
		prot-page-based-size = <0 0>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <&ssmr_cma_mem>;
	};

	mrdump_ext_rst: mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		status = "okay";
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	tboard_thermistor1: thermal-ntc1 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&auxadc 0>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table = <
			(-40000) 1760
			(-39000) 1757
			(-38000) 1754
			(-37000) 1751
			(-36000) 1747
			(-35000) 1744
			(-34000) 1740
			(-33000) 1736
			(-32000) 1731
			(-31000) 1727
			(-30000) 1722
			(-29000) 1716
			(-28000) 1711
			(-27000) 1705
			(-26000) 1699
			(-25000) 1693
			(-24000) 1686
			(-23000) 1679
			(-22000) 1672
			(-21000) 1664
			(-20000) 1656
			(-19000) 1648
			(-18000) 1639
			(-17000) 1630
			(-16000) 1620
			(-15000) 1610
			(-14000) 1599
			(-13000) 1588
			(-12000) 1577
			(-11000) 1565
			(-10000) 1553
			(-9000) 1540
			(-8000) 1527
			(-7000) 1514
			(-6000) 1500
			(-5000) 1485
			(-4000) 1470
			(-3000) 1455
			(-2000) 1439
			(-1000) 1423
			0 1406
			1000 1389
			2000 1372
			3000 1354
			4000 1335
			5000 1317
			6000 1298
			7000 1279
			8000 1259
			9000 1239
			10000 1219
			11000 1198
			12000 1178
			13000 1157
			14000 1136
			15000 1115
			16000 1093
			17000 1072
			18000 1050
			19000 1029
			20000 1007
			21000 986
			22000 964
			23000 943
			24000 921
			25000 900
			26000 879
			27000 858
			28000 837
			29000 816
			30000 796
			31000 775
			32000 755
			33000 736
			34000 716
			35000 697
			36000 678
			37000 659
			38000 641
			39000 623
			40000 605
			41000 588
			42000 571
			43000 555
			44000 538
			45000 523
			46000 507
			47000 492
			48000 477
			49000 463
			50000 449
			51000 435
			52000 422
			53000 409
			54000 396
			55000 384
			56000 372
			57000 360
			58000 349
			59000 338
			60000 327
			61000 317
			62000 307
			63000 297
			64000 288
			65000 279
			66000 270
			67000 261
			68000 253
			69000 245
			70000 237
			71000 230
			72000 222
			73000 215
			74000 209
			75000 202
			76000 196
			77000 189
			78000 183
			79000 178
			80000 172
			81000 167
			82000 161
			83000 156
			84000 151
			85000 147
			86000 142
			87000 138
			88000 133
			89000 129
			90000 125
			91000 121
			92000 118
			93000 114
			94000 111
			95000 107
			96000 104
			97000 101
			98000 98
			99000 95
			100000 92
			101000 89
			102000 87
			103000 84
			104000 81
			105000 79
			106000 77
			107000 74
			108000 72
			109000 70
			110000 68
			111000 66
			112000 64
			113000 62
			114000 61
			115000 59
			116000 57
			117000 56
			118000 54
			119000 52
			120000 51
			121000 50
			122000 48
			123000 47
			124000 46
			125000 44>;
	};

	tboard_thermistor2: thermal-ntc2 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&auxadc 1>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table = <
			(-40000) 1760
			(-39000) 1757
			(-38000) 1754
			(-37000) 1751
			(-36000) 1747
			(-35000) 1744
			(-34000) 1740
			(-33000) 1736
			(-32000) 1731
			(-31000) 1727
			(-30000) 1722
			(-29000) 1716
			(-28000) 1711
			(-27000) 1705
			(-26000) 1699
			(-25000) 1693
			(-24000) 1686
			(-23000) 1679
			(-22000) 1672
			(-21000) 1664
			(-20000) 1656
			(-19000) 1648
			(-18000) 1639
			(-17000) 1630
			(-16000) 1620
			(-15000) 1610
			(-14000) 1599
			(-13000) 1588
			(-12000) 1577
			(-11000) 1565
			(-10000) 1553
			(-9000) 1540
			(-8000) 1527
			(-7000) 1514
			(-6000) 1500
			(-5000) 1485
			(-4000) 1470
			(-3000) 1455
			(-2000) 1439
			(-1000) 1423
			0 1406
			1000 1389
			2000 1372
			3000 1354
			4000 1335
			5000 1317
			6000 1298
			7000 1279
			8000 1259
			9000 1239
			10000 1219
			11000 1198
			12000 1178
			13000 1157
			14000 1136
			15000 1115
			16000 1093
			17000 1072
			18000 1050
			19000 1029
			20000 1007
			21000 986
			22000 964
			23000 943
			24000 921
			25000 900
			26000 879
			27000 858
			28000 837
			29000 816
			30000 796
			31000 775
			32000 755
			33000 736
			34000 716
			35000 697
			36000 678
			37000 659
			38000 641
			39000 623
			40000 605
			41000 588
			42000 571
			43000 555
			44000 538
			45000 523
			46000 507
			47000 492
			48000 477
			49000 463
			50000 449
			51000 435
			52000 422
			53000 409
			54000 396
			55000 384
			56000 372
			57000 360
			58000 349
			59000 338
			60000 327
			61000 317
			62000 307
			63000 297
			64000 288
			65000 279
			66000 270
			67000 261
			68000 253
			69000 245
			70000 237
			71000 230
			72000 222
			73000 215
			74000 209
			75000 202
			76000 196
			77000 189
			78000 183
			79000 178
			80000 172
			81000 167
			82000 161
			83000 156
			84000 151
			85000 147
			86000 142
			87000 138
			88000 133
			89000 129
			90000 125
			91000 121
			92000 118
			93000 114
			94000 111
			95000 107
			96000 104
			97000 101
			98000 98
			99000 95
			100000 92
			101000 89
			102000 87
			103000 84
			104000 81
			105000 79
			106000 77
			107000 74
			108000 72
			109000 70
			110000 68
			111000 66
			112000 64
			113000 62
			114000 61
			115000 59
			116000 57
			117000 56
			118000 54
			119000 52
			120000 51
			121000 50
			122000 48
			123000 47
			124000 46
			125000 44>;
	};

	mt6366_temp: mt6366_temp {
		compatible = "mediatek,mt6366-pmic-temp";
		io-channels =
			<&pmic_auxadc AUXADC_CHIP_TEMP>,
			<&pmic_auxadc AUXADC_VCORE_TEMP>,
			<&pmic_auxadc AUXADC_VPROC_TEMP>,
			<&pmic_auxadc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6366_ts1",
			"pmic6366_ts2",
			"pmic6366_ts3",
			"pmic6366_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6366_thermal_efuse>;
		nvmem-cell-names = "mt6366_e_data";
	};

	md_cooler: md-cooler {
		compatible = "mediatek,mt6295-md-cooler";
		pa1: pa1 {
			mutt_pa1: mutt-pa1 {
				#cooling-cells = <2>;
			};
		};
	};

	charger_cooler: charger-cooler {
		compatible = "mediatek,mt6375-charger-cooler";
		#cooling-cells = <2>;
	};

	backlight_cooler: backlight-cooler {
		compatible = "mediatek,backlight-cooler";
		backlight-names = "lcd-backlight";
		#cooling-cells = <2>;
	};

	therm_intf: therm_intf@00114000 {
		compatible = "mediatek,therm_intf";
		reg = <0 0x00114000 0 0x400>;
		reg-names = "therm_sram";
	};

	thermal_zones: thermal-zones {
		soc_max {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 0>;

			trips {
				soc_max_crit: soc_max_crit@0 {
					temperature = <113500>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		cpu_little1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 1>;
		};
		cpu_little2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 2>;
		};
		cpu_little3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 3>;
		};
		cpu_little4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 4>;
		};
		cpu_big1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 5>;
		};
		cpu_big2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 6>;
		};
		cpu_big3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 7>;
		};
		cpu_big4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 8>;
		};
		gpu2 {
			polling-delay = <500>; /* milliseconds */
			polling-delay-passive = <12>; /* milliseconds */
			thermal-sensors = <&lvts 9>;
			trips {
				gpu_throttle: trip-point@0 {
					temperature = <85000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
			cooling-maps {
				map0 {
					trip = <&gpu_throttle>;
					cooling-device = <&mali THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
					contribution = <1024>;
				};
			};
		};
		gpu1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 10>;
		};
		soc1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 11>;
		};
		soc2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 12>;
		};
		md {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 13>;
		};
		ap_ntc: ap_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor1>;
		};
		ltepa_ntc: ltepa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor2>;
		};
		pmic6366_pmu {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6366_temp 0>;
		};
		pmic6366_bk1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6366_temp 1>;
		};
		pmic6366_bk2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6366_temp 2>;
		};
		pmic6366_bk3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6366_temp 3>;
		};
		consys {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&consys>;
		};
	};

	qos:qos@0011bb00 {
		compatible = "mediatek,mt6893-qos";
		mediatek,qos_enable = <1>;
		reg = <0 0x0011bb00 0 0x100>;
	};

	cm_mgr: cm_mgr@0c530000 {
		compatible = "mediatek,mt6789-cm_mgr";
		reg = <0 0x0c530000 0 0x9000>;
		reg-names = "cm_mgr_base";
		interconnects = <&dvfsrc MT6873_MASTER_MCUSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "cm-perf-bw";
		required-opps = <&dvfsrc_freq_opp0>,
				<&dvfsrc_freq_opp1>,
				<&dvfsrc_freq_opp2>,
				<&dvfsrc_freq_opp3>,
				<&dvfsrc_freq_opp4>,
				<&dvfsrc_freq_opp5>,
				<&dvfsrc_freq_opp6>;
		cm_mgr,cp_down  = <140 140 50 100 100 100>;
		cm_mgr,cp_up = <160 160 50 100 100 100>;
		cm_mgr,dt_down = <3 3 0 0 0 0>;
		cm_mgr,dt_up = <0 0 0 0 0 0>;
		cm_mgr,vp_down = <100 100 100 100 100 100>;
		cm_mgr,vp_up = <100 100 100 100 100 100>;

		use_bcpu_weight = "enable";
		cpu_power_bcpu_weight_max = <200>;
		cpu_power_bcpu_weight_min = <100>;


		/* use_cpu_to_dram_map = "enable"; */
		/* cm_mgr_cpu_opp_to_dram = <0 0 0 0 1 1 1 1 */
					/* 1 2 2 2 2 2 2 2>; */

		/* use_cpu_to_dram_map_new = "enable"; */
	};

	fpsgo: fpsgo {
		compatible = "mediatek,fpsgo";
		interconnects = <&dvfsrc MT6873_MASTER_MCUSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "fpsgo-perf-bw";
		required-opps = <&dvfsrc_freq_opp0>;

		gcc_enable = <1>;
		fbt_cpu_mask = <255 192 63 255>;
		sbe_resceue_enable = <1>;
	};

	mcupm: mcupm@0c540000 {
		compatible = "mediatek,mcupm";
		reg = <0 0x0c540000 0 0x22000>,
		      <0 0x0c55fb00 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c560074 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c560078 0 0x4>,
		      <0 0x0c55fba0 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c560074 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c560078 0 0x4>,
		      <0 0x0c55fc40 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c560074 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c560078 0 0x4>,
		      <0 0x0c55fce0 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c560074 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c560078 0 0x4>,
		      <0 0x0c55fd80 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c560074 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c560078 0 0x4>,
		      <0 0x0c55fe20 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c560074 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c560078 0 0x4>,
		      <0 0x0c55fec0 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c560074 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c560078 0 0x4>,
		      <0 0x0c55ff60 0 0xa0>,
		      <0 0x0c562004 0 0x4>,
		      <0 0x0c560074 0 0x4>,
		      <0 0x0c562000 0 0x4>,
		      <0 0x0c560078 0 0x4>;
		reg-names = "mcupm_base",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_send",
			    "mbox0_recv",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_send",
			    "mbox1_recv",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_send",
			    "mbox2_recv",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_send",
			    "mbox3_recv",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_send",
			    "mbox4_recv",
			    "mbox5_base",
			    "mbox5_set",
			    "mbox5_clr",
			    "mbox5_send",
			    "mbox5_recv",
			    "mbox6_base",
			    "mbox6_set",
			    "mbox6_clr",
			    "mbox6_send",
			    "mbox6_recv",
			    "mbox7_base",
			    "mbox7_set",
			    "mbox7_clr",
			    "mbox7_send",
			    "mbox7_recv";
		interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7";
	};

	/* Microtrust SW IRQ number 117(149 - 32) ~ 118(150 - 32) */
	utos: utos {
		compatible = "microtrust,utos";
		interrupts = <GIC_SPI 118 IRQ_TYPE_EDGE_RISING 0>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	hwrng: hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = /bits/ 16 <0x26a>;
		quality = /bits/ 16 <900>;
	};

	atf_logger: atf_logger {
		compatible = "mediatek,tfa_debug";
	};

	cache-parity {
		compatible = "mediatek,mt6873-cache-parity";
		ecc-irq-support = <1>;
		arm_dsu_ecc_hwirq = <32>;
		interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	dcm: dcm@10001000 {
		compatible = "mediatek,mt6789-dcm";
		reg = <0 0x10001000 0 0x1000>,
			<0 0x10022000 0 0x1000>,
			<0 0xc530000 0 0x5000>,
			<0 0xc538000 0 0x5000>,
			<0 0xc53a800 0 0x1000>;
		reg-names = "infracfg_ao",
			"infra_ao_bcrm",
			"mcusys_par_wrap",
			"mp_cpusys_top",
			"cpccfg_reg";
	};

	clk_ao: clk_ao {
		compatible = "simple-bus";
	};

	clkitg: clkitg {
		compatible = "simple-bus";
	};

	disable_unused: disable_unused {
		compatible = "simple-bus";
	};

	clkchk {
		compatible = "mediatek,mt6789-clkchk";
	};

	pdchk {
		compatible = "mediatek,mt6789-pdchk";
	};

	clocks {
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};
		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};
		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <260000000>;
		};
	};

	cpuhvfs: cpuhvfs@00114400 {
		compatible = "mediatek,cpufreq-hybrid";
		reg = <0 0x00114400 0 0xc00>,
			<0 0x0011bc00 0 0x1400>,
			<0 0x00112800 0 0x1800>,
			<0 0x00114f40 0 0xc0>;
		reg-names = "USRAM", "CSRAM", "ESRAM";
		cslog-range = <0x03d0>, <0x0fa0>;
		tbl-off = <4>, <76>, <148>;

		/* pll mcucfg */
		mcucfg-ver = <0>;
		apmixedsys = <&cpu_pll>;
		clk-div-base = <&cpu_mcucfg>;
		pll-con = <0x20c>, <0x21c>, <0x25c>;
		clk-div = <0xa2a0>, <0xa2a4>, <0xa2e0>;

		/* regulator */
		proc1-supply = <&mt6358_vproc11_reg>; //L
		proc2-supply = <&mt6358_vproc12_reg>; //B
		proc3-supply = <&mt6358_vproc11_reg>; //DSU

		/* leakage info */
		nvmem-cells = <&lkginfo>;
		nvmem-cell-names = "lkginfo";
	};

	topckgen_clk: syscon@10000000 {
		compatible = "mediatek,mt6789-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		#clock-cells = <1>;
	};

	infracfg_ao_clk: syscon@10001000 {
		compatible = "mediatek,mt6789-infracfg_ao", "syscon", "simple-mfd";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;

		infracfg_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				0x120 0 0x124 0 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* lvts_ap */

				/* ufs reset */
				0x130 15 0x134 15 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 1: ufshci */
				0x140  7 0x144  7 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 2: unipro */
				0x150 21 0x154 21 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE) /* 3: ufs-crypto */
				>;
		};
	};

	touch: touch {
		compatible = "mediatek,touch";
	};

	scpsys: power-controller@10006000 {
		compatible = "mediatek,mt6789-scpsys", "syscon";
		reg = <0 0x10006000 0 0x1000>;
		#power-domain-cells = <1>;
		clocks = <&topckgen_clk CLK_TOP_MFG_REF_SEL>,
			<&topckgen_clk CLK_TOP_IMG1_SEL>,
			<&topckgen_clk CLK_TOP_IPE_SEL>,
			<&topckgen_clk CLK_TOP_VDEC_SEL>,
			<&topckgen_clk CLK_TOP_VENC_SEL>,
			<&topckgen_clk CLK_TOP_MDP_SEL>,
			<&topckgen_clk CLK_TOP_DISP_SEL>,
			<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
			<&topckgen_clk CLK_TOP_CAM_SEL>,
			<&imgsys1_clk CLK_IMGSYS1_GALS>,
			<&imgsys1_clk CLK_IMGSYS1_LARB9>,
			<&ipesys_clk CLK_IPE_SMI_SUBCOM>,
			<&ipesys_clk CLK_IPE_GALS>,
			<&ipesys_clk CLK_IPE_LARB19>,
			<&ipesys_clk CLK_IPE_LARB20>,
			<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>,
			<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN>,
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC>,
			<&mdpsys_config_clk CLK_MDP_SMI0>,
			<&dispsys_config_clk CLK_MM_SMI_INFRA>,
			<&dispsys_config_clk CLK_MM_SMI_COMMON>,
			<&dispsys_config_clk CLK_MM_SMI_GALS>,
			<&dispsys_config_clk CLK_MM_SMI_IOMMU>,
			<&infracfg_ao_clk CLK_IFRAO_AUDIO_26M_BCLK>,
			<&infracfg_ao_clk CLK_IFRAO_AUDIO>,
			<&camsys_main_clk CLK_CAM_M_LARB13>,
			<&camsys_main_clk CLK_CAM_M_LARB14>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX>;
		clock-names = "mfg", "isp", "ipe",
			"vdec", "venc", "mdp", "disp",
			"audio", "cam", "isp-0", "isp-1",
			"ipe-0", "ipe-1", "ipe-2", "ipe-3",
			"vdec-0", "vdec-1", "venc-0", "disp_lp-0",
			"disp-0", "disp-1", "disp-2", "disp-3",
			"audio-0", "audio-1", "cam-0", "cam-1",
			"cam_rawa-0", "cam_rawb-0";
		infracfg = <&infracfg_ao_clk>;
	};

	apmixedsys_clk: syscon@1000C000 {
		compatible = "mediatek,mt6789-apmixedsys", "syscon";
		reg = <0 0x1000C000 0 0x1000>;
		#clock-cells = <1>;
	};

	fhctl: fhctl@1000ce00 {
	   compatible = "mediatek,mt6853-fhctl";
	   reg = <0 0x1000ce00 0 0x200>,
		   <0 0x1000c000 0 0xe00>;
	   map0 {
		   domain = "top";
		   method = "fhctl-mcupm";
		   armpll_ll {
			   fh-id = <0>;
			   pll-id = <999>;
			   perms = <0x1C>;
		   };
		   armpll_bl0 {
			   fh-id = <1>;
			   pll-id = <999>;
			   perms = <0x1C>;
		   };
		   armpll_bl1 {
			   fh-id = <2>;
			   pll-id = <999>;
			   perms = <0x1C>;
		   };
		   armpll_bl2 {
			   fh-id = <3>;
			   pll-id = <999>;
			   perms = <0x1C>;
		   };
		   npupll {
			   fh-id = <4>;
			   pll-id = <CLK_APMIXED_NPUPLL>;
		   };
		   ccipll {
			   fh-id = <5>;
			   pll-id = <999>;
			   perms = <0x1C>;
		   };
		   mfgpll {
			   fh-id = <6>;
			   pll-id = <CLK_APMIXED_MFGPLL>;
		   };
		   mpll {
			   fh-id = <8>;
			   pll-id = <999>;
			   perms = <0x1C>;
		   };
		   mmpll {
			   fh-id = <9>;
			   pll-id = <CLK_APMIXED_MMPLL>;
		   };
		   mainpll {
			   fh-id = <10>;
			   pll-id = <CLK_APMIXED_MAINPLL>;
		   };
		   msdcpll {
			   fh-id = <11>;
			   pll-id = <CLK_APMIXED_MSDCPLL>;
		   };
		   tvdpll {
			   fh-id = <14>;
			   pll-id = <CLK_APMIXED_TVDPLL>;
		   };
	   };
	};

	cam_qos_legacy {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam_qos_legacy";
			operating-points-v2 = <&opp_table_cam>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;

			l13_cam_mrawi = <M4U_PORT_L13_CAM_MRAWI>;
			l13_cam_mrawo0 = <M4U_PORT_L13_CAM_MRAWO0>;
			l13_cam_mrawo1 = <M4U_PORT_L13_CAM_MRAWO1>;
			l13_cam_camsv4 = <M4U_PORT_L13_CAM_CAMSV4>;
			l13_cam_camsv5 = <M4U_PORT_L13_CAM_CAMSV5>;
			l13_cam_camsv6 = <M4U_PORT_L13_CAM_CAMSV6>;

			l16_cam_imgo_r1_a  = <M4U_PORT_L16_CAM_IMGO_R1_A>;
			l16_cam_rrzo_r1_a  = <M4U_PORT_L16_CAM_RRZO_R1_A>;
			l16_cam_cqi_r1_a   = <M4U_PORT_L16_CAM_CQI_R1_A>;
			l16_cam_bpci_r1_a  = <M4U_PORT_L16_CAM_BPCI_R1_A>;
			l16_cam_yuvo_r1_a  = <M4U_PORT_L16_CAM_YUVO_R1_A>;
			l16_cam_ufdi_r2_a  = <M4U_PORT_L16_CAM_UFDI_R2_A>;
			l16_cam_rawi_r2_a  = <M4U_PORT_L16_CAM_RAWI_R2_A>;
			l16_cam_rawi_r3_a  = <M4U_PORT_L16_CAM_RAWI_R3_A>;
			l16_cam_aao_r1_a   = <M4U_PORT_L16_CAM_AAO_R1_A>;
			l16_cam_afo_r1_a   = <M4U_PORT_L16_CAM_AFO_R1_A>;
			l16_cam_flko_r1_a  = <M4U_PORT_L16_CAM_FLKO_R1_A>;
			l16_cam_lceso_r1_a = <M4U_PORT_L16_CAM_LCESO_R1_A>;
			l16_cam_crzo_r1_a  = <M4U_PORT_L16_CAM_CRZO_R1_A>;
			l16_cam_ltmso_r1_a = <M4U_PORT_L16_CAM_LTMSO_R1_A>;
			l16_cam_rsso_r1_a  = <M4U_PORT_L16_CAM_RSSO_R1_A>;
			l16_cam_aaho_r1_a  = <M4U_PORT_L16_CAM_AAHO_R1_A>;
			l16_cam_lsci_r1_a  = <M4U_PORT_L16_CAM_LSCI_R1_A>;

			l17_cam_imgo_r1_b  = <M4U_PORT_L17_CAM_IMGO_R1_B>;
			l17_cam_rrzo_r1_b  = <M4U_PORT_L17_CAM_RRZO_R1_B>;
			l17_cam_cqi_r1_b   = <M4U_PORT_L17_CAM_CQI_R1_B>;
			l17_cam_bpci_r1_b  = <M4U_PORT_L17_CAM_BPCI_R1_B>;
			l17_cam_yuvo_r1_b  = <M4U_PORT_L17_CAM_YUVO_R1_B>;
			l17_cam_ufdi_r2_b  = <M4U_PORT_L17_CAM_UFDI_R2_B>;
			l17_cam_rawi_r2_b  = <M4U_PORT_L17_CAM_RAWI_R2_B>;
			l17_cam_rawi_r3_b  = <M4U_PORT_L17_CAM_RAWI_R3_B>;
			l17_cam_aao_r1_b   = <M4U_PORT_L17_CAM_AAO_R1_B>;
			l17_cam_afo_r1_b   = <M4U_PORT_L17_CAM_AFO_R1_B>;
			l17_cam_flko_r1_b  = <M4U_PORT_L17_CAM_FLKO_R1_B>;
			l17_cam_lceso_r1_b = <M4U_PORT_L17_CAM_LCESO_R1_B>;
			l17_cam_crzo_r1_b  = <M4U_PORT_L17_CAM_CRZO_R1_B>;
			l17_cam_ltmso_r1_b = <M4U_PORT_L17_CAM_LTMSO_R1_B>;
			l17_cam_rsso_r1_b  = <M4U_PORT_L17_CAM_RSSO_R1_B>;
			l17_cam_aaho_r1_b  = <M4U_PORT_L17_CAM_AAHO_R1_B>;
			l17_cam_lsci_r1_b  = <M4U_PORT_L17_CAM_LSCI_R1_B>;
		};

		cam_mem {
			compatible = "mediatek,cam_mem";
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			mediatek,platform = "mt6789";
			iommus = /* imgsys_config, msf_b and wpe */
				<&disp_iommu M4U_PORT_L9_IMG_IMGI_D1>,
				<&disp_iommu M4U_PORT_L9_IMG_IMGBI_D1>,
				<&disp_iommu M4U_PORT_L9_IMG_DMGI_D1>,
				<&disp_iommu M4U_PORT_L9_IMG_DEPI_D1>,
				<&disp_iommu M4U_PORT_L9_IMG_ICE_D1>,
				<&disp_iommu M4U_PORT_L9_IMG_SMTI_D1>,
				<&disp_iommu M4U_PORT_L9_IMG_SMTO_D2>,
				<&disp_iommu M4U_PORT_L9_IMG_SMTO_D1>,
				<&disp_iommu M4U_PORT_L9_IMG_CRZO_D1>,
				<&disp_iommu M4U_PORT_L9_IMG_IMG3O_D1>,
				<&disp_iommu M4U_PORT_L9_IMG_VIPI_D1>,
				<&disp_iommu M4U_PORT_L9_IMG_SMTI_D5>,
				<&disp_iommu M4U_PORT_L9_IMG_TIMGO_D1>,
				<&disp_iommu M4U_PORT_L9_IMG_UFBC_W0>,
				<&disp_iommu M4U_PORT_L9_IMG_UFBC_R0>,
				<&disp_iommu M4U_PORT_L9_IMG_WPE_RDMA1>,
				<&disp_iommu M4U_PORT_L9_IMG_WPE_RDMA0>,
				<&disp_iommu M4U_PORT_L9_IMG_WPE_WDMA>,
				<&disp_iommu M4U_PORT_L9_IMG_MFB_RDMA0>,
				<&disp_iommu M4U_PORT_L9_IMG_MFB_RDMA1>,
				<&disp_iommu M4U_PORT_L9_IMG_MFB_RDMA2>,
				<&disp_iommu M4U_PORT_L9_IMG_MFB_RDMA3>,
				<&disp_iommu M4U_PORT_L9_IMG_MFB_RDMA4>,
				<&disp_iommu M4U_PORT_L9_IMG_MFB_RDMA5>,
				<&disp_iommu M4U_PORT_L9_IMG_MFB_WDMA0>,
				<&disp_iommu M4U_PORT_L9_IMG_MFB_WDMA1>,

				/* mraw */
				<&disp_iommu M4U_PORT_L13_CAM_MRAWI>,
				<&disp_iommu M4U_PORT_L13_CAM_MRAWO0>,
				<&disp_iommu M4U_PORT_L13_CAM_MRAWO1>,

				/* camsv */
				<&disp_iommu M4U_PORT_L13_CAM_CAMSV4>,
				<&disp_iommu M4U_PORT_L13_CAM_CAMSV5>,
				<&disp_iommu M4U_PORT_L13_CAM_CAMSV6>,

				/* isp p1 */
				<&disp_iommu M4U_PORT_L16_CAM_IMGO_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_RRZO_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_CQI_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_BPCI_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_YUVO_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_UFDI_R2_A>,
				<&disp_iommu M4U_PORT_L16_CAM_RAWI_R2_A>,
				<&disp_iommu M4U_PORT_L16_CAM_RAWI_R3_A>,
				<&disp_iommu M4U_PORT_L16_CAM_AAO_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_AFO_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_FLKO_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_LCESO_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_CRZO_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_LTMSO_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_RSSO_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_AAHO_R1_A>,
				<&disp_iommu M4U_PORT_L16_CAM_LSCI_R1_A>,

				<&disp_iommu M4U_PORT_L17_CAM_IMGO_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_RRZO_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_CQI_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_BPCI_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_YUVO_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_UFDI_R2_B>,
				<&disp_iommu M4U_PORT_L17_CAM_RAWI_R2_B>,
				<&disp_iommu M4U_PORT_L17_CAM_RAWI_R3_B>,
				<&disp_iommu M4U_PORT_L17_CAM_AAO_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_AFO_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_FLKO_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_LCESO_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_CRZO_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_LTMSO_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_RSSO_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_AAHO_R1_B>,
				<&disp_iommu M4U_PORT_L17_CAM_LSCI_R1_B>;
		};

		camisp_legacy: camisp_legacy@1a000000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camisp_legacy";
			reg = <0 0x1a000000 0 0x10000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM>;
			mediatek,larb = <&smi_larb13>;
			mediatek,platform = "mt6789";

			#clock-cells = <1>;
			/* Camera CCF */
			clocks = <&camsys_main_clk CLK_CAM_M_CAM>,
				 <&camsys_main_clk CLK_CAM_M_CAMTG>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV1>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV2>,
				 <&camsys_main_clk CLK_CAM_M_CAMSV3>,
				 <&camsys_main_clk CLK_CAM_M_LARB13>,
				 <&camsys_main_clk CLK_CAM_M_LARB14>,
				 <&camsys_main_clk CLK_CAM_M_SENINF>,
				 <&camsys_main_clk CLK_CAM_M_CAM2MM_GALS>,
				 <&camsys_rawa_clk CLK_CAM_RA_LARBX>,
				 <&camsys_rawa_clk CLK_CAM_RA_CAM>,
				 <&camsys_rawa_clk CLK_CAM_RA_CAMTG>,
				 <&camsys_rawb_clk CLK_CAM_RB_LARBX>,
				 <&camsys_rawb_clk CLK_CAM_RB_CAM>,
				 <&camsys_rawb_clk CLK_CAM_RB_CAMTG>,
				 <&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "CAMSYS_CAM_CGPDN",
				      "CAMSYS_CAMTG_CGPDN",
				      "CAMSYS_CAMSV1_CGPDN",
				      "CAMSYS_CAMSV2_CGPDN",
				      "CAMSYS_CAMSV3_CGPDN",
				      "CAMSYS_LARB13_CGPDN",
				      "CAMSYS_LARB14_CGPDN",
				      "CAMSYS_SENINF_CGPDN",
				      "CAMSYS_MAIN_CAM2MM_GALS_CGPDN",
				      "CAMSYS_RAWALARB16_CGPDN",
				      "CAMSYS_RAWACAM_CGPDN",
				      "CAMSYS_RAWATG_CGPDN",
				      "CAMSYS_RAWBLARB17_CGPDN",
				      "CAMSYS_RAWBCAM_CGPDN",
				      "CAMSYS_RAWBTG_CGPDN",
				      "TOPCKGEN_TOP_MUX_CAMTM";
		};

		cam1_legacy: cam1_legacy@1a030000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam1_legacy";
			reg = <0 0x1a030000 0 0x8000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM_RAWA>;
			mediatek,larb = <&smi_larb16>;
		};

		cam1_inner_legacy@1a038000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam1_inner_legacy";
			reg = <0 0x1a038000 0 0x8000>;
		};

		camsys_rawa_legacy: camsys_rawa_legacy@1a04f000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsys_rawa_legacy";
			reg = <0 0x1a04f000 0 0x1000>;
			#clock-cells = <1>;
		};

		cam2_legacy: cam2_legacy@1a050000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam2_legacy";
			reg = <0 0x1a050000 0 0x8000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM_RAWB>;
			mediatek,larb = <&smi_larb17>;
		};

		cam2_inner_legacy@1a058000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam2_inner_legacy";
			reg = <0 0x1a058000 0 0x8000>;
		};

		camsys_rawb_legacy: camsys_rawb_legacy@1a06f000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsys_rawb_legacy";
			reg = <0 0x1a06f000 0 0x1000>;
			#clock-cells = <1>;
		};

		/* Dummy */
		cam3_legacy: cam3_legacy@1a070000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam3_legacy";
			reg = <0 0x1a070000 0 0x8000>;
		};

		/* Dummy */
		cam3_inner_legacy@1a078000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,cam3_inner_legacy";
			reg = <0 0x1a078000 0 0x8000>;
		};

		/* Dummy */
		camsys_rawc_legacy: camsys_rawc_legacy@1a08f000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsys_rawc_legacy";
			reg = <0 0x1a08f000 0 0x1000>;
			#clock-cells = <1>;
		};

		camsv2_legacy: camsv2_legacy@1a092000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv2_legacy";
			reg = <0 0x1a092000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb13>;
		};

		camsv3_legacy: camsv3_legacy@1a093000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv3_legacy";
			reg = <0 0x1a093000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb13>;
		};

		camsv4_legacy: camsv4_legacy@1a094000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv4_legacy";
			reg = <0 0x1a094000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb13>;
		};

		camsv5_legacy: camsv5_legacy@1a095000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv5_legacy";
			reg = <0 0x1a095000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 362 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb13>;
		};

		camsv6_legacy: camsv6_legacy@1a096000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv6_legacy";
			reg = <0 0x1a096000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 366 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb13>;
		};

		camsv7_legacy: camsv7_legacy@1a097000 {
			/* non-v4l2 legacy camera */
			compatible = "mediatek,camsv7_legacy";
			reg = <0 0x1a097000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			interrupts = <GIC_SPI 367 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb13>;
		};

	imp_iic_wrap_c_clk: syscon@1101B000 {
		compatible = "mediatek,mt6789-imp_iic_wrap_c", "syscon";
		reg = <0 0x1101B000 0 0x1000>;
		#clock-cells = <1>;
	};

	afe_clk: syscon@11210000 {
		compatible = "mediatek,mt6789-afe", "syscon";
		reg = <0 0x11210000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_w_clk: syscon@11E02000 {
		compatible = "mediatek,mt6789-imp_iic_wrap_w", "syscon";
		reg = <0 0x11E02000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_en_clk: syscon@11EB4000 {
		compatible = "mediatek,mt6789-imp_iic_wrap_en", "syscon";
		reg = <0 0x11EB4000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_n_clk: syscon@11F01000 {
		compatible = "mediatek,mt6789-imp_iic_wrap_n", "syscon";
		reg = <0 0x11F01000 0 0x1000>;
		#clock-cells = <1>;
	};

	mfg_top_config_clk: syscon@13fbf000 {
		compatible = "mediatek,mt6789-mfg", "syscon";
		reg = <0 0x13fbf000 0 0x1000>;
		#clock-cells = <1>;
	};

	dispsys_config_clk: syscon@14000000 {
		compatible = "mediatek,mt6789-mmsys", "syscon";
		reg = <0 0x14000000 0 0x1000>;
		#clock-cells = <1>;
	};

	imgsys1_clk: syscon@15020000 {
		compatible = "mediatek,mt6789-imgsys1", "syscon";
		reg = <0 0x15020000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdec_gcon_base_clk: syscon@1602f000 {
		compatible = "mediatek,mt6789-vdecsys", "syscon";
		reg = <0 0x1602f000 0 0x1000>;
		#clock-cells = <1>;
	};

	venc_gcon_clk: syscon@17000000 {
		compatible = "mediatek,mt6789-vencsys", "syscon";
		reg = <0 0x17000000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_main_clk: syscon@1a000000 {
		compatible = "mediatek,mt6789-camsys_main", "syscon";
		reg = <0 0x1a000000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawa_clk: syscon@1a04f000 {
		compatible = "mediatek,mt6789-camsys_rawa", "syscon";
		reg = <0 0x1a04f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawb_clk: syscon@1a06f000 {
		compatible = "mediatek,mt6789-camsys_rawb", "syscon";
		reg = <0 0x1a06f000 0 0x1000>;
		#clock-cells = <1>;
	};

	flashlight_core: flashlight_core {
		compatible = "mediatek,flashlight_core";
	};

	mtk_composite_v4l2_1: mtk_composite_v4l2_1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
	};

	camera_af_hw_node: camera_af_hw_node {
		compatible = "mediatek,camera_af_lens";
	};

	ipesys_clk: syscon@1b000000 {
		compatible = "mediatek,mt6789-ipesys", "syscon";
		reg = <0 0x1b000000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys_config_clk: syscon@1f000000 {
		compatible = "mediatek,mt6789-mdpsys", "syscon";
		reg = <0 0x1f000000 0 0x1000>;
		#clock-cells = <1>;
	};

	opp_table_disp0: opp-table-disp0 {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <208000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_mdp0: opp-table-mdp0 {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <229000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <344000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <436000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <594000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_venc: opp-table-venc {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <249000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_vdec: opp-table-vdec {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <218000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_cam: opp-table-cam {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <286000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <392000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_img: opp-table-img {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <229000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <343000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_ipe: opp-table-ipe {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <229000000>;
			opp-microvolt = <550000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <725000>;
		};
	};

	mmdvfs-debug {
		compatible = "mediatek,mmdvfs-debug";
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		force-step0 = <1>;
		release-step0 = <1>;
	};

	mmdvfs {
		compatible = "mediatek,mmdvfs";
		operating-points-v2 = <&opp_table_disp0>;
		mediatek,support_mux = "disp0", "venc",
			"vdec", "mdp0", "cam", "img1", "ipe";
		mediatek,mux_disp0 = "TOP_UNIVPLL_D6_D2",
			"TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
			"TOP_MAINPLL_D4";
		mediatek,mux_venc = "TOP_UNIVPLL_D5_D2",
			"TOP_MAINPLL_D6", "TOP_MMPLL_D6",
			"TOP_UNIVPLL_D4";
		mediatek,mux_vdec = "TOP_MAINPLL_D5_D2",
			"TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
			"TOP_MAINPLL_D4";
		mediatek,mux_mdp0 = "TOP_MMPLL_D5_D2",
			"TOP_MMPLL_D4_D2", "TOP_MAINPLL_D5",
			"TOP_TVDPLL";
		mediatek,mux_cam = "TOP_NPUPLL",
			"TOP_MMPLL_D7", "TOP_MAINPLL_D4",
			"TOP_UNIVPLL_D4";
		mediatek,mux_img1 = "TOP_MMPLL_D5_D2",
			"TOP_MMPLL_D4_D2", "TOP_MMPLL_D6",
			"TOP_UNIVPLL_D4";
		mediatek,mux_ipe = "TOP_MMPLL_D5_D2",
			"TOP_UNIVPLL_D4_D2", "TOP_UNIVPLL_D6",
			"TOP_MAINPLL_D4";

		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		mediatek,support_hopping = "clk_mmpll_ck";
		mediatek,hopping_clk_mmpll_ck = <2290000000 2750000000
			2750000000 2750000000>;
		mediatek,action = <1>;

		clocks = <&topckgen_clk CLK_TOP_DISP_SEL>,	/* 0 */
			<&topckgen_clk CLK_TOP_VENC_SEL>,	/* 2 */
			<&topckgen_clk CLK_TOP_VDEC_SEL>,	/* 3 */
			<&topckgen_clk CLK_TOP_MDP_SEL>,	/* 4 */
			<&topckgen_clk CLK_TOP_CAM_SEL>,	/* 5 */
			<&topckgen_clk CLK_TOP_IMG1_SEL>,	/* 6 */
			<&topckgen_clk CLK_TOP_IPE_SEL>,	/* 7 */
			<&topckgen_clk CLK_TOP_MAINPLL_D4>,	/* 8 */
			<&topckgen_clk CLK_TOP_UNIVPLL_D6>,	/* 9 */
			<&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>,	/* 10 */
			<&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,		/* 11 */
			<&topckgen_clk CLK_TOP_TVDPLL>,	/* 12 */
			<&topckgen_clk CLK_TOP_MAINPLL_D5>,	/* 13 */
			<&topckgen_clk CLK_TOP_MMPLL_D4_D2>,	/* 14 */
			<&topckgen_clk CLK_TOP_MMPLL_D5_D2>,	/* 15 */
			<&topckgen_clk CLK_TOP_UNIVPLL_D4>,		/* 16 */
			<&topckgen_clk CLK_TOP_MMPLL_D6>,	/* 17 */
			<&topckgen_clk CLK_TOP_MMPLL_D7>,	/* 18 */
			<&topckgen_clk CLK_TOP_NPUPLL>,	/* 19 */
			<&topckgen_clk CLK_TOP_MAINPLL_D6>,	/* 20 */
			<&topckgen_clk CLK_TOP_UNIVPLL_D5_D2>,	/* 21 */
			<&topckgen_clk CLK_TOP_MAINPLL_D5_D2>,	/* 22 */
			<&apmixedsys_clk CLK_APMIXED_MMPLL>;

		clock-names = "disp0",	/* 0 */
			"venc",		/* 2 */
			"vdec",		/* 3 */
			"mdp0",		/* 4 */
			"cam",		/* 5 */
			"img1",		/* 6 */
			"ipe",		/* 7 */
			"TOP_MAINPLL_D4",	/* 8 */
			"TOP_UNIVPLL_D6",	/* 9 */
			"TOP_UNIVPLL_D4_D2",	/* 10 */
			"TOP_UNIVPLL_D6_D2",		/* 11 */
			"TOP_TVDPLL",	/* 12 */
			"TOP_MAINPLL_D5",	/* 13 */
			"TOP_MMPLL_D4_D2",	/* 14 */
			"TOP_MMPLL_D5_D2",	/* 15 */
			"TOP_UNIVPLL_D4",		/* 16 */
			"TOP_MMPLL_D6",		/* 17 */
			"TOP_MMPLL_D7",	/* 18 */
			"TOP_NPUPLL",		/* 19 */
			"TOP_MAINPLL_D6",	/* 20 */
			"TOP_UNIVPLL_D5_D2",	/* 21 */
			"TOP_MAINPLL_D5_D2",	/* 22 */
			"clk_mmpll_ck";
	};

	low_battery_throttling {
		compatible = "mediatek,low_battery_throttling";
		hv_thd_volt = <3400>;
		lv1_thd_volt = <3250>;
		lv2_thd_volt = <3100>;
	};

	pbm: pbm {
		compatible = "mediatek,pbm";
	};

	mdpm: mdpm {
		compatible = "mediatek,mt6789-mdpm";
		mediatek,md_generation = <6295>;
	};

	cpu_power_throttling: cpu_power_throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat_cpu_limit = <900000 900000 1300000>;
		oc_cpu_limit = <900000 900000 1300000>;
	};

	md_power_throttling: md_power_throttling {
		compatible = "mediatek,md-power-throttling";
		lbat_md_reduce_tx = <6>;
		oc_md_reduce_tx = <6>;
	};

	bp_thl: bp_thl {
		compatible = "mediatek,mtk-bp-thl";
		soc_limit = <15>;
		soc_limit_ext = <20>;
		soc_limit_ext_release = <25>;
	};

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		dfd_mcu: dfd_mcu@0c530000 {
			compatible = "mediatek,dfd_mcu";
			enabled = <1>;
			hw_version = <30>;
			sw_version = <1>;
			dfd_timeout = <0x1f4>;
			buf_length = <0x100000>;
			buf_addr_align = <0x1000000>;
			nr_max_core = <8>;
			nr_big_core = <2>;
			nr_rs_entry_little = <6>;
			nr_rs_entry_big = <2>;
			nr_header_row = <0>;
			chip_id_offset = <0x18>;
			check_pattern_offset = <0x0>;
			/* dfd_disable_efuse = <25 12>; */
			dfd_disable_efuse = <(-1) (-1)>;
			dfd_cache: dfd_cache {
				enabled = <0>;
				dfd_timeout = <0x2710>;
				buf_length = <0x800000>;
				tap_en = <0x43ff>;
			};
		};

		drm:drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			reg = <0 0x1000d000 0 0x1000>;
			rgu_timeout = <0xea60>; // for ddr-reserved mode
			ver = <1>;
		};

		performance: performance-controller@0011bc00 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0 0x0011bc10 0 0x120>,
				<0 0x0011bd30 0 0x120>;
			reg-names = "performance-domain0",
						"performance-domain1";
			#performance-domain-cells = <1>;
		};

		eas_info: eas_info {
			compatible = "mediatek,eas-info";
			csram-base = <0x0011bc00>;
			/* L, B, CCI */
			offs-thermal-limit = <0x1208 0x120c 0x1210>;
			offs-cap = <0xfa0>;
		};

		lkg: lkg@00114400 {
			compatible = "mediatek,mtk-lkg";
			reg = <0 0x00114400 0 0xc00>;
		};

		cpu_mcucfg: mcusys_ao_cfg@0c530000 {
			reg = <0 0x0c520100 0 0x10000>; /* 64KB */
		};

		bus_parity {
			compatible = "mediatek,bus-parity";
			reg = <0 0x0c538800 0 0x20>,    /* M0, MST_CCIM0 */
				<0 0x0c538820 0 0x20>,  /* M1, MST_CCIM1 */
				<0 0x0c538840 0 0x20>,  /* M2, MST_INTAXI */
				<0 0x0c538860 0 0x40>,  /* S0, SLV_1TO2 */
				<0 0x0c5388a0 0 0x30>,  /* S1, SLV_L3C */
				<0 0x0c5388d0 0 0x30>,  /* S2, SLV_GIC */
				<0 0x10270600 0 0x14>,  /* S4, MCU2EMI_M0 */
				<0 0x10270620 0 0x14>,  /* S5, MCU2EMI_M1 */
				<0 0x1030e600 0 0x14>,  /* S6, MCU2SUBEMI_M0 */
				<0 0x1030e620 0 0x14>,  /* S7, MCU2SUBEMI_M1 */
				<0 0x100017a8 0 0x14>,  /* S3, MCU2IFR */
				<0 0x100017bc 0 0x8>,   /* M5, IFR_L3C2MCU */
				<0 0x0c53a39c 0 0x4>;   /* BUS_PARITY_FAIL */

			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH 0>,        /* MCU */
				     <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH 0>;       /* Infra */
			interrupt-names = "mcu-bus-parity", "infra-bus-parity";

			mcu-names = "MST_CCI_M0", "MST_CCI_M1", "MST_INTAXI_",
				    "SLV_1TO2", "SLV_L3C", "SLV_GIC";
			infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2SUBEMI_M0",
				    "MCU2SUBEMI_M1", "MCU2IFR", "IFR_L3C2MCU";

			/* 0: master, 1: slave, 2: emi */
			mcu-types = <0 0 0 1 1 1>;
			infra-types = <2 2 2 2 1 0>;

			mcu-data-len = <4 4 2 4 2 2>;
		};

		cpu_pll: mcusys_pll1u_top@1000c000 {
			reg = <0 0x1000c000 0 0x1000>; /* 4KB */
		};

		mtk_leds: mtk_leds {
			backlight {
				label = "lcd-backlight";
				max-brightness = <255>;
				max-hw-brightness = <2047>;
			};
		};

		regulator_vibrator: regulator_vibrator {
			compatible = "regulator-vibrator";
			label = "vibrator";
			min-volt = <2800000>;
			max-volt = <3500000>;
			vib-supply = <&mt6358_vibr_reg>;
		};

		pmu {
			compatible = "arm,armv8-pmuv3";
			interrupt-parent = <&gic>;
			interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		dsu-pmu-0 {
			compatible = "arm,dsu-pmu";
			interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH 0>;
			cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
				<&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0 0x10000000 0 0x1000>;
		};

		infracfg_ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0 0x10001000 0 0x1000>;
		};

		infracfg_ao_mem@10002000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10002000 0 0x1000>;
		};

		pericfg@10003000 {
			compatible = "mediatek,pericfg";
			reg = <0 0x10003000 0 0x1000>;
		};

		gpio: gpio@10005000 {
			compatible = "mediatek,gpio";
			reg = <0 0x10005000 0 0x1000>;
		};

		pio: pinctrl {
			compatible = "mediatek,mt6789-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
			      <0 0x11c30000 0 0x1000>,
			      <0 0x11d10000 0 0x1000>,
			      <0 0x11d40000 0 0x1000>,
			      <0 0x11e20000 0 0x1000>,
			      <0 0x11e60000 0 0x1000>,
			      <0 0x11ea0000 0 0x1000>;
			reg-names = "gpio",
				    "iocfg_rb",
				    "iocfg_bm",
				    "iocfg_br",
				    "iocfg_lm",
				    "iocfg_bl",
				    "iocfg_rt";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 188>;
			interrupt-controller;
			#interrupt-cells = <2>;
			mediatek,eint = <&eint>;
		};

		sleep@10006000 {
			compatible = "mediatek,sleep";
			reg = <0 0x10006000 0 0xa00>;
			interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		watchdog: watchdog@10007000 {
			compatible = "mediatek,mt6789-wdt",
			      "mediatek,mt6589-wdt",
			      "syscon", "simple-mfd";
			reg = <0 0x10007000 0 0x100>;
			reboot-mode {
				compatible = "syscon-reboot-mode";
				offset = <0x24>;
				mask = <0xf>;
				mode-charger = <BOOT_CHARGER>;
				mode-recovery = <BOOT_RECOVERY>;
				mode-bootloader = <BOOT_BOOTLOADER>;
				mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
				mode-kpoc = <BOOT_KPOC>;
				mode-ddr-reserve = <BOOT_DDR_RSVD>;
				mode-meta = <BOOT_META>;
				mode-rpmbpk = <BOOT_RPMBPK>;
			};
		};

		sej@1000a000 {
			compatible = "mediatek,sej";
			reg = <0 0x1000a000 0 0x1000>;
			interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		eint: apirq@1000b000 {
			compatible = "mediatek,mt6983-eint";
			reg = <0 0x1000b000 0 0x1000>;
			reg-name = "eint";
			mediatek,total-pin-number = <160>;
			mediatek,instance-num = <1>;
			interrupts = <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0 0x1000c000 0 0xe00>;
		};

		emicen: emicen@10219000 {
			compatible = "mediatek,common-emicen";
			reg = <0 0x10219000 0 0x1000>;
			mediatek,emi-reg = <&emichn>;
			a2d_hash = <7>;
			a2d_disph = <0>;
		};

		emichn: emichn@10245000 {
			compatible = "mediatek,common-emichn";
			reg = <0 0x10245000 0 0x1000>,
			      <0 0x10235000 0 0x1000>;
		};

		emiisu {
			compatible = "mediatek,common-emiisu";
			ctrl_intf = <1>;
		};

		emimpu: emimpu@10226000 {
			compatible = "mediatek,common-emimpu";
			reg = <0 0x10226000 0 0x1000>;
			mediatek,emi-reg = <&emicen>;
			interrupts = <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH 0>;
			region_cnt = <32>;
			domain_cnt = <16>;
			addr_align = <16>;
			dump = <0x1f0 0x1f8 0x1fc>;
			clear = <0x160 0xffffffff 16>,
				<0x200 0x00000003 16>,
				<0x1f0 0x80000000 1>;
			clear_md = <0x1fc 0x80000000 1>;
			ctrl_intf = <1>;
			slverr = <0>;
		};

		seninf1@1a004000 {
			compatible = "mediatek,seninf1";
			reg = <0 0x1a004000 0 0x1000>;
		};

		seninf2@1a005000 {
			compatible = "mediatek,seninf2";
			reg = <0 0x1a005000 0 0x1000>;
		};

		seninf3@1a006000 {
			compatible = "mediatek,seninf3";
			reg = <0 0x1a006000 0 0x1000>;
		};
		seninf4@1a007000 {
			compatible = "mediatek,seninf4";
			reg = <0 0x1a007000 0 0x1000>;
		};

		seninf5@1a008000 {
			compatible = "mediatek,seninf5";
			reg = <0 0x1a008000 0 0x1000>;
		};

		seninf6@1a009000 {
			compatible = "mediatek,seninf6";
			reg = <0 0x1a009000 0 0x1000>;
		};

		seninf_top:seninf_top@1a004000 {
			compatible = "mediatek,seninf_top";
			reg = <0 0x1a004000 0 0x1000>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM>;
			mediatek,platform = "mt6789";
			mediatek,seninf_max_num = "6";
			clocks = <&camsys_main_clk CLK_CAM_M_SENINF>,
				<&topckgen_clk CLK_TOP_SENINF_SEL>,
				<&topckgen_clk CLK_TOP_SENINF1_SEL>,
				<&topckgen_clk CLK_TOP_SENINF2_SEL>,
				<&topckgen_clk CLK_TOP_SENINF3_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG2_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG3_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG4_SEL>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
				<&topckgen_clk CLK_TOP_UNIVPLL_192M_D8>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D6_D8>,
				<&topckgen_clk CLK_TOP_UNIVPLL_192M_D4>,
				<&topckgen_clk CLK_TOP_F26M_CK_D2>,
				<&topckgen_clk CLK_TOP_UNIVPLL_192M_D16>,
				<&topckgen_clk CLK_TOP_UNIVPLL_192M_D32>;
			clock-names = "CAMSYS_SENINF_CGPDN",
				"TOP_MUX_SENINF",
				"TOP_MUX_SENINF1",
				"TOP_MUX_SENINF2",
				"TOP_MUX_SENINF3",
				"TOP_MUX_CAMTG",
				"TOP_MUX_CAMTG2",
				"TOP_MUX_CAMTG3",
				"TOP_MUX_CAMTG4",
				"TOP_CLK26M",
				"TOP_UNIVP_192M_D8",
				"TOP_UNIVPLL_D6_D8",
				"TOP_UNIVP_192M_D4",
				"TOP_F26M_CK_D2",
				"TOP_UNIVP_192M_D16",
				"TOP_UNIVP_192M_D32";
			operating-points-v2 = <&opp_table_cam>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		};

		kd_camera_hw1:kd_camera_hw1@1a004000 {
			compatible = "mediatek,imgsensor";
		};

		seninf_n3d_top: seninf_n3d_top@1a004000 {
			compatible = "mediatek,seninf_n3d_top";
			interrupts = <GIC_SPI 351 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM>;

			reg = <0 0x1a004000 0 0x100>,
			      <0 0x1a004100 0 0x100>,
			      <0 0x1a004200 0 0x100>;
			reg-names = "seninf_top",
				    "seninf_n3d_a",
				    "seninf_n3d_b";

			clocks = <&camsys_main_clk CLK_CAM_M_SENINF>,
				 <&camsys_main_clk CLK_CAM_M_CAM>,
				 <&camsys_main_clk CLK_CAM_M_CAMTG>,
				 <&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "CAMSYS_SENINF_CGPDN",
				      "CAMSYS_CAM_CGPDN",
				      "CAMSYS_CAMTG_CGPDN",
				      "CAMSYS_CAMTM_SEL";
		};

		pwrap: pwrap@10026000 {
			compatible = "mediatek,mt6789-pwrap";
			reg = <0 0x10026000 0 0x1000>;
			reg-names = "pwrap";
			interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_PMIC_AP>,
			<&infracfg_ao_clk CLK_IFRAO_PMIC_TMR>,
			<&topckgen_clk CLK_TOP_PWRAP_ULPOSC_SEL>,
			<&topckgen_clk CLK_TOP_OSC_D10>;
			clock-names = "spi", "wrap", "ulposc", "ulposc_osc";
		};

		pwraph: pwraphal@10026000 {
			compatible = "mediatek,pwraph";
			mediatek,pwrap-regmap = <&pwrap>;
		};

		pwrap_mpu@10026000 {
			compatible = "mediatek,pwrap_mpu";
			reg = <0 0x10026000 0 0x1000>;
		};

		clock_buffer_ctrl: clock_buffer_ctrl {
			compatible = "mediatek,clock_buffer_ctrl";
			mediatek,xo-buf-hwbblpm-mask = <1 0 0 0 0 0 0>;
			mediatek,xo-buf-hwbblpm-bypass = <0 0 0 0 0 0 0>;

			pmif = <&pwrap 0>;
			mediatek,enable;
		};

		keypad: kp@10010000 {
			compatible = "mediatek,kp";
			reg = <0 0x10010000 0 0x1000>;
			interrupts = <GIC_SPI 106 IRQ_TYPE_EDGE_RISING 0>;
			mediatek,key-debounce-ms = <1024>;
			mediatek,hw-map-num = <72>;
			mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0>;
			clocks = <&clk26m>;
			clock-names = "kpd";
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0 0x10011000 0 0x1000>;
		};

		dvfsrc: dvfsrc@10012000 {
			compatible = "mediatek,mt6789-dvfsrc";
			reg = <0 0x10012000 0 0x1000>,
				<0 0x10006000 0 0x1000>;
			reg-names = "dvfsrc", "spm";
			#interconnect-cells = <1>;

			dvfsrc_vcore: dvfsrc-vcore {
				regulator-name = "dvfsrc-vcore";
				regulator-min-microvolt = <550000>;
				regulator-max-microvolt = <725000>;
				regulator-always-on;
			};
			dvfsrc_vscp: dvfsrc-vscp {
				regulator-name = "dvfsrc-vscp";
				regulator-min-microvolt = <550000>;
				regulator-max-microvolt = <725000>;
				regulator-always-on;
			};

			dvfsrc_freq_opp6: opp6 {
				opp-peak-KBps = <0>;
			};
			dvfsrc_freq_opp5: opp5 {
				opp-peak-KBps = <2500000>;
			};
			dvfsrc_freq_opp4: opp4 {
				opp-peak-KBps = <3800000>;
			};
			dvfsrc_freq_opp3: opp3 {
				opp-peak-KBps = <5100000>;
			};
			dvfsrc_freq_opp2: opp2 {
				opp-peak-KBps = <5900000>;
			};
			dvfsrc_freq_opp1: opp1 {
				opp-peak-KBps = <7600000>;
			};
			dvfsrc_freq_opp0: opp0 {
				opp-peak-KBps = <10200000>;
			};

			dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				vcore-supply = <&mt6358_vcore_reg>;
				rc-vcore-supply = <&dvfsrc_vcore>;
				rc-vscp-supply = <&dvfsrc_vscp>;
				interconnects = <&dvfsrc MT6873_MASTER_DBGIF
						 &dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_DBGIF
						 &dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_HRT_DBGIF
						 &dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				required-opps = <&dvfsrc_freq_opp0>,
						<&dvfsrc_freq_opp1>,
						<&dvfsrc_freq_opp2>,
						<&dvfsrc_freq_opp3>,
						<&dvfsrc_freq_opp4>,
						<&dvfsrc_freq_opp5>;
			};

			dvfsrc-met {
				rc-vcore-supply = <&dvfsrc_vcore>;
				interconnects = <&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_HRT_DBGIF
							&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
				interconnect-names = "icc-bw", "icc-hrt-bw";
				compatible = "mediatek,dvfsrc-met";
			};
		};

		scp_clk_ctrl: scp_clk_ctrl@10721000 {
			compatible = "mediatek,scp_clk_ctrl", "syscon";
			reg = <0 0x10721000 0 0x1000>;
		};

		scp_gpio: scp_gpio@10005000 {
			compatible = "mediatek,scp_gpio", "syscon";
			reg = <0 0x10005000 0 0x1000>;
		};

		scp_dvfs {
			compatible = "mediatek,scp_dvfs";
			/*scp-dvfs-disable;*/
			clocks =
				<&topckgen_clk CLK_TOP_SCP_SEL>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D4>,
				<&topckgen_clk CLK_TOP_NPUPLL>,
				<&topckgen_clk CLK_TOP_MAINPLL_D6>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4_D2>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4>,
				<&topckgen_clk CLK_TOP_MAINPLL_D7>;

			clock-names =
				"clk_mux",
				"clk_pll_0",
				"clk_pll_1",
				"clk_pll_2",
				"clk_pll_3",
				"clk_pll_4",
				"clk_pll_5",
				"clk_pll_6",
				"clk_pll_7";

			dvfs-opp =
			/* vcore vsram dvfsrc spm   freq  mux resource */
			<550000 750000	 0    0x10   250   0    0>,
			<600000 750000	 1    0x108  330   7	0>,
			<650000 750000	 2    0x204  400   3	0>,
			<725000 750000	 3    0x302  624   1	0x3>;

			gpio-base = <&scp_gpio>;
			gpio-vreq-mode = <1>;
			gpio-vreq = <0x440 0x7 24>;

			scp-cores = <1>;

			no-pmic-rg-access;
			pmic-sshub-support;
			dvfsrc-vscp-supply = <&dvfsrc_vscp>;
			sshub-vcore-supply = <&mt6358_vcore_sshub_reg>;
			sshub-vsram-supply = <&mt6358_vsram_others_sshub_reg>;

			do-ulposc-cali;
			fmeter_clksys = <&topckgen_clk>;
			ulposc_clksys = <&apmixedsys_clk>;
			scp_clk_ctrl = <&scp_clk_ctrl>;
			scp-clk-hw-ver = "v1";
			ulposc-cali-ver = "v1";
			ulposc-cali-num = <3>;
			ulposc-cali-target = <250 330 400>;
			ulposc-cali-config =
				/* con0		con1		con2 */
				<0x38a940	0x2900		0x41>,
				<0x52a940	0x2900		0x41>,
				<0x5ea940	0x2900		0x41>;
			clk-dbg-ver = "v1";
			ccf-fmeter-support;
			secure_access = "enable"; /* enable: need to secure access scp */
			scp_dvfs_flag = "enable"; /* turn on/off SCP DVFS */
		};

		mbist_ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0 0x10013000 0 0x1000>;
		};

		dpmaif:dpmaif@10014000 {
			compatible = "mediatek,dpmaif";
			reg = <0 0x10014000 0 0x1000>, /*AO_UL*/
				<0 0x10014400 0 0x1000>, /*AO_DL*/
				<0 0x1022d000 0 0x1000>, /*PD_UL*/
				<0 0x1022d100 0 0x1000>, /*PD_DL*/
				<0 0x1022d400 0 0x1000>, /*PD_MISC*/
				<0 0x1022c000 0 0x1000>, /*PD_MD_MISC*/
				<0 0x1022e000 0 0x1000>; /*SRAM*/
			/*GIC Interrupt ID 273-32*/
			interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,dpmaif_capability = <6>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_DPMAIF_MAIN>;
			clock-names = "infra-dpmaif-clk";
			mediatek,dpmaif_ver = <1>;
			mediatek,chip_info = <6789>;
		};

		ccifdriver:ccifdriver@10209000 {
			compatible = "mediatek,ccci_ccif";
			reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
				<0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
			mediatek,sram_size = <512>;
			/*CCIF_IRQ0 226, CCIF_IRQ1 227*/
			interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_CCIF_AP>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF_MD>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF1_AP>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF1_MD>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF4_MD>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF5_MD>;
			clock-names = "infra-ccif-ap",
				"infra-ccif-md",
				"infra-ccif1-ap",
				"infra-ccif1-md",
				"infra-ccif4-md",
				"infra-ccif5-md";
		};

		apccci_mdo1:md_power_o1 {
			compatible = "mediatek,md_power_o1", "syscon";
			reg = <0 0x10006000 0 0x1000>;
		};

		mddriver:mddriver {
			compatible = "mediatek,mddriver";
			/* bit0~3: CLDMA|CCIF|DPMAIF */
			mediatek,mdhif_type = <6>;
			mediatek,md_id = <0>;
			mediatek,ap_plat_info = <6789>;
			mediatek,md_generation = <6295>;
			/* 0x44: epon offset; */
			/* 0x06: once a value[1] exist, means in l2sram */
			/* value[1] not exist means in mddbgsys. the value(6) has no meaningful */
			mediatek,offset_epon_md1 = <0x24 0x06>;
			mediatek,cldma_capability = <6>;
			/* bit0:srcclkena|1:srclken_o1_on|2:revert_sequencer */
			/* 3:md_pll_setting|4:skip_topclk */
			mediatek,power_flow_config = <0x12>; //bit0~4:01001
			/* srclken_o1 set value |= 1<<21 */
			mediatek,srclken_o1 = <0x200000>;
			reg = <0 0x0d0cf000 0 0x1000>; /* l2sram base address */
			interrupts = <GIC_SPI 110 IRQ_TYPE_EDGE_RISING 0>, /*MDWDT 142-32*/
				     <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_MD>;
			ccci-infracfg = <&infracfg_ao_clk>;
			ccci-topckgen = <&topckgen_clk>;
			ccci_spmsleep = <&apccci_mdo1>;
		};

		ccci_scp:ccci_scp {
			compatible = "mediatek,ccci_md_scp";
			reg = <0 0x1023c000 0 0x1000>, /*AP_CCIF2_BASE*/
			      <0 0x1023d000 0 0x1000>; /*MD_CCIF2_BASE*/
			clocks = <&infracfg_ao_clk CLK_IFRAO_CCIF2_AP>,
				<&infracfg_ao_clk CLK_IFRAO_CCIF2_MD>;
			clock-names = "infra-ccif2-ap",
				"infra-ccif2-md";
		};

		md_auxadc:md_auxadc {
			compatible = "mediatek,md_auxadc";
			io-channels = <&auxadc 2>;
			io-channel-names = "md-channel";
		};

		gpio_usage_mapping: gpio_usage_mapping {
			compatible = "mediatek,gpio_usage_mapping";
		};

		md1_sim1_hot_plug_eint:MD1_SIM1_HOT_PLUG_EINT {
		};

		md1_sim2_hot_plug_eint:MD1_SIM2_HOT_PLUG_EINT {
		};

		ap_ccif0@10209000 {
			compatible = "mediatek,ap_ccif0";
			reg = <0 0x10209000 0 0x1000>;
		};

		md_ccif0@1020a000 {
			compatible = "mediatek,md_ccif0";
			reg = <0 0x1020a000 0 0x1000>;
		};

		ap_ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0 0x1020b000 0 0x1000>;
		};

		md_ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0 0x1020c000 0 0x1000>;
		};

		ap_ccif2@1023c000 {
			compatible = "mediatek,ap_ccif2";
			reg = <0 0x1023c000 0 0x1000>;
		};

		md_ccif2@1023d000 {
			compatible = "mediatek,md_ccif2";
			reg = <0 0x1023d000 0 0x1000>;
		};

		aes_top0@10016000 {
			compatible = "mediatek,aes_top0";
			reg = <0 0x10016000 0 0x1000>;
		};

		masp: masp@1000a000 {
			compatible = "mediatek,masp";
			reg = <0 0x1000a000 0 0x1000>;
			interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		systimer: systimer@10017000 {
			compatible = "mediatek,mt6789-timer",
			      "mediatek,mt6765-timer";
			reg = <0 0x10017000 0 0x1000>;
			interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		teeperf {
			compatible = "mediatek,teeperf";
			cpu-type = <2>; /* 1: CPU_V9_TYPE, 2: CPU_V8_TYPE */
			cpu-map = <2>; /* 1: CPU_4_3_1_MAP, 2: CPU_6_2_MAP */
		};

		/* Trustonic Mobicore SW IRQ number 147 = 32 + 115 */
		mobicore: mobicore {
			compatible = "trustonic,mobicore";
			interrupts = <GIC_SPI 115 IRQ_TYPE_EDGE_RISING 0>;
		};

		modem_temp_share@10018000 {
			compatible = "mediatek,modem_temp_share";
			reg = <0 0x10018000 0 0x1000>;
		};

		security_ao@1001a000 {
			compatible = "mediatek,security_ao";
			reg = <0 0x1001a000 0 0x1000>;
		};

		topckgen_ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0 0x1001b000 0 0x1000>;
		};

		devapc_ao_mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0 0x1001c000 0 0x1000>;
		};

		sleep_sram@1001e000 {
			compatible = "mediatek,sleep_sram";
			reg = <0 0x1001e000 0 0x4000>;
		};

		devapc_ao_infra_peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10022000 0 0x1000>;
		};

		devapc_ao_infra_peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10023000 0 0x1000>;
		};

		pwm@10048000 {
			compatible = "mediatek,pwm";
			reg = <0 0x10048000 0 0x1000>;
			interrupts = <GIC_SPI 242 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_PWM1>,
				<&infracfg_ao_clk CLK_IFRAO_PWM2>,
				<&infracfg_ao_clk CLK_IFRAO_PWM3>,
				<&infracfg_ao_clk CLK_IFRAO_PWM_HCLK>,
				<&infracfg_ao_clk CLK_IFRAO_PWM>;

			clock-names = "PWM1-main",
				"PWM2-main",
				"PWM3-main",
				"PWM-HCLK-main",
				"PWM-main";

			/* 1. pwm infraclk control reg offset */
			mediatek,pwm-topclk-ctl-reg = <0x410>;
			/* 2. pwm bclk sw ctrl offset */
			mediatek,pwm-bclk-sw-ctrl-offset = <12>;
			/* 3. pwm_x bclk sw ctrl offset */
			mediatek,pwm1-bclk-sw-ctrl-offset = <0>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <2>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <4>;
			/* 4. pwm version */
			mediatek,pwm-version = <0x2>;

			pwmsrcclk = <&infracfg_ao_clk>;
		};

		irtx_pwm:irtx_pwm {
			compatible = "mediatek,irtx-pwm";
			pwm_ch = <1>;
			pwm_data_invert = <0>;
			pwm-supply = "vio28";
		};

		sys_cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10204000 0 0x1000>;
			interrupts = <GIC_SPI 534 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		devapc@10207000 {
			compatible = "mediatek,mt6789-devapc";
			reg = <0 0x10207000 0 0x1000>, /* infra pd */
				<0 0x10274000 0 0x1000>, /* peri pd */
				<0 0x10275000 0 0x1000>, /* peri2 pd */
				<0 0x11020000 0 0x1000>, /* peri_par pd */
				<0 0x10030000 0 0x1000>, /* infra ao */
				<0 0x1020e000 0 0x1000>, /* infracfg */
				<0 0x10033000 0 0x1000>, /* swp */
				<0 0x0010c000 0 0x1000>; /* sramrom */
			interrupts = <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH 0>; /* infra irq */
		};

		bus_dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0 0x10208000 0 0x1000>;
		};

		infra_mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0 0x1020d000 0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0 0x1020e000 0 0x1000>;
		};

		trng@1020f000 {
			compatible = "mediatek,trng";
			reg = <0 0x1020f000 0 0x1000>;
			interrupts = <GIC_SPI 239 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		dxcc_sec@10210000 {
			compatible = "mediatek,dxcc_sec";
			reg = <0 0x10210000 0 0x1000>;
			interrupts = <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		cq_dma@10212000 {
			compatible = "mediatek,mt6765-cqdma";
			reg = <0 0x10212000 0 0x80>,
				<0 0x10212100 0 0x80>,
				<0 0x10212200 0 0x80>,
				<0 0x10212300 0 0x80>;
			interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-channels = <4>;
			dma-channel-mask = <63>;
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0 0x10214000 0 0x1000>;
		};

		infra_bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0 0x10215000 0 0x1000>;
		};

		apdma@10217000 {
			compatible = "mediatek,apdma";
			reg = <0 0x10217000 0 0x1000>;
		};

		dbg_tracker2@10218000 {
			compatible = "mediatek,dbg_tracker2";
			reg = <0 0x10218000 0 0x1000>;
		};

		 apdma: dma-controller@10217800 {
			compatible = "mediatek,mt6779-uart-dma";
			reg = <0 0x10217800 0 0x80>,
				<0 0x10217880 0 0x80>,
				<0 0x10217900 0 0x80>,
				<0 0x10217980 0 0x80>;
			interrupts = <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
			clock-names = "apdma";
			dma-requests = <4>;
			#dma-cells = <1>;
		};

		spi0: spi0@1100a000 {
			compatible = "mediatek,mt6789-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x1100a000 0 0x100>;
			interrupts = <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDCPLL_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&infracfg_ao_clk CLK_IFRAO_SPI0>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		btif: btif@1100c000 {
			compatible = "mediatek,btif";
				/*btif base*/
			reg = <0 0x1100c000 0 0x1000>,
				/*btif tx dma base*/
				<0 0x10217b00 0 0x80>,
				/*btif rx dma base*/
				<0 0x10217b80 0 0x80>;
				/*btif irq, IRQS_Sync ID, btif_irq_b*/
			interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH 0>,
				/*btif tx dma irq*/
				<GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH 0>,
				/*btif rx dma irq*/
				<GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_BTIF>,
				/*btif clock*/
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
				/*ap dma clock*/
			clock-names = "btifc","apdmac";
		};

		spi1: spi1@11010000 {
			compatible = "mediatek,mt6789-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11010000 0 0x100>;
			interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDCPLL_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&infracfg_ao_clk CLK_IFRAO_SPI1>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi2: spi2@11012000 {
			compatible = "mediatek,mt6789-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11012000 0 0x100>;
			interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDCPLL_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&infracfg_ao_clk CLK_IFRAO_SPI2>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi3: spi3@11013000 {
			compatible = "mediatek,mt6789-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11013000 0 0x100>;
			interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDCPLL_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&infracfg_ao_clk CLK_IFRAO_SPI3>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi4: spi4@11018000 {
			compatible = "mediatek,mt6789-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11018000 0 0x100>;
			interrupts = <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDCPLL_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&infracfg_ao_clk CLK_IFRAO_SPI4>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		spi5: spi5@11019000 {
			compatible = "mediatek,mt6789-spi";
			mediatek,pad-select = <0>;
			reg = <0 0x11019000 0 0x100>;
			interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDCPLL_D2>,
				<&topckgen_clk CLK_TOP_SPI_SEL>,
				<&infracfg_ao_clk CLK_IFRAO_SPI5>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
		};

		goodix_fp: fingerprint {
			compatible = "mediatek,goodix-fp";
		};

		uart0: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&infracfg_ao_clk CLK_IFRAO_UART0>;
			clock-names = "baud", "bus";
			dmas = <&apdma 0 &apdma 1>;
			dma-names = "tx", "rx";
		};

		uart1: serial@11003000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11003000 0 0x1000>;
			interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&infracfg_ao_clk CLK_IFRAO_UART1>;
			clock-names = "baud", "bus";
			dmas = <&apdma 2 &apdma 3>;
			dma-names = "tx", "rx";
		};

		i2c0: i2c@11e00000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11e00000 0 0x1000>,
				<0 0x10217080 0 0x80>;
			interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w_clk CLK_IMPW_AP_CLOCK_I2C0>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c1: i2c@11e01000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11e01000 0 0x1000>,
				<0 0x10217100 0 0x80>;
			interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w_clk CLK_IMPW_AP_CLOCK_I2C1>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c2: i2c@11eb0000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11eb0000 0 0x1000>,
				<0 0x10217180 0 0x80>;
			interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C2>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c3: i2c@11015000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11015000 0 0x1000>,
				<0 0x10217280 0 0x80>;
			interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_CLOCK_I2C3>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c4: i2c@11eb1000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11eb1000 0 0x1000>,
				<0 0x10217300 0 0x80>;
			interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C4>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c5: i2c@11017000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11017000 0 0x1000>,
				<0 0x10217400 0 0x80>;
			interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_CLOCK_I2C5>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c6: i2c@1101a000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x1101a000 0 0x1000>,
				<0 0x10217480 0 0x80>;
			interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_AP_CLOCK_I2C6>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c7: i2c@11f00000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11f00000 0 0x1000>,
				<0 0x10217500 0 0x80>;
			interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n_clk CLK_IMPN_AP_CLOCK_I2C7>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c8: i2c@11eb2000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11eb2000 0 0x1000>,
				<0 0x10217600 0 0x80>;
			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C8>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		i2c9: i2c@11eb3000 {
			compatible = "mediatek,mt6983-i2c";
			reg = <0 0x11eb3000 0 0x1000>,
				<0 0x10217700 0 0x80>;
			interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_en_clk CLK_IMPEN_AP_CLOCK_I2C9>,
				<&infracfg_ao_clk CLK_IFRAO_AP_DMA>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		emi@10219000 {
			compatible = "mediatek,emi";
			reg = <0 0x10219000 0 0x1000>;
			interrupts = <GIC_SPI 221 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		reg = <0 0x1021a000 0 0x1000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x00000000>;
		page-size = <0x200000>;
		interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		infra_device_mpu@1021b000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021b000 0 0x1000>;
		};
		infracfg_mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0 0x1021c000 0 0x1000>;
		};

		m4u@10220000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10220000 0 0x2000>;
		};

		emi_mpu@10226000 {
			compatible = "mediatek,emi_mpu";
			reg = <0 0x10226000 0 0x1000>;
		};

		gce: gce@10228000 {
			compatible = "mediatek,mt6789-gce";
			reg = <0 0x10228000 0 0x4000>;
			interrupts = <GIC_SPI 235 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			cpr-not-support-cookie;
			default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>;
			mboxes = <&gce 14 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_GCE>,
				<&infracfg_ao_clk CLK_IFRAO_GCE_26M>;
			clock-names = "gce","gce-timer";
		};

		gce_sec: gce_mbox_sec@10228000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x10228000 0 0x4000>;
			#mbox-cells = <3>;
			mboxes = <&gce 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_GCE>;
			clock-names = "gce";
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mediatek,gce = <&gce>;
			mmsys_config = <&dispsys_config>;
			mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
			mboxes = <&gce 10 0 CMDQ_THR_PRIO_1>,
				<&gce 11 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
				<&gce_sec 12 0 CMDQ_THR_PRIO_1>;
			token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
			token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
		};

		infra_dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022c000 0 0x1000>;
		};

		infra_dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022d000 0 0x1000>;
		};

		infra_dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022e000 0 0x1000>;
		};

		infra_dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022f000 0 0x1000>;
		};

		dramc: dramc@10230000 {
			compatible = "mediatek,mt6789-dramc",
				     "mediatek,common-dramc";
			reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */
				<0 0x10240000 0 0x2000>, /* DRAMC AO CHB */
				<0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */
				<0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */
				<0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */
				<0 0x10248000 0 0x2000>, /* DDRPHY AO CHB */
				<0 0x10236000 0 0x1000>, /* DDRPHY NAO CHA */
				<0 0x10246000 0 0x1000>, /* DDRPHY NAO CHB */
				<0 0x10006000 0 0x1000>; /* SLEEP BASE */
			mr4_version = <1>;
			mr4_rg = <0x0090 0x0000ffff 0>;
			fmeter_version = <1>;
			crystal_freq = <52>;
			pll_id = <0x050c 0x00000100 8>;
			shu_lv = <0x050c 0x00030000 16>;
			shu_of = <0x700>;
			sdmpcw = <0x0704 0xffff0000 16>,
				 <0x0724 0xffff0000 16>;
			prediv = <0x0708 0x000c0000 18>,
				 <0x0728 0x000c0000 18>;
			posdiv = <0x0708 0x00000007 0>,
				 <0x0728 0x00000007 0>;
			ckdiv4 = <0x0874 0x00000004 2>,
				 <0x0874 0x00000004 2>;
			pll_md = <0x0744 0x00000100 8>,
				 <0x0744 0x00000100 8>;
			cldiv2 = <0x08b4 0x00000002 1>,
				 <0x08b4 0x00000002 1>;
			fbksel = <0x070c 0x00000040 6>,
				 <0x070c 0x00000040 6>;
			dqsopen = <0x0870 0x00100000 20>,
				 <0x0870 0x00100000 20>;
			dqopen = <0x0870 0x00200000 21>,
				 <0x0870 0x00200000 21>;
			ckdiv4_ca = <0x0b74 0x00000004 2>,
				 <0x0b74 0x00000004 2>;
		};

		ap_ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0 0x1023e000 0 0x1000>;
			interrupts = <GIC_SPI 231 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		md_ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0 0x1023f000 0 0x1000>;
		};

		ap_ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0 0x1024c000 0 0x1000>;
		};

		md_ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		ap_ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0 0x1025c000 0 0x1000>;
		};

		md_ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0 0x1025d000 0 0x1000>;
		};

		mm_vpu_m1_sub_common@1030c000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030c000 0 0x1000>;
		};

		sys_cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10313000 0 0x1000>;
		};

		sys_cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10314000 0 0x1000>;
		};

		scp_infra: scp_infra@10001000 {
			compatible = "mediatek,scpinfra";
			reg = <0 0x10001000 0 0x1000>;  /* infracfg_ao */
			#clock-cells = <1>;
		};

		vow_pmic_efuse {
			compatible = "mediatek,vow-efuse";
			nvmem = <&pmic_efuse>;
			nvmem-names = "vow_efuse_device";
			ver_reg = <0xec>;
			ver_mask= <0x1f>;
		};

		scp@10500000 {
			compatible = "mediatek,scp";
			status = "okay";
			reg = <0 0x10500000 0 0xc0000>, /* tcm */
			<0 0x10724000 0 0x1000>,	 /* cfg */
			<0 0x10721000 0 0x1000>,	 /* clk*/
			<0 0x10730000 0 0x3000>,	 /* cfg core0 */
			<0 0x10740000 0 0x1000>,	 /* cfg core1 */
			<0 0x10752000 0 0x1000>,	 /* bus tracker */
			<0 0x10760000 0 0x40000>,	 /* llc */
			<0 0x107a5000 0 0x4>,		 /* cfg_sec */
			<0 0x107fb000 0 0x100>,		 /* mbox0 base */
			<0 0x107fb100 0 0x4>,		 /* mbox0 set */
			<0 0x107fb10c 0 0x4>,		 /* mbox0 clr */
			<0 0x107a5020 0 0x4>,		 /* mbox0 init */
			<0 0x107fc000 0 0x100>,		 /* mbox1 base */
			<0 0x107fc100 0 0x4>,		 /* mbox1 set */
			<0 0x107fc10c 0 0x4>,		 /* mbox1 clr */
			<0 0x107a5024 0 0x4>,		 /* mbox1 init */
			<0 0x107fd000 0 0x100>,		 /* mbox2 base */
			<0 0x107fd100 0 0x4>,		 /* mbox2 set */
			<0 0x107fd10c 0 0x4>,		 /* mbox2 clr */
			<0 0x107a5028 0 0x4>,		 /* mbox2 init */
			<0 0x107fe000 0 0x100>,		 /* mbox3 base */
			<0 0x107fe100 0 0x4>,		 /* mbox3 set */
			<0 0x107fe10c 0 0x4>,		 /* mbox3 clr */
			<0 0x107a502c 0 0x4>,		 /* mbox3 init */
			<0 0x107ff000 0 0x100>,		 /* mbox4 base */
			<0 0x107ff100 0 0x4>,		 /* mbox4 set */
			<0 0x107ff10c 0 0x4>,		 /* mbox4 clr */
			<0 0x107a5030 0 0x4>;		 /* mbox4 init */

			reg-names = "scp_sram_base",
			"scp_cfgreg",
			"scp_clkreg",
			"scp_cfgreg_core0",
			"scp_cfgreg_core1",
			"scp_bus_tracker",
			"scp_l1creg",
			"scp_cfgreg_sec",
			"mbox0_base",
			"mbox0_set",
			"mbox0_clr",
			"mbox0_init",
			"mbox1_base",
			"mbox1_set",
			"mbox1_clr",
			"mbox1_init",
			"mbox2_base",
			"mbox2_set",
			"mbox2_clr",
			"mbox2_init",
			"mbox3_base",
			"mbox3_set",
			"mbox3_clr",
			"mbox3_init",
			"mbox4_base",
			"mbox4_set",
			"mbox4_clr",
			"mbox4_init";

			interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 470 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 471 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 472 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "ipc0",
			"ipc1",
			"mbox0",
			"mbox1",
			"mbox2",
			"mbox3",
			"mbox4";

			core_0 = "enable";
			scp_sramSize = <0x000c0000>;
			core_nums = <1>;	/* core number */
			twohart = <1>;		/* two hart arch */

			mbox_count = <5>;
			/* id, mbox, send_size*/
			send_table =
			< 0 0  9>, /* IPI_OUT_AUDIO_VOW_1 */
			< 3 1  2>, /* IPI_OUT_APCCCI_0 */
			< 4 1  1>, /* IPI_OUT_DVFS_SET_FREQ_0 */
			< 5 1  2>, /* IPI_OUT_C_SLEEP_0 */
			< 6 1  1>, /* IPI_OUT_TEST_0 */
			<26 1  9>, /* IPI_OUT_AUDIO_ULTRA_SND_0 */
			<29 2 16>, /* IPI_OUT_SENSOR_CTRL */
			<31 2  7>, /* IPI_OUT_SENSOR_NOTIFY */
			<14 3  1>, /* IPI_OUT_DVFS_SET_FREQ_1 */
			<15 3  2>, /* IPI_OUT_C_SLEEP_1 */
			<16 3  1>, /* IPI_OUT_TEST_1 */
			<17 3  6>, /* IPI_OUT_LOGGER_CTRL */
			<18 3  2>, /* IPI_OUT_SCPCTL_1 */
			<24 4  4>; /* IPI_OUT_SCP_MPOOL_1 */

			/* id, mbox, recv_size, recv_opt */
			recv_table =
			< 1 0  2 0>, /* IPI_IN_AUDIO_VOW_ACK_1 */
			< 2 0 26 0>, /* IPI_IN_AUDIO_VOW_1 */
			< 7 1  2 0>, /* IPI_IN_APCCCI_0 */
			< 8 1 10 0>, /* IPI_IN_SCP_ERROR_INFO_0 */
			< 9 1  1 0>, /* IPI_IN_SCP_READY_0 */
			<10 1  2 0>, /* IPI_IN_SCP_RAM_DUMP_0 */
			<27 1  2 0>, /* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
			<28 1  5 0>, /* IPI_IN_AUDIO_ULTRA_SND_0 */
			< 5 1  1 1>, /* IPI_OUT_C_SLEEP_0 */
			<30 2  2 0>, /* IPI_IN_SENSOR_CTRL */
			<32 2  7 0>, /* IPI_IN_SENSOR_NOTIFY */
			<42 2  8 0>, /* IPI_IN_RV_SPK_PROCESS */
			<20 3 10 0>, /* IPI_IN_SCP_ERROR_INFO_1 */
			<21 3  6 0>, /* IPI_IN_LOGGER_CTRL */
			<22 3  1 0>, /* IPI_IN_SCP_READY_1 */
			<23 3  2 0>, /* IPI_IN_SCP_RAM_DUMP_1 */
			<15 3  1 1>, /* IPI_OUT_C_SLEEP_1 */
			<25 4  4 0>; /* IPI_IN_SCP_MPOOL_1 */

			/* feature, frequecy, coreid */
			scp_feature_tbl =
			< 0   5 1>,	/* vow */
			< 1   0 0>,	/* sensor */
			< 2  26 0>,	/* flp */
			< 3   0 0>,	/* rtos */
			< 4 200 1>,	/* speaker */
			< 5   0 0>,	/* vcore */
			< 6 120 1>,	/* barge in */
			< 7  10 1>,	/* vow dump */
			< 8  80 1>,	/* vow vendor M */
			< 9  43 1>,	/* vow vendor A */
			<10  22 1>,	/* vow vendor G */
			<11  20 1>,	/* vow dual mic */
			<12 135 1>,	/* vow dual mic barge in */
			<13 200 0>,	/* ultrasound */
			<14 100 0>;	/* spk process */

			debug_dumptimeout = "enable"; /*core dump timeout debug*/
			secure_dump = "enable";	/* enable dump via secure world */
			secure_dump_size = <0x200000>;

			scp_mem_key = "mediatek,reserve-memory-scp_share";
			scp_mem_tbl =
			< 0 0x0 0x0>,      /* secure dump, its size is in secure_dump_size */
			< 1 0x4E300 0x0>,  /* vow, 297KB (2 model size)*/
			< 2 0x100000 0x0>, /* ensor main, 1 MB */
			< 3 0x180000 0x0>, /* logger, 1.5 MB */
			< 4 0x19000 0x0>,  /* audio, 100 KB */
			< 5 0x5A00 0x0>,   /* vow bargein, 22.5KB */
			< 6 0x100 0x0>,    /* scp parames, 256 bytes */
			< 7 0x19000 0x0>,   /* ultrasound */
			< 8 0x10000 0x0>,  /* sensor supper, 64 KB */
			< 9 0x1000 0x0>,   /* sensor list, 4 KB */
			<10 0x2000 0x0>,  /* sensor debug, 8 KB */
			<11 0x100 0x0>,   /* sensor custom writer, 256 bytes */
			<12 0x100 0x0>,   /* sensor custom reader, 256 bytes */
			<13 0x19000  0x0>; /* rv spk, 0x1000(share)+0x18000(memif)*/

			memorydump =
			<0x0c0000>, /* l2tcm */
			<0x03c000>, /* l1c */
			<0x003c00>, /* regdump */
			<0x000400>, /* trace buffer */
			<0x100000>; /* dram */
		};

		dramc_ch1_rsv@10900000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10900000 0 0x40000>;
		};

		dramc_ch1_rsv@10940000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10940000 0 0xc0000>;
		};

		auxadc: auxadc@11001000 {
			compatible = "mediatek,mt6765-auxadc";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 96 IRQ_TYPE_EDGE_RISING 0>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_AUXADC>;
			clock-names = "main";
			#io-channel-cells = <1>;
			/* Auxadc efuse calibration */
			/* 1. Auxadc cali on/off bit shift */
			mediatek,cali-en-bit = <20>;
			/* 2. Auxadc cali ge bits shift */
			mediatek,cali-ge-bit = <10>;
			/* 3. Auxadc cali oe bits shift */
			mediatek,cali-oe-bit = <0>;
			/* 4. Auxadc cali efuse reg offset */
			mediatek,cali-efuse-reg-offset = <0x198>;
			nvmem = <&efuse>;
			nvmem-names = "mtk_efuse";
			#interconnect-cells = <1>;
		};

		smart_pa: smart_pa {
		};

		afe: mt6789-afe-pcm@11210000 {
			compatible = "mediatek,mt6789-sound";
			reg = <0 0x11210000 0 0x2000>;
			interrupts = <GIC_SPI 234 IRQ_TYPE_LEVEL_HIGH 0>;
			topckgen = <&topckgen_clk>;
			apmixedsys = <&apmixedsys_clk>;
			infracfg = <&infracfg_ao_clk>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_AUDIO>;

			clocks = <&afe_clk CLK_AFE_AFE>,
				<&afe_clk CLK_AFE_DAC>,
				<&afe_clk CLK_AFE_DAC_PREDIS>,
				<&afe_clk CLK_AFE_ADC>,
				<&afe_clk CLK_AFE_22M>,
				<&afe_clk CLK_AFE_24M>,
				<&afe_clk CLK_AFE_APLL_TUNER>,
				<&afe_clk CLK_AFE_APLL2_TUNER>,
				<&afe_clk CLK_AFE_TML>,
				<&afe_clk CLK_AFE_NLE>,
				<&afe_clk CLK_AFE_DAC_HIRES>,
				<&afe_clk CLK_AFE_ADC_HIRES>,
				<&afe_clk CLK_AFE_ADC_HIRES_TML>,
				<&afe_clk CLK_AFE_I2S1_BCLK>,
				<&afe_clk CLK_AFE_I2S2_BCLK>,
				<&afe_clk CLK_AFE_I2S3_BCLK>,
				<&afe_clk CLK_AFE_I2S4_BCLK>,
				<&afe_clk CLK_AFE_GENERAL3_ASRC>,
				<&afe_clk CLK_AFE_CONNSYS_I2S_ASRC>,
				<&afe_clk CLK_AFE_GENERAL1_ASRC>,
				<&afe_clk CLK_AFE_GENERAL2_ASRC>,
				<&infracfg_ao_clk CLK_IFRAO_AUDIO>,
				<&infracfg_ao_clk CLK_IFRAO_AUDIO_26M_BCLK>,
				<&apmixedsys_clk CLK_APMIXED_APLL1>,
				<&apmixedsys_clk CLK_APMIXED_APLL2>,
				<&topckgen_clk CLK_TOP_AUDIO_SEL>,
				<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4_D4>,
				<&topckgen_clk CLK_TOP_AUD_1_SEL>,
				<&topckgen_clk CLK_TOP_APLL1>,
				<&topckgen_clk CLK_TOP_AUD_2_SEL>,
				<&topckgen_clk CLK_TOP_APLL2>,
				<&topckgen_clk CLK_TOP_AUD_ENGEN1_SEL>,
				<&topckgen_clk CLK_TOP_APLL1_D4>,
				<&topckgen_clk CLK_TOP_APLL1_D8>,
				<&topckgen_clk CLK_TOP_AUD_ENGEN2_SEL>,
				<&topckgen_clk CLK_TOP_APLL2_D4>,
				<&topckgen_clk CLK_TOP_APLL2_D8>,
				<&topckgen_clk CLK_TOP_APLL_I2S0_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S1_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S2_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S3_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S4_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_I2S5_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV0>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV1>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV2>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV3>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV4>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIVB>,
				<&topckgen_clk CLK_TOP_APLL12_CK_DIV5>,
				<&topckgen_clk CLK_TOP_AUDIO_H_SEL>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>;

			clock-names = "aud_afe_clk",
				"aud_dac_clk",
				"aud_dac_predis_clk",
				"aud_adc_clk",
				"aud_apll22m_clk",
				"aud_apll24m_clk",
				"aud_apll1_tuner_clk",
				"aud_apll2_tuner_clk",
				"aud_tml_clk",
				"aud_nle",
				"aud_dac_hires_clk",
				"aud_adc_hires_clk",
				"aud_adc_hires_tml",
				"aud_i2s1_bclk",
				"aud_i2s2_bclk",
				"aud_i2s3_bclk",
				"aud_i2s4_bclk",
				"aud_general3_asrc",
				"aud_connsys_i2s_asrc",
				"aud_general1_asrc",
				"aud_general2_asrc",
				"aud_infra_clk",
				"aud_infra_26m_clk",
				"aud_clk_apmixed_apll1",
				"aud_clk_apmixed_apll2",
				"top_mux_audio",
				"top_mux_audio_int",
				"top_mainpll_d4_d4",
				"top_mux_aud_1",
				"top_apll1_ck",
				"top_mux_aud_2",
				"top_apll2_ck",
				"top_mux_aud_eng1",
				"top_apll1_d4",
				"top_apll1_d8",
				"top_mux_aud_eng2",
				"top_apll2_d4",
				"top_apll2_d8",
				"top_i2s0_m_sel",
				"top_i2s1_m_sel",
				"top_i2s2_m_sel",
				"top_i2s3_m_sel",
				"top_i2s4_m_sel",
				"top_i2s5_m_sel",
				"top_apll12_div0",
				"top_apll12_div1",
				"top_apll12_div2",
				"top_apll12_div3",
				"top_apll12_div4",
				"top_apll12_divb",
				"top_apll12_div5",
				"top_mux_audio_h",
				"top_clk26m_clk";

			pinctrl-names = "aud_clk_mosi_off",
					"aud_clk_mosi_on",
					"aud_clk_miso_off",
					"aud_clk_miso_on",
					"aud_dat_mosi_off",
					"aud_dat_mosi_on",
					"aud_dat_miso0_off",
					"aud_dat_miso0_on",
					"aud_dat_miso1_off",
					"aud_dat_miso1_on",
					"aud_gpio_i2s0_off",
					"aud_gpio_i2s0_on",
					"aud_gpio_i2s3_off",
					"aud_gpio_i2s3_on",
					"vow_dat_miso_off",
					"vow_dat_miso_on",
					"vow_clk_miso_off",
					"vow_clk_miso_on";

			pinctrl-0 = <&aud_clk_mosi_off>;
			pinctrl-1 = <&aud_clk_mosi_on>;
			pinctrl-2 = <&aud_clk_miso_off>;
			pinctrl-3 = <&aud_clk_miso_on>;
			pinctrl-4 = <&aud_dat_mosi_off>;
			pinctrl-5 = <&aud_dat_mosi_on>;
			pinctrl-6 = <&aud_dat_miso0_off>;
			pinctrl-7 = <&aud_dat_miso0_on>;
			pinctrl-8 = <&aud_dat_miso1_off>;
			pinctrl-9 = <&aud_dat_miso1_on>;
			pinctrl-10 = <&aud_gpio_i2s0_off>;
			pinctrl-11 = <&aud_gpio_i2s0_on>;
			pinctrl-12 = <&aud_gpio_i2s3_off>;
			pinctrl-13 = <&aud_gpio_i2s3_on>;
			pinctrl-14 = <&vow_dat_miso_off>;
			pinctrl-15 = <&vow_dat_miso_on>;
			pinctrl-16 = <&vow_clk_miso_off>;
			pinctrl-17 = <&vow_clk_miso_on>;
		};

		audio_sram@11212000 {
			compatible = "mediatek,audio_sram";
			reg = <0 0x11212000 0 0xd000>;
			prefer_mode = <0>;
			mode_size = <0x9c00 0xd000>;
			block_size = <0x1000>;
		};

		btcvsd_snd: mtk-btcvsd-snd@18050000 {
			compatible = "mediatek,mtk-btcvsd-snd";
			reg=<0 0x18050000 0 0x1000>, /*PKV_PHYSICAL_BASE*/
				<0 0x18080000 0 0x10000>; /*SRAM_BANK2*/
			interrupts = <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,infracfg = <&infracfg_ao_clk>;
			/*INFRA MISC, conn_bt_cvsd_mask*/
			/*cvsd_mcu_read, write, packet_indicator*/
			mediatek,offset =<0xf00 0x800 0x140 0x144 0x148>;
			disable_write_silence = <1>;
		};

		snd_scp_ultra: snd_scp_ultra {
			compatible = "mediatek,snd_scp_ultra";
			scp_ultra_dl_memif_id = <0x7>;
			scp_ultra_ul_memif_id = <0xe>;
		};

		sound: sound {
			compatible = "mediatek,mt6789-mt6366-sound";
			mediatek,platform = <&afe>;
			mediatek,speaker-codec {
			};
		};

		snd_scp_audio: snd_scp_audio {
			compatible = "mediatek,snd_scp_audio";
			status = "disabled";
			scp_spk_process_enable = <0x0 0x4 0x10 0x14>;
		};

		efuse: efuse@11c10000 {
			compatible = "mediatek,devinfo";
			reg = <0 0x11c10000 0 0x10000>;
			#address-cells = <1>;
			#size-cells = <1>;

			efuse_segment: segment@78 {
				reg = <0x78 0x4>;
			};

			u2_phy_data: u2_phy_data {
				reg = <0x1b0 0x4>;
			};

			lvts_e_data1: data1 {
				reg = <0x1b4 0x2c>;
			};

			lvts_e_data2: data2 {
				reg = <0x2f8 0x8>;
			};

			lkginfo: lkg {
				reg = <0x218 0x18>;
			};
		};

		lvts: lvts@1100B000 {
			compatible = "mediatek,mt6789-lvts";
			#thermal-sensor-cells = <1>;
			reg = <0 0x1100B000 0 0x1000>;  /* AP domain */
			interrupts = <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH 0>;  /* AP domain */

			clocks = <&infracfg_ao_clk CLK_IFRAO_THERM>;
			clock-names = "lvts_clk";
			resets = <&infracfg_rst 0>;  /* AP domain */

			nvmem-cells = <&lvts_e_data1 &lvts_e_data2>;
			nvmem-cell-names = "e_data1","e_data2";
		};

		ufshci: ufshci@11270000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x11270000 0 0x2300>;
			interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH 0>;

			clocks = <&infracfg_ao_clk CLK_IFRAO_UFS>,
				   <&infracfg_ao_clk CLK_IFRAO_UFS_SAP_BCLK>,
				   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_TICK>,
				   <&infracfg_ao_clk CLK_IFRAO_UNIPRO_SYSCLK>,
				   <&infracfg_ao_clk CLK_IFRAO_UFS_AES>,
				   <&topckgen_clk CLK_TOP_AES_UFSFDE_SEL>,
				   <&topckgen_clk CLK_TOP_UFS_SEL>;
			clock-names = "ufs", "ufs_mp", "unipro_tick",
					"unipro_sys", "ufs_aes",
					"ufsfde_ck", "ufs_ck";

			freq-table-hz = <0 0>, <0 0>, <0 0>, <0 0>, <0 0>,
					<0 0>, <0 0>;

			/* vccq2 is ext ldo */
			vcc-supply = <&mt6358_vemc_reg>;

			resets = <&infracfg_rst 1>, <&infracfg_rst 2>,
				<&infracfg_rst 3>;
			reset-names = "hci_rst", "unipro_rst", "crypto_rst";

			bootmode = <&chosen>;
			mediatek,ufs-qos;
		};

		mmc0: mmc@11230000 {
			compatible = "mediatek,mt6789-mmc";
			reg = <0 0x11230000 0 0x10000>,
			      <0 0x11f50000 0 0x1000>;
			interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC50_0_HCLK_SEL>,
				<&topckgen_clk CLK_TOP_MSDC50_0_SEL>,
				<&topckgen_clk CLK_TOP_AES_MSDCFDE_SEL>,
				<&infracfg_ao_clk CLK_IFRAO_MSDC0>,
				<&infracfg_ao_clk CLK_IFRAO_MSDC0_SRC>,
				<&infracfg_ao_clk CLK_IFRAO_MSDC0_AES>;
			clock-names = "bus_clk", "source", "crypto_clk",
				"hclk", "source_cg", "crypto_cg";
			status = "disabled";
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,mt6789-mmc";
			reg = <0 0x11240000 0 0x1000>,
			      <0 0x11ef0000 0 0x1000>;
			interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
				<&infracfg_ao_clk CLK_IFRAO_MSDC1>,
				<&infracfg_ao_clk CLK_IFRAO_MSDC1_SRC>;
			clock-names = "source", "hclk", "source_cg";
			status = "disabled";
		};

		mali: mali@13000000 {
			compatible = "mediatek,mali", "arm,mali-valhall";
			reg = <0 0x13000000 0 0x4000>;
			interrupts =
				<GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names =
				"GPU",
				"MMU",
				"JOB",
				"EVENT",
				"PWR";
			operating-points-v2 = <&gpu_mali_opp>;
			#cooling-cells = <2>;
			ged-supply = <&ged>;
		};

		gpufreq: gpufreq {
			compatible = "mediatek,gpufreq";
			reg =
				<0 0x13fbf000 0 0x1000>,  /* MFG_TOP_CONFIG (G3D_CONFIG) */
				<0 0x10006000 0 0x1000>,  /* SLEEP */
				<0 0x1021c000 0 0x1000>,  /* NTH_EMICFG_REG */
				<0 0x1020e000 0 0x1000>,  /* infracfg */
				<0 0x10042000 0 0x1000>,  /* FMEM_AO_DEBUG_CTRL */
				<0 0x10001000 0 0x1000>,  /* INFRACFG_AO */
				<0 0x10023000 0 0x1000>,  /* INFRA_AO_DEBUG_CTRL */
				<0 0x1002b000 0 0x1000>,  /* INFRA_AO1_DEBUG_CTRL */
				<0 0x10000000 0 0x1000>,  /* TOPCKGEN */
				<0 0x11c10000 0 0x1000>,  /* EFUSE */
				<0 0x10215000 0 0x1000>;  /* infra_bcrm */
			reg-names = "mfg_top_config",
				"sleep",
				"nth_emicfg_reg",
				"infracfg",
				"fmem_ao_debug_ctrl",
				"infracfg_ao",
				"infra_ao_debug_ctrl",
				"infra_ao1_debug_ctrl",
				"topckgen",
				"efuse",
				"infra_bcrm";
			clocks =
				<&topckgen_clk CLK_TOP_MFG_PLL_SEL>,
				<&topckgen_clk CLK_TOP_MFG_REF_SEL>,
				<&topckgen_clk CLK_TOP_MFGPLL>,
				<&topckgen_clk CLK_TOP_MFG_REF>,
				<&mfg_top_config_clk CLK_MFGCFG_BG3D>;
			clock-names =
				"clk_mux",
				"clk_ref_mux",
				"clk_main_parent",
				"clk_sub_parent",
				"subsys_bg3d";
#if 0
			power-domains =
				<&scpsys MT6789_POWER_DOMAIN_MFG0>,
				<&scpsys MT6789_POWER_DOMAIN_MFG1>,
				<&scpsys MT6789_POWER_DOMAIN_MFG2>,
				<&scpsys MT6789_POWER_DOMAIN_MFG3>;
			power-domain-names =
				"pd_mfg0",
				"pd_mfg1",
				"pd_mfg2",
				"pd_mfg3";
#endif
			_vgpu-supply = <&mt6358_vgpu_reg>;
			_vsram_gpu-supply = <&mt6358_vsram_gpu_reg>;
			nvmem-cells = <&efuse_segment>;
			nvmem-cell-names = "efuse_segment_cell";
			fhctl-supply = <&fhctl>;
			gpufreq_wrapper-supply = <&gpufreq_wrapper>;
		};

		gpufreq_wrapper: gpufreq_wrapper {
			compatible = "mediatek,gpufreq_wrapper";
			gpufreq-version = <2>;
			dual-buck = <0>;
			gpueb-support = <0>;
		};

		ged: ged {
			compatible = "mediatek,ged";
			gpufreq-supply = <&gpufreq>;
		};

		gpu_mali_opp: opp-table0 {
			compatible = "operating-points-v2";
			opp00 {
				opp-hz = /bits/ 64 <1100000000>;
				opp-microvolt = <850000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <1086000000>;
				opp-microvolt = <843750>;
			};
			opp02 {
				opp-hz = /bits/ 64 <1072000000>;
				opp-microvolt = <837500>;
			};
			opp03 {
				opp-hz = /bits/ 64 <1058000000>;
				opp-microvolt = <831250>;
			};
			opp04 {
				opp-hz = /bits/ 64 <1045000000>;
				opp-microvolt = <825000>;
			};
			opp05 {
				opp-hz = /bits/ 64 <1031000000>;
				opp-microvolt = <818750>;
			};
			opp06 {
				opp-hz = /bits/ 64 <1017000000>;
				opp-microvolt = <812500>;
			};
			opp07 {
				opp-hz = /bits/ 64 <1003000000>;
				opp-microvolt = <806250>;
			};
			opp08 {
				opp-hz = /bits/ 64 <990000000>;
				opp-microvolt = <800000>;
			};
			opp09 {
				opp-hz = /bits/ 64 <976000000>;
				opp-microvolt = <793750>;
			};
			opp10 {
				opp-hz = /bits/ 64 <962000000>;
				opp-microvolt = <781250>;
			};
			opp11 {
				opp-hz = /bits/ 64 <948000000>;
				opp-microvolt = <775000>;
			};
			opp12 {
				opp-hz = /bits/ 64 <935000000>;
				opp-microvolt = <768750>;
			};
			opp13 {
				opp-hz = /bits/ 64 <921000000>;
				opp-microvolt = <762500>;
			};
			opp14 {
				opp-hz = /bits/ 64 <907000000>;
				opp-microvolt = <756250>;
			};
			opp15 {
				opp-hz = /bits/ 64 <893000000>;
				opp-microvolt = <750000>;
			};
			opp16 {
				opp-hz = /bits/ 64 <880000000>;
				opp-microvolt = <743750>;
			};
			opp17 {
				opp-hz = /bits/ 64 <868000000>;
				opp-microvolt = <737500>;
			};
			opp18 {
				opp-hz = /bits/ 64 <857000000>;
				opp-microvolt = <731250>;
			};
			opp19 {
				opp-hz = /bits/ 64 <846000000>;
				opp-microvolt = <725000>;
			};
			opp20 {
				opp-hz = /bits/ 64 <835000000>;
				opp-microvolt = <718750>;
			};
			opp21 {
				opp-hz = /bits/ 64 <823000000>;
				opp-microvolt = <712500>;
			};
			opp22 {
				opp-hz = /bits/ 64 <812000000>;
				opp-microvolt = <706250>;
			};
			opp23 {
				opp-hz = /bits/ 64 <801000000>;
				opp-microvolt = <706250>;
			};
			opp24 {
				opp-hz = /bits/ 64 <790000000>;
				opp-microvolt = <700000>;
			};
			opp25 {
				opp-hz = /bits/ 64 <778000000>;
				opp-microvolt = <693750>;
			};
			opp26 {
				opp-hz = /bits/ 64 <767000000>;
				opp-microvolt = <687500>;
			};
			opp27 {
				opp-hz = /bits/ 64 <756000000>;
				opp-microvolt = <681250>;
			};
			opp28 {
				opp-hz = /bits/ 64 <745000000>;
				opp-microvolt = <675000>;
			};
			opp29 {
				opp-hz = /bits/ 64 <733000000>;
				opp-microvolt = <668750>;
			};
			opp30 {
				opp-hz = /bits/ 64 <722000000>;
				opp-microvolt = <662500>;
			};
			opp31 {
				opp-hz = /bits/ 64 <711000000>;
				opp-microvolt = <656250>;
			};
			opp32 {
				opp-hz = /bits/ 64 <700000000>;
				opp-microvolt = <650000>;
			};
			opp33 {
				opp-hz = /bits/ 64 <674000000>;
				opp-microvolt = <643750>;
			};
			opp34 {
				opp-hz = /bits/ 64 <648000000>;
				opp-microvolt = <637500>;
			};
			opp35 {
				opp-hz = /bits/ 64 <622000000>;
				opp-microvolt = <631250>;
			};
			opp36 {
				opp-hz = /bits/ 64 <596000000>;
				opp-microvolt = <625000>;
			};
			opp37 {
				opp-hz = /bits/ 64 <570000000>;
				opp-microvolt = <618750>;
			};
			opp38 {
				opp-hz = /bits/ 64 <545000000>;
				opp-microvolt = <612500>;
			};
			opp39 {
				opp-hz = /bits/ 64 <519000000>;
				opp-microvolt = <606250>;
			};
			opp40 {
				opp-hz = /bits/ 64 <493000000>;
				opp-microvolt = <600000>;
			};
			opp41 {
				opp-hz = /bits/ 64 <467000000>;
				opp-microvolt = <593750>;
			};
			opp42 {
				opp-hz = /bits/ 64 <441000000>;
				opp-microvolt = <587500>;
			};
			opp43 {
				opp-hz = /bits/ 64 <415000000>;
				opp-microvolt = <581250>;
			};
			opp44 {
				opp-hz = /bits/ 64 <390000000>;
				opp-microvolt = <575000>;
			};
		};

		dfd@13e00000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13e00000 0 0x112000>;
		};

		g3d_dvfs@13fbb000 {
			compatible = "mediatek,g3d_dvfs";
			reg = <0 0x13fbb000 0 0x1000>;
		};

		g3d_config@13fbc000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fbc000 0 0x1000>;
		};

		g3d_config@13fbd000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fbd000 0 0x1000>;
		};

		g3d_config@13fbf000 {
			compatible = "mediatek,g3d_config";
			reg = <0 0x13fbf000 0 0x1000>;
		};

		mmqos_wrapper {
				compatible = "mediatek,mt6789-mmqos-wrapper";
		};

		mmqos: interconnect {
			compatible = "mediatek,mt6789-mmqos";
			#mtk-interconnect-cells = <1>;
			mediatek,larbs = <&smi_larb0 &smi_larb1 &smi_larb2
						&smi_larb4 &smi_larb7 &smi_larb9
						&smi_larb13 &smi_larb14 &smi_larb16
						&smi_larb17 &smi_larb20>;
			mediatek,commons = <&smi_disp_common>;
			clocks = <&topckgen_clk CLK_TOP_DISP_SEL>;
			clock-names = "mm";
			interconnects = <&dvfsrc MT6873_MASTER_MMSYS &dvfsrc MT6873_SLAVE_DDR_EMI>,
					<&dvfsrc MT6873_MASTER_HRT_MMSYS
					&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
			interconnect-names = "icc-bw", "icc-hrt-bw";
		};

		disp_smi_2x1_sub_common_u0: disp_smi_2x1_sub_comm0@1401b000 {
			compatible = "mediatek,mt6789-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1401b000 0 0x1000>;
			mediatek,common-id = <1>;
			init-power-on;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_SMI_INFRA>,
					<&dispsys_config_clk CLK_MM_SMI_COMMON>,
					<&dispsys_config_clk CLK_MM_SMI_GALS>,
					<&dispsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		disp_smi_2x1_sub_common_u1: disp_smi_2x1_sub_comm1@1401c000 {
			compatible = "mediatek,mt6789-smi-common",
				"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
			reg = <0 0x1401c000 0 0x1000>;
			mediatek,common-id = <2>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_SMI_INFRA>,
					<&dispsys_config_clk CLK_MM_SMI_COMMON>,
					<&dispsys_config_clk CLK_MM_SMI_GALS>,
					<&dispsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_disp_common: smi_disp_comm@14002000 {
			compatible = "mediatek,mt6789-smi-common", "syscon",
					"mediatek,smi-common";
			reg = <0 0x14002000 0 0x1000>;
			mediatek,smi = <&disp_smi_2x1_sub_common_u0 &disp_smi_2x1_sub_common_u1>;
			mediatek,common-id = <0>;
			operating-points-v2 = <&opp_table_disp0>;
			smi-common;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_SMI_INFRA>,
					<&dispsys_config_clk CLK_MM_SMI_COMMON>,
					<&dispsys_config_clk CLK_MM_SMI_GALS>,
					<&dispsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		img1_smi_2x1_sub_common: img1_smi_2x1_sub_comm@1401e000 {
			compatible = "mediatek,mt6789-smi-common", "syscon",
					"mediatek,smi-common", "mediatek,smi-sub-common";
			reg = <0 0x1401e000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,common-id = <3>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_SMI_INFRA>,
					<&dispsys_config_clk CLK_MM_SMI_COMMON>,
					<&dispsys_config_clk CLK_MM_SMI_GALS>,
					<&dispsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		img0_smi_2x1_sub_common: img0_smi_2x1_sub_comm@1502f000 {
			compatible = "mediatek,mt6789-smi-common", "syscon",
					"mediatek,smi-common", "mediatek,smi-sub-common";
			reg = <0 0x1502f000 0 0x1000>;
			mediatek,smi = <&img1_smi_2x1_sub_common>;
			mediatek,common-id = <4>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_ISP>;
			clocks = <&imgsys1_clk CLK_IMGSYS1_LARB9>,
				<&imgsys1_clk CLK_IMGSYS1_LARB10>,
				<&imgsys1_clk CLK_IMGSYS1_DIP>,
				<&imgsys1_clk CLK_IMGSYS1_GALS>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		ipe_smi_2x1_sub_common: ipe_smi_2x1_sub_comm@1b00e000 {
			compatible = "mediatek,mt6789-smi-common", "syscon",
					"mediatek,smi-common", "mediatek,smi-sub-common";
			reg = <0 0x1b00e000 0 0x1000>;
			mediatek,smi = <&img1_smi_2x1_sub_common>;
			mediatek,common-id = <5>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_IPE>;
			clocks = <&ipesys_clk CLK_IPE_SMI_SUBCOM>,
					<&ipesys_clk CLK_IPE_SMI_SUBCOM>,
					<&ipesys_clk CLK_IPE_SMI_SUBCOM>,
					<&ipesys_clk CLK_IPE_SMI_SUBCOM>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		cam_smi_3x1_sub_common1: cam_smi_3x1_sub_comm1@1a00c000 {
			compatible = "mediatek,mt6789-smi-common", "syscon",
					"mediatek,smi-common", "mediatek,smi-sub-common";
			reg = <0 0x1a00c000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,common-id = <6>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM>;
			clocks = <&camsys_main_clk CLK_CAM_M_LARB14>,
					<&camsys_main_clk CLK_CAM_M_CAM>,
					<&camsys_main_clk CLK_CAM_M_LARB14>,
					<&camsys_main_clk CLK_CAM_M_CAM>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		cam_smi_4x1_sub_common0: cam_smi_4x1_sub_comm0@1a00d000 {
			compatible = "mediatek,mt6789-smi-common", "syscon",
					"mediatek,smi-common", "mediatek,smi-sub-common";
			reg = <0 0x1a00d000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,common-id = <7>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM>;
			clocks = <&camsys_main_clk CLK_CAM_M_LARB13>,
				<&camsys_main_clk CLK_CAM_M_CAM>,
				<&camsys_main_clk CLK_CAM_M_LARB13>,
				<&camsys_main_clk CLK_CAM_M_CAM>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_pd_cam_main: smi_pd_cam_main {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&cam_smi_3x1_sub_common1 &cam_smi_4x1_sub_common0>;
			mediatek,comm-port-range = <0x2 0x2>;
			main-power;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM>;
		};

		smi_pd_cam_rawa: smi_pd_cam_rawa {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&cam_smi_3x1_sub_common1>;
			mediatek,comm-port-range = <0x2>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM_RAWA>;
			power-reset = <0x1a04f00c 0>;
		};

		smi_pd_cam_rawb: smi_pd_cam_rawb {
			compatible = "mediatek,smi-pd";
			mediatek,smi = <&cam_smi_4x1_sub_common0>;
			mediatek,comm-port-range = <0x2>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM_RAWB>;
			power-reset = <0x1a06f00c 0>;
		};

		smi_larb0: smi_larb0@14003000 {
			compatible = "mediatek,smi_larb0",
					"mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,smi = <&smi_disp_common>;
			reg = <0 0x14003000 0 0x1000>;
			mediatek,larb-id = <0>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_SMI_INFRA>,
					<&dispsys_config_clk CLK_MM_SMI_COMMON>,
					<&dispsys_config_clk CLK_MM_SMI_GALS>,
					<&dispsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_larb1: smi_larb1@14004000 {
			compatible = "mediatek,smi_larb1",
					"mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,smi = <&smi_disp_common>;
			reg = <0 0x14004000 0 0x1000>;
			mediatek,larb-id = <1>;
			init-power-on;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_SMI_INFRA>,
					<&dispsys_config_clk CLK_MM_SMI_COMMON>,
					<&dispsys_config_clk CLK_MM_SMI_GALS>,
					<&dispsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "apb", "smi", "gals0", "gals1";
		};

		smi_test {
			compatible = "mediatek,smi-testcase";
			mediatek,larbs = <&smi_larb2>;
		};

		smi_larb2: smi_larb2@1f002000 {
			compatible = "mediatek,smi_larb2",
					"mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,smi = <&smi_disp_common>;
			reg = <0 0x1f002000 0 0x1000>;
			mediatek,larb-id = <2>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_DISP>;
			clocks = <&mdpsys_config_clk CLK_MDP_SMI0>,
						<&mdpsys_config_clk CLK_MDP_SMI0>;
			clock-names = "apb","smi";
		};

		smi_larb4: smi_larb4@1602e000 {
			compatible = "mediatek,smi_larb4",
					"mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,smi = <&smi_disp_common>;
			reg = <0 0x1602e000 0 0x1000>;
			mediatek,larb-id = <4>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_VDEC>;
			clocks =	<&vdec_gcon_base_clk CLK_VDE2_LARB1_CKEN>,
							<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>;
			clock-names = "apb", "smi";
		};

		smi_larb7: smi_larb7@17010000 {
			compatible = "mediatek,smi_larb7",
					"mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			reg = <0 0x17010000 0 0x1000>;
			mediatek,smi = <&smi_disp_common>;
			mediatek,larb-id = <7>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_VENC>;
			clocks =	<&venc_gcon_clk CLK_VEN1_CKE0_LARB>,
							<&venc_gcon_clk CLK_VEN1_CKE2_JPGENC>;
			clock-names = "apb", "smi";
		};

		smi_larb9: smi_larb9@1502e000 {
			compatible = "mediatek,smi_larb9",
					"mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,smi = <&img0_smi_2x1_sub_common>;
			reg = <0 0x1502e000 0 0x1000>;
			mediatek,larb-id = <9>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_ISP>;
			clocks =  <&imgsys1_clk CLK_IMGSYS1_LARB9>,
					<&imgsys1_clk CLK_IMGSYS1_LARB9>;
			clock-names = "apb", "smi";
		};

		smi_larb20: smi_larb20@1b00f000 {
			compatible = "mediatek,smi_larb20",
				"mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			reg = <0 0x1b00f000 0 0x1000>;
			mediatek,smi = <&ipe_smi_2x1_sub_common>;
			mediatek,larb-id = <20>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_IPE>;
			clocks = <&ipesys_clk CLK_IPE_LARB20>,
					<&ipesys_clk CLK_IPE_LARB20>;
			clock-names = "apb", "smi";
		};

		smi_larb13: smi_larb13@1a001000 {
			compatible = "mediatek,smi_larb13",
					"mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,smi = <&cam_smi_4x1_sub_common0>;
			reg = <0 0x1a001000 0 0x1000>;
			mediatek,larb-id = <13>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM>;
			clocks = <&camsys_main_clk CLK_CAM_M_LARB13>,
					<&camsys_main_clk CLK_CAM_M_LARB13>;
			clock-names = "apb", "smi";
		};

		smi_larb14: smi_larb14@1a002000 {
			compatible = "mediatek,smi_larb14",
					"mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,smi = <&cam_smi_3x1_sub_common1>;
			reg = <0 0x1a002000 0 0x1000>;
			mediatek,larb-id = <14>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM>;
			clocks = <&camsys_main_clk CLK_CAM_M_LARB14>,
					<&camsys_main_clk CLK_CAM_M_LARB14>;
			clock-names = "apb", "smi";
		};

		smi_larb16: smi_larb16@1a00f000 {
			compatible = "mediatek,smi_larb16",
				"mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,smi = <&cam_smi_3x1_sub_common1>;
			reg = <0 0x1a00f000 0 0x1000>;
			mediatek,larb-id = <16>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM_RAWA>;
			clocks = <&camsys_rawa_clk CLK_CAM_RA_LARBX>,
					<&camsys_rawa_clk CLK_CAM_RA_CAM>;
			clock-names = "apb", "smi";
		};

		smi_larb17: smi_larb17@1a010000 {
			compatible = "mediatek,smi_larb17",
				"mediatek,mt6789-smi-larb", "mediatek,smi-larb";
			mediatek,smi = <&cam_smi_4x1_sub_common0>;
			reg = <0 0x1a010000 0 0x1000>;
			mediatek,larb-id = <17>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CAM_RAWB>;
			clocks = <&camsys_rawb_clk CLK_CAM_RB_LARBX>,
					<&camsys_rawb_clk CLK_CAM_RB_CAM>;
			clock-names = "apb", "smi";
		};

		mtkfb: mtkfb@0 {
			compatible = "mediatek,mtkfb";
		};

		disp_pwm: disp_pwm0@1100e000 {
			compatible = "mediatek,disp_pwm0",
					"mediatek,mt6789-disp-pwm";
			reg = <0 0x1100e000 0 0x1000>;
			interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH 0>;
			#pwm-cells = <2>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_DISP_PWM>,
				<&topckgen_clk CLK_TOP_DISP_PWM_SEL>,
				<&topckgen_clk CLK_TOP_OSC_D4>;
			clock-names = "main", "mm", "pwm_src";
		};

		dispsys_config: dispsys_config@14000000 {
			compatible = "mediatek,mt6789-disp";
			reg = <0 0x14000000 0 0x1000>;
			#clock-cells = <1>;
			iommus = <&disp_iommu M4U_PORT_L1_OVL_2L_RDMA0>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
			fake-engine = <&smi_larb0 M4U_PORT_L0_DISP_FAKE0>,
					<&smi_larb1 M4U_PORT_L1_DISP_FAKE1>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_26M>,
				   <&dispsys_config_clk CLK_MM_APB_BUS>,
				   <&dispsys_config_clk CLK_MM_DISP_MUTEX0>;
			clock-num = <3>;
			operating-points-v2 = <&opp_table_disp0>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects = <&mmqos SLAVE_LARB(23) &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "disp_hrt_qos";

			/* define threads, see mt6789-gce.h */
			mediatek,mailbox-gce = <&gce>;
			mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
				<&gce 1 0 CMDQ_THR_PRIO_4>,
				<&gce 2 0 CMDQ_THR_PRIO_4>,
				<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 4 0 CMDQ_THR_PRIO_4>,
				<&gce 6 0 CMDQ_THR_PRIO_3>;

			gce-client-names = "CLIENT_CFG0",
				"CLIENT_CFG1",
				"CLIENT_CFG2",
				"CLIENT_TRIG_LOOP0",
				"CLIENT_SUB_CFG0",
				"CLIENT_DSI_CFG0";

			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
				<&gce 0x14010000 SUBSYS_1401XXXX>,
				<&gce 0x14020000 SUBSYS_1402XXXX>;

			gce-event-names = "disp_mutex0_eof",
				"disp_token_stream_dirty0",
				"disp_wait_dsi0_te",
				"disp_token_stream_eof0",
				"disp_dsi0_eof",
				"disp_token_esd_eof0",
				"disp_rdma0_eof0",
				"disp_wdma0_eof0",
				"disp_token_stream_block0",
				"disp_token_cabc_eof0",
				"disp_wdma0_eof2",
				"disp_dsi0_sof0",
				"disp_token_disp_va_start0",
				"disp_token_disp_va_end0",
				"disp_token_disp_va_start2",
				"disp_token_disp_va_end2";

			gce-events =
				<&gce CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_0>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
				<&gce CMDQ_EVENT_DISP_DSI0_TE_ENG_EVENT>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
				<&gce CMDQ_EVENT_DISP_DSI0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
				<&gce CMDQ_EVENT_DISP_DISP_RDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
				<&gce CMDQ_EVENT_DISP_DISP_WDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISP_DSI0_SOF>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>;

			helper-name = "MTK_DRM_OPT_STAGE",
				"MTK_DRM_OPT_USE_CMDQ",
				"MTK_DRM_OPT_USE_M4U",
				"MTK_DRM_OPT_MMQOS_SUPPORT",
				"MTK_DRM_OPT_MMDVFS_SUPPORT",
				"MTK_DRM_OPT_SODI_SUPPORT",
				"MTK_DRM_OPT_IDLE_MGR",
				"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
				"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
				"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
				"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
				"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
				"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
				"MTK_DRM_OPT_MET_LOG",
				"MTK_DRM_OPT_USE_PQ",
				"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
				"MTK_DRM_OPT_ESD_CHECK_SWITCH",
				"MTK_DRM_OPT_PRESENT_FENCE",
				"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
				"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
				"MTK_DRM_OPT_HRT",
				"MTK_DRM_OPT_HRT_MODE",
				"MTK_DRM_OPT_DELAYED_TRIGGER",
				"MTK_DRM_OPT_OVL_EXT_LAYER",
				"MTK_DRM_OPT_AOD",
				"MTK_DRM_OPT_RPO",
				"MTK_DRM_OPT_DUAL_PIPE",
				"MTK_DRM_OPT_DC_BY_HRT",
				"MTK_DRM_OPT_OVL_WCG",
				"MTK_DRM_OPT_OVL_SBCH",
				"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
				"MTK_DRM_OPT_MET",
				"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
				"MTK_DRM_OPT_VP_PQ",
				"MTK_DRM_OPT_GAME_PQ",
				"MTK_DRM_OPT_MMPATH",
				"MTK_DRM_OPT_HBM",
				"MTK_DRM_OPT_VDS_PATH_SWITCH",
				"MTK_DRM_OPT_LAYER_REC",
				"MTK_DRM_OPT_CLEAR_LAYER",
				"MTK_DRM_OPT_LFR",
				"MTK_DRM_OPT_SF_PF",
				"MTK_DRM_OPT_DYN_MIPI_CHANGE",
				"MTK_DRM_OPT_PRIM_DUAL_PIPE",
				"MTK_DRM_OPT_MSYNC2_0",
				"MTK_DRM_OPT_VIRTUAL_DISP",
				"MTK_DRM_OPT_MML_PRIMARY";

			helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
				<1>, /*MTK_DRM_OPT_USE_CMDQ*/
				<1>, /*MTK_DRM_OPT_USE_M4U*/
				<1>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
				<1>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
				<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
				<1>, /*MTK_DRM_OPT_IDLE_MGR*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
				<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
				<1>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
				<0>, /*MTK_DRM_OPT_MET_LOG*/
				<1>, /*MTK_DRM_OPT_USE_PQ*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
				<1>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
				<1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
				<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
				<1>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
				<1>, /*MTK_DRM_OPT_HRT*/
				<1>, /*MTK_DRM_OPT_HRT_MODE*/
				<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
				<1>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
				<0>, /*MTK_DRM_OPT_AOD*/
				<1>, /*MTK_DRM_OPT_RPO*/
				<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
				<0>, /*MTK_DRM_OPT_OVL_WCG*/
				<0>, /*MTK_DRM_OPT_OVL_SBCH*/
				<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
				<0>, /*MTK_DRM_OPT_MET*/
				<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
				<0>, /*MTK_DRM_OPT_VP_PQ*/
				<0>, /*MTK_DRM_OPT_GAME_PQ*/
				<0>, /*MTK_DRM_OPT_MMPATH*/
				<0>, /*MTK_DRM_OPT_HBM*/
				<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
				<0>, /*MTK_DRM_OPT_LAYER_REC*/
				<1>, /*MTK_DRM_OPT_CLEAR_LAYER*/
				<1>, /*MTK_DRM_OPT_LFR*/
				<0>, /*MTK_DRM_OPT_SF_PF*/
				<1>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
				<0>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_MSYNC2_0*/
				<0>, /*MTK_DRM_OPT_VIRTUAL_DISP*/
				<0>; /*MTK_DRM_OPT_MML_PRIMARY*/
		};

		disp_mtee_sec: disp_mtee_sec {
			compatible = "mediatek,disp_mtee";

			mediatek,mailbox-gce = <&gce>;
			mboxes = <&gce_sec 8 0 CMDQ_THR_PRIO_3>,
				<&gce_sec 9 0 CMDQ_THR_PRIO_3>,
				<&gce_sec 9 0 CMDQ_THR_PRIO_3>;

			gce-client-names = "CLIENT_SEC_CFG0",
					"CLIENT_SEC_CFG1",
					"CLIENT_SEC_CFG2";
		};

		disp_mutex0: disp_mutex@14001000 {
			compatible = "mediatek,disp_mutex0",
					"mediatek,mt6789-disp-mutex";
			reg = <0 0x14001000 0 0x1000>;
			interrupts = <GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_MUTEX0>;
		};

		disp_ovl0: disp_ovl0@14005000 {
			compatible = "mediatek,disp_ovl0",
					"mediatek,mt6789-disp-ovl";
			reg = <0 0x14005000 0 0x1000>;
			interrupts = <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_OVL0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
			iommus = <&disp_iommu M4U_PORT_L0_OVL_RDMA0>,
				   <&disp_iommu M4U_PORT_L0_OVL_RDMA0_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_OVL_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_OVL_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L0_OVL_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL0_qos",
						"DDP_COMPONENT_OVL0_fbdc_qos",
						"DDP_COMPONENT_OVL0_hrt_qos";
		};

		disp_ovl0_2l: disp_ovl0_2l@14006000 {
			compatible = "mediatek,disp_ovl0_2l",
					"mediatek,mt6789-disp-ovl";
			reg = <0 0x14006000 0 0x1000>;
			interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_OVL0_2L>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
			iommus = <&disp_iommu M4U_PORT_L1_OVL_2L_RDMA0>,
				<&disp_iommu M4U_PORT_L1_OVL_2L_RDMA0_HDR>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos",
						"DDP_COMPONENT_OVL0_2L_fbdc_qos",
						"DDP_COMPONENT_OVL0_2L_hrt_qos";
		};

		disp_rdma0: disp_rdma0@14007000 {
			compatible = "mediatek,disp_rdma0",
					"mediatek,mt6789-disp-rdma";
			reg = <0 0x14007000 0 0x1000>;
			interrupts = <GIC_SPI 289 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_RDMA0>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
			iommus = <&disp_iommu M4U_PORT_L1_DISP_RDMA0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_DISP_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L1_DISP_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_RDMA0_qos",
						"DDP_COMPONENT_RDMA0_hrt_qos";
		};

		disp_rsz0: disp_rsz0@14008000 {
			compatible = "mediatek,disp_rsz0",
					"mediatek,mt6789-disp-rsz";
			reg = <0 0x14008000 0 0x1000>;
			interrupts = <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_RSZ0>;
		};

		disp_color0: disp_color0@14009000 {
			compatible = "mediatek,disp_color0",
					"mediatek,mt6789-disp-color";
			reg = <0 0x14009000 0 0x1000>;
			interrupts = <GIC_SPI 291 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_COLOR0>;
		};

		reserved@1400a000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1400a000 0 0x1000>;
		};

		disp_ccorr0: disp_ccorr0@1400b000 {
			compatible = "mediatek,disp_ccorr0",
					"mediatek,mt6789-disp-ccorr";
			reg = <0 0x1400b000 0 0x1000>;
			interrupts = <GIC_SPI 292 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR0>;
			ccorr_bit = <13>;
			ccorr_num_per_pipe = <1>;
			ccorr_linear_per_pipe = <0x1>;
		};

		disp_aal0: disp_aal0@1400c000 {
			compatible = "mediatek,disp_aal0",
					"mediatek,mt6789-disp-aal";
			reg = <0 0x1400c000 0 0x1000>;
			interrupts = <GIC_SPI 294 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_AAL0>;
			mtk_aal_support = <1>;
			mtk_dre30_support = <0>;
		};

		disp_gamma0: disp_gamma0@1400d000 {
			compatible = "mediatek,disp_gamma0",
					"mediatek,mt6789-disp-gamma";
			reg = <0 0x1400d000 0 0x1000>;
			interrupts = <GIC_SPI 295 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_GAMMA0>;
			gamma_data_mode = <2>;
			color_protect_red = <0>;
			color_protect_green = <0>;
			color_protect_blue = <0>;
			color_protect_white = <0>;
			color_protect_black = <0>;
			color_protect_lsb = <0>;
		};

		disp_postmask0: disp_postmask0@1400e000 {
			compatible = "mediatek,disp_postmask0",
					"mediatek,mt6789-disp-postmask";
			reg = <0 0x1400e000 0 0x1000>;
			interrupts = <GIC_SPI 296 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_POSTMASK0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
			iommus = <&disp_iommu M4U_PORT_L0_DISP_POSTMASK0>;
		};

		disp_dither0: disp_dither0@1400f000 {
			compatible = "mediatek,disp_dither0",
					"mediatek,mt6789-disp-dither";
			reg = <0 0x1400f000 0 0x1000>;
			interrupts = <GIC_SPI 297 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER0>;
			pure_clr_det = <0>;
			pure_clr_num = <7>;
			pure_clr_rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		reserved@14010000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14010000 0 0x1000>;
		};

		reserved@14011000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14011000 0 0x1000>;
		};

		disp_dsc_wrap0: disp_dsc_wrap0@14012000 {
			compatible = "mediatek,disp_dsc_wrap",
						"mediatek,mt6789-disp-dsc";
			reg = <0 0x14012000 0 0x1000>;
			interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DSC_WRAP0>;
		};

		mipi_tx_config0: mipi_tx_config@11f60000 {
			compatible = "mediatek,mipi_tx_config0",
						"mediatek,mt6789-mipi-tx";
			reg = <0 0x11f60000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx0_pll";
		};

		dsi0: dsi@14013000 {
			compatible = "mediatek,dsi0",
					"mediatek,mt6789-dsi";
			reg = <0 0x14013000 0 0x1000>;
			interrupts = <GIC_SPI 301 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DSI0>,
				<&dispsys_config_clk CLK_MM_DSI0_DSI_CK_DOMAIN>,
				<&mipi_tx_config0>;
			clock-names = "engine", "digital", "hs";
			phys = <&mipi_tx_config0>;
			phy-names = "dphy";
		};

		dsi_te: dsi_te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
		};

		disp_wdma0: disp_wdma0@14014000 {
			compatible = "mediatek,disp_wdma0",
					"mediatek,mt6789-disp-wdma";
			reg = <0 0x14014000 0 0x1000>;
			interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_WDMA0>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
			iommus = <&disp_iommu M4U_PORT_L1_DISP_WDMA0>;
		};

		reserved@14015000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14015000 0 0x1000>;
		};

		disp_iommu_bank1: iommu@14017000 {
			compatible = "mediatek,common-disp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x14017000 0 0x1000>;
			interrupts = <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank2: iommu@14018000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x14018000 0 0x1000>;
			interrupts = <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank3: iommu@14019000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x14019000 0 0x1000>;
			interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank4: iommu@1401a000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1401a000 0 0x1000>;
			interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu: iommu@14016000 {
			compatible = "mediatek,mt6789-disp-iommu";
			reg = <0 0x14016000 0 0x1000>;
			interrupts = <GIC_SPI 303 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larbs = <&smi_larb0 &smi_larb1 &smi_larb2
					  &smi_larb4 &smi_larb7 &smi_larb9
					  &smi_larb13 &smi_larb14 &smi_larb16
					  &smi_larb17 &smi_larb20>;
			mediatek,iommu_banks = <&disp_iommu_bank1 &disp_iommu_bank2
						&disp_iommu_bank3 &disp_iommu_bank4>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_SMI_IOMMU>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		iommu_test {
			compatible = "mediatek,ktf-iommu-test";
			iommus = <&disp_iommu M4U_PORT_L0_DISP_POSTMASK0>;
		};

		mtk_iommu_debug {
			compatible = "mediatek,mt6789-iommu-debug";
		};

		mtk_iommu_pseudo {
			compatible = "mediatek,mt6789-iommu-pseudo";
			mediatek,larbs = <&smi_larb0 &smi_larb1 &smi_larb2
					  &smi_larb4 &smi_larb7 &smi_larb9
					  &smi_larb13 &smi_larb14 &smi_larb16
					  &smi_larb17 &smi_larb20>;
		};

		mtk_sec_dmaheap {
			compatible = "mediatek,dmaheap-region-base";
			iommus = <&disp_iommu M4U_PORT_L0_DISP_POSTMASK0>;
		};

		mtk_iommu_test_dmaheap_normal {
			compatible = "mediatek,dmaheap-normal";
			iommus = <&disp_iommu M4U_PORT_L0_DISP_POSTMASK0>;
		};

		mtk_iommu_test0 {
			compatible = "mediatek,iommu-test-dom0";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_PORT_L0_DISP_POSTMASK0>;
		};

		mtk_iommu_test1 {
			compatible = "mediatek,iommu-test-dom1";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_PORT_L4_VDEC_MC_EXT>;
		};

		mtk_iommu_test2 {
			compatible = "mediatek,iommu-test-dom2";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_PORT_L2_MDP_RDMA0>;
		};

		reserved@1401d000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1401d000 0 0x1000>;
		};

		reserved@1401f000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1401f000 0 0xe1000>;
		};

		imgsys_config: imgsys_config@15020000 {
			compatible = "mediatek,imgsys", "syscon";
			reg = <0 0x15020000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_ISP>;

			mediatek,larb = <&smi_larb9>;
			iommus = <&disp_iommu M4U_PORT_L9_IMG_IMGI_D1>,
			<&disp_iommu M4U_PORT_L9_IMG_IMGBI_D1>,
			<&disp_iommu M4U_PORT_L9_IMG_DMGI_D1>,
			<&disp_iommu M4U_PORT_L9_IMG_DEPI_D1>,
			<&disp_iommu M4U_PORT_L9_IMG_ICE_D1>,
			<&disp_iommu M4U_PORT_L9_IMG_SMTI_D1>,
			<&disp_iommu M4U_PORT_L9_IMG_SMTO_D2>,
			<&disp_iommu M4U_PORT_L9_IMG_SMTO_D1>,
			<&disp_iommu M4U_PORT_L9_IMG_CRZO_D1>,
			<&disp_iommu M4U_PORT_L9_IMG_IMG3O_D1>,
			<&disp_iommu M4U_PORT_L9_IMG_VIPI_D1>,
			<&disp_iommu M4U_PORT_L9_IMG_SMTI_D5>,
			<&disp_iommu M4U_PORT_L9_IMG_TIMGO_D1>,
			<&disp_iommu M4U_PORT_L9_IMG_UFBC_W0>,
			<&disp_iommu M4U_PORT_L9_IMG_UFBC_R0>;

			clocks =
				<&imgsys1_clk CLK_IMGSYS1_LARB9>,
				<&imgsys1_clk CLK_IMGSYS1_DIP>;

			clock-names =
				"DIP_CG_IMG_LARB9",
				"DIP_CG_IMG_DIP";

		};

		dip_a0@15021000 {
			compatible = "mediatek,dip1";
			reg = <0 0x15021000 0 0xc000>;
			interrupts = <GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		dip_a1@15022000 {
			compatible = "mediatek,dip_a1";
			reg = <0 0x15022000 0 0x1000>;
		};

		dip_a2@15023000 {
			compatible = "mediatek,dip_a2";
			reg = <0 0x15023000 0 0x1000>;
		};

		dip_a3@15024000 {
			compatible = "mediatek,dip_a3";
			reg = <0 0x15024000 0 0x1000>;
		};

		dip_a4@15025000 {
			compatible = "mediatek,dip_a4";
			reg = <0 0x15025000 0 0x1000>;
		};

		dip_a5@15026000 {
			compatible = "mediatek,dip_a5";
			reg = <0 0x15026000 0 0x1000>;
		};

		dip_a6@15027000 {
			compatible = "mediatek,dip_a6";
			reg = <0 0x15027000 0 0x1000>;
		};

		dip_a7@15028000 {
			compatible = "mediatek,dip_a7";
			reg = <0 0x15028000 0 0x1000>;
		};

		dip_a8@15029000 {
			compatible = "mediatek,dip_a8";
			reg = <0 0x15029000 0 0x1000>;
		};

		dip_a9@1502a000 {
			compatible = "mediatek,dip_a9";
			reg = <0 0x1502a000 0 0x1000>;
		};

		dip_a10@1502b000 {
			compatible = "mediatek,dip_a10";
			reg = <0 0x1502b000 0 0x1000>;
		};

		dip_a11@1502c000 {
			compatible = "mediatek,dip_a11";
			reg = <0 0x1502c000 0 0x1000>;
		};

		mfb@15010000 {
			compatible = "mediatek,mfb";
			reg = <0 0x15010000 0 0x1000>;
			interrupts = <GIC_SPI 380 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		wpe_a@15011000 {
			compatible = "mediatek,wpe_a";
			reg = <0 0x15011000 0 0x1000>;
			interrupts = <GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mfb@15012000 {
			compatible = "mediatek,mfb";
			reg = <0 0x15012000 0 0x1000>;
		};

		imgsys2_config@15820000 {
			compatible = "mediatek,imgsys2_config";
			reg = <0 0x15820000 0 0x1000>;
		};

		dip_b0@15821000 {
			compatible = "mediatek,dip_b0";
			reg = <0 0x15821000 0 0x1000>;
			interrupts = <GIC_SPI 385 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		dip_b1@15822000 {
			compatible = "mediatek,dip_b1";
			reg = <0 0x15822000 0 0x1000>;
		};

		dip_b2@15823000 {
			compatible = "mediatek,dip_b2";
			reg = <0 0x15823000 0 0x1000>;
		};

		dip_b3@15824000 {
			compatible = "mediatek,dip_b3";
			reg = <0 0x15824000 0 0x1000>;
		};

		dip_b4@15825000 {
			compatible = "mediatek,dip_b4";
			reg = <0 0x15825000 0 0x1000>;
		};

		dip_b5@15826000 {
			compatible = "mediatek,dip_b5";
			reg = <0 0x15826000 0 0x1000>;
		};

		dip_b6@15827000 {
			compatible = "mediatek,dip_b6";
			reg = <0 0x15827000 0 0x1000>;
		};

		dip_b7@15828000 {
			compatible = "mediatek,dip_b7";
			reg = <0 0x15828000 0 0x1000>;
		};

		dip_b8@15829000 {
			compatible = "mediatek,dip_b8";
			reg = <0 0x15829000 0 0x1000>;
		};

		dip_b9@1582a000 {
			compatible = "mediatek,dip_b9";
			reg = <0 0x1582a000 0 0x1000>;
		};

		dip_b10@1582b000 {
			compatible = "mediatek,dip_b10";
			reg = <0 0x1582b000 0 0x1000>;
		};

		dip_b11@1582c000 {
			compatible = "mediatek,dip_b11";
			reg = <0 0x1582c000 0 0x1000>;
		};

		mfb_b@15810000 {
			compatible = "mediatek,mfb_b";
			reg = <0 0x15810000 0 0x1000>;
		};

		wpe_b@15811000 {
			compatible = "mediatek,wpe_b";
			reg = <0 0x15811000 0 0x1000>;
		};

		mss_b@15812000 {
			compatible = "mediatek,mss_b";
			reg = <0 0x15812000 0 0x1000>;
		};

		vdec_fmt: vdec_fmt@16080000 {
			compatible = "mediatek-vdec-fmt";
			mediatek,fmtname = "vdec-fmt";
			reg = <0 0x16080000 0 0x1000>, /* mini_mdp0_rdma */
				<0 0x16081000 0 0x1000>, /* mini_mdp0_wdma */
				<0 0x1602f000 0 0x10000>; /* VDEC_SOC_GCON */
			clocks = <&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>,
				<&vdec_gcon_base_clk CLK_VDE2_MINI_MDP_CKEN_CFG_RG>;
			clock-names = "MT_CG_VDEC", "MT_CG_MINI_MDP";
			mediatek,fmt_gce_th_num = <1>; /* FMT GCE HW THREAD NUM */
			mboxes = <&gce 13 2000 CMDQ_THR_PRIO_1>;
			/* rdma0_sw_rst_done_eng_event */
			rdma0_sw_rst_done_eng =
			/bits/ 16 <CMDQ_EVENT_VDEC_VDEC_MINI_MDP_EVENT_0>;
			/* rdma0_tile_done */
			rdma0_tile_done =
			/bits/ 16 <CMDQ_EVENT_VDEC_VDEC_MINI_MDP_EVENT_1>;
			/* wdma0_sw_rst_done_eng_event */
			wdma0_sw_rst_done_eng =
			/bits/ 16 <CMDQ_EVENT_VDEC_VDEC_MINI_MDP_EVENT_2>;
			/* wdma0_tile_done */
			wdma0_tile_done =
			/bits/ 16 <CMDQ_EVENT_VDEC_VDEC_MINI_MDP_EVENT_3>;
			/* rdma1_sw_rst_done_eng_event */
			rdma1_sw_rst_done_eng =
			/bits/ 16 <CMDQ_EVENT_VDEC_VDEC_MINI_MDP_EVENT_4>;
			/* rdma1_tile_done */
			rdma1_tile_done =
			/bits/ 16 <CMDQ_EVENT_VDEC_VDEC_MINI_MDP_EVENT_7>;
			/* wdma1_sw_rst_done_eng_event */
			wdma1_sw_rst_done_eng =
			/bits/ 16 <CMDQ_EVENT_VDEC_VDEC_MINI_MDP_EVENT_6>;
			/* wdma1_tile_done */
			wdma1_tile_done =
			/bits/ 16 <CMDQ_EVENT_VDEC_VDEC_MINI_MDP_EVENT_8>;
			gce-gpr = <GCE_GPR_R10>;
			iommus = <&disp_iommu M4U_PORT_L4_MINI_MDP_R0_EXT>,
					<&disp_iommu M4U_PORT_L4_MINI_MDP_W0_EXT>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_VDEC>;
			mediatek,larbs = <&smi_larb4>;
			operating-points-v2 = <&opp_table_vdec>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_MINI_MDP_R0_EXT)
			&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_MINI_MDP_W0_EXT)
			&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_mini_mdp_r0",
						"path_mini_mdp_w0";
			m4u-ports =
				<M4U_PORT_L4_MINI_MDP_R0_EXT>,
				<M4U_PORT_L4_MINI_MDP_W0_EXT>;
		};

		jpgenc@17030000 {
			compatible = "mediatek,mtk-jpgenc-32bit";
			reg = <0 0x17030000 0 0x10000>;
			interrupts = <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE2_JPGENC>;
			clock-names = "jpgenc";
			power-domains = <&scpsys MT6789_POWER_DOMAIN_VENC>;
			mediatek,larb = <&smi_larb7>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu  M4U_PORT_L7_JPGENC_Y_RDMA>,
					 <&disp_iommu  M4U_PORT_L7_JPGENC_C_RDMA>,
					 <&disp_iommu  M4U_PORT_L7_JPGENC_Q_TABLE>,
					 <&disp_iommu  M4U_PORT_L7_JPGENC_BSDMA>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_Y_RDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_C_RDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_Q_TABLE)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_BSDMA)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_jpegenc_y_rdma",
					"path_jpegenc_c_rmda",
					"path_jpegenc_q_table",
					"path_jpegenc_bsdma";
			operating-points-v2 = <&opp_table_venc>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17060000 0 0x10000>;
		};

		consys: consys@18002000 {
			compatible = "mediatek,mt6789-consys";
			#thermal-sensor-cells = <0>;
			#address-cells = <2>;
			#size-cells = <2>;
				/*CONN_MCU_CONFIG_BASE */
			reg = <0 0x18002000 0 0x1000>,
				/*TOP_RGU_BASE */
			<0 0x10007000 0 0x0100>,
				/*INFRACFG_AO_BASE */
			    <0 0x10001000 0 0x1000>,
				/*SPM_BASE */
			    <0 0x10006000 0 0x1000>,
				/*CONN_HIF_ON_BASE */
			    <0 0x18007000 0 0x1000>,
				/*CONN_TOP_MISC_OFF_BASE */
			    <0 0x180b1000 0 0x1000>,
				/*CONN_MCU_CFG_ON_BASE */
			    <0 0x180a3000 0 0x1000>,
				/*CONN_MCU_CIRQ_BASE */
			    <0 0x180a5000 0 0x800>,
				/*CONN_TOP_MISC_ON_BASE */
			    <0 0x180c1000 0 0x1000>,
				/*CONN_HIF_PDMA_BASE */
			    <0 0x18004000 0 0x1000>,
				/* INFRASYS_COMMON AP2MD_PCCIF4_BASE */
			    <0 0x1024C000 0 0x40>,
				/*INFRA_AO_PERICFG_BASE */
			    <0 0x10003000 0 0x1000>;
				/*BGF_EINT */
			interrupts = <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH 0>,
				/*WDT_EINT */
				   <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH 0>,
				/*conn2ap_sw_irq*/
				   <GIC_SPI 411 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_CONN>;
			emi-addr = <0>;
			emi-size = <0x500000>;
			emi-alignment = <0x1000000>;
			emi-max-addr = <0x80000000>;
			pmic = <&pmic>;
			clocks = <&infracfg_ao_clk CLK_IFRAO_CCIF4_AP>;
			clock-names = "ccif";
		};

		ipesys_config@1b000000 {
			compatible = "mediatek,ipesys_config";
			reg = <0 0x1b000000 0 0x1000>;
		};

		aie@1b001000 {
			compatible = "mediatek,mt6789-aie", "mediatek,aie-hw2.0";
			reg = <0 0x1b001000 0 0x1000>;
			interrupts = <GIC_SPI 391 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_IPE>;
		    dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			clocks = <&ipesys_clk CLK_IPE_FD>,
					 <&ipesys_clk CLK_IPE_LARB20>;
			clock-names = "aie",
						  "FDVT_CLK_IPE_LARB20";
			mboxes = <&gce 20 0 CMDQ_THR_PRIO_1>,
				  <&gce_sec 11 0 CMDQ_THR_PRIO_1>;
			iommus = <&disp_iommu M4U_PORT_L20_IPE_FDVT_RDA>,
				  <&disp_iommu M4U_PORT_L20_IPE_FDVT_RDB>,
					 <&disp_iommu M4U_PORT_L20_IPE_FDVT_WRA>,
					 <&disp_iommu M4U_PORT_L20_IPE_FDVT_WRB>;
			fdvt_frame_done = <CMDQ_EVENT_IPE_GCE_EVENT_0>;
			mediatek,larb = <&smi_larb20>;
		};

		fe@1b002000 {
			compatible = "mediatek,fe";
			reg = <0 0x1b002000 0 0x1000>;
			interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		rsc@1b003000 {
			compatible = "mediatek,rsc";
			mediatek,larb = <&smi_larb20>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			power-domains = <&scpsys MT6789_POWER_DOMAIN_IPE>;
			iommus = <&disp_iommu M4U_PORT_L20_IPE_RSC_RDMA0>,
					 <&disp_iommu M4U_PORT_L20_IPE_RSC_WDMA>;
			reg = <0 0x1b003000 0 0x1000>;
			interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&gce 21 0 CMDQ_THR_PRIO_1>;
			gce-event-names = "rsc_eof";
			gce-events = <&gce CMDQ_EVENT_IPE_GCE_EVENT_2>;
			clocks = <&ipesys_clk CLK_IPE_RSC>,
					 <&ipesys_clk CLK_IPE_LARB20>;
			clock-names = "RSC_CLK_IPE_RSC",
						  "RSC_CLK_IPE_LARB20";
		};

		depth@1b100000 {
			compatible = "mediatek,depth";
			reg = <0 0x1b100000 0 0x1000>;
			interrupts = <GIC_SPI 394 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		vcp: vcp@1ec00000 {
			compatible = "mediatek,vcp";
			vcp-support = <0>;
			status = "okay";
		};

		vcu: vcu@16000000 {
			compatible = "mediatek-vcu";
			mediatek,vcuid = <0>;
			mediatek,vcuname = "vcu";
			mediatek,vcu-off  = <0>;
			mediatek,iommu-padding;
			reg = <0 0x16000000 0 0x40000>, /* VDEC_BASE */
				<0 0x17020000 0 0x10000>,  /* VENC_BASE */
				<0 0x17820000 0 0x10000>;  /* VENC_C1_BASE */
			iommus = <&disp_iommu M4U_PORT_L4_VDEC_MC_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_UFO_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_PP_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_PRED_RD_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_PRED_WR_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_PPWRAP_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_TILE_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_VLD_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_VLD2_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_AVC_MV_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_RG_CTRL_DMA_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_UFO_ENC_EXT>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;

			mediatek,dec_gce_th_num = <1>; /* VDEC GCE HW THREAD NUM*/
			mediatek,enc_gce_th_num = <2>; /* VENC GCE HW THREAD NUM*/

			mboxes = <&gce 7 0 CMDQ_THR_PRIO_1>,
					<&gce 12 0 CMDQ_THR_PRIO_1>,
					<&gce 23 0 CMDQ_THR_PRIO_1>,
					<&gce_sec 12 0 CMDQ_THR_PRIO_1>;
			gce-event-names = "venc_eof",
					"venc_cmdq_pause_done",
					"venc_mb_done",
					"venc_sps_done",
					"venc_pps_done",
					"venc_128B_cnt_done",
					"vdec_pic_start",
					"vdec_decode_done",
					"vdec_pause",
					"vdec_dec_error",
					"vdec_mc_busy_overflow_timeout",
					"vdec_all_dram_req_done",
					"vdec_ini_fetch_rdy",
					"vdec_process_flag",
					"vdec_search_start_code_done",
					"vdec_ref_reorder_done",
					"vdec_wp_tble_done",
					"vdec_count_sram_clr_done",
					"vdec_gce_cnt_op_threshold";

			gce-events =  <&gce CMDQ_EVENT_VENC_VENCSYS_CMDQ_DONE_CAT_0>,
					<&gce CMDQ_EVENT_VENC_VENCSYS_CMDQ_DONE_CAT_1>,
					<&gce CMDQ_EVENT_VENC_VENCSYS_CMDQ_DONE_CAT_3>,
					<&gce CMDQ_EVENT_VENC_VENCSYS_CMDQ_DONE_CAT_8>,
					<&gce CMDQ_EVENT_VENC_VENCSYS_CMDQ_DONE_CAT_7>,
					<&gce CMDQ_EVENT_VENC_VENCSYS_CMDQ_DONE_CAT_4>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_0>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_1>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_2>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_3>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_4>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_5>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_6>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_7>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_8>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_9>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_10>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_11>,
					<&gce CMDQ_EVENT_VDEC_GCE_EVENT_15>;

			gce-gpr = <GCE_GPR_R10>, <GCE_GPR_R11>;
			gce_norm_token = /bits/ 16 <CMDQ_SYNC_TOKEN_HISTOGRAM_VENC_WAIT>;
			gce_sec_token = /bits/ 16 <CMDQ_SYNC_TOKEN_HISTOGRAM_VENC_SET>;
		};

		vdec@16000000 {
			compatible = "mediatek,mt6789-vcodec-dec";
			mediatek,platform = "platform:mt6789";
			mediatek,ipm = <1>;
			reg = <0 0x16000000 0 0x1000>,		/* VDEC_BASE */
				<0 0x1602f000 0 0x1000>,	/* VDEC_SYS */
				<0 0x16020000 0 0x1000>,	/* VDEC_VLD */
				<0 0x16021000 0 0x1000>,	/* VDEC_MC */
				<0 0x16023000 0 0x1000>,	/* VDEC_MV */
				<0 0x16025000 0 0x4000>;	/* VDEC_MISC */
			reg-names =
				"VDEC_BASE",
				"VDEC_SYS",
				"VDEC_VLD",
				"VDEC_MC",
				"VDEC_MV",
				"VDEC_MISC";

			iommus = <&disp_iommu M4U_PORT_L4_VDEC_MC_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_UFO_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_PP_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_PRED_RD_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_PRED_WR_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_PPWRAP_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_TILE_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_VLD_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_VLD2_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_AVC_MV_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_RG_CTRL_DMA_EXT>,
				<&disp_iommu M4U_PORT_L4_VDEC_UFO_ENC_EXT>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			m4u-ports =
				<M4U_PORT_L4_VDEC_MC_EXT>,
				<M4U_PORT_L4_VDEC_UFO_EXT>,
				<M4U_PORT_L4_VDEC_PP_EXT>,
				<M4U_PORT_L4_VDEC_PRED_RD_EXT>,
				<M4U_PORT_L4_VDEC_PRED_WR_EXT>,
				<M4U_PORT_L4_VDEC_PPWRAP_EXT>,
				<M4U_PORT_L4_VDEC_TILE_EXT>,
				<M4U_PORT_L4_VDEC_VLD_EXT>,
				<M4U_PORT_L4_VDEC_VLD2_EXT>,
				<M4U_PORT_L4_VDEC_AVC_MV_EXT>,
				<M4U_PORT_L4_VDEC_RG_CTRL_DMA_EXT>,
				<M4U_PORT_L4_VDEC_UFO_ENC_EXT>;
			m4u-port-names =
				"M4U_PORT_VDEC_MC",
				"M4U_PORT_VDEC_UFO",
				"M4U_PORT_VDEC_PP",
				"M4U_PORT_VDEC_PRED_RD",
				"M4U_PORT_VDEC_PRED_WR",
				"M4U_PORT_VDEC_PPWRAP",
				"M4U_PORT_VDEC_TILE",
				"M4U_PORT_VDEC_VLD",
				"M4U_PORT_VDEC_VLD2",
				"M4U_PORT_VDEC_AVC_MV",
				"M4U_PORT_VDEC_RG_CTRL_DMA",
				"M4U_PORT_VDEC_UFO_ENC";
			mediatek,larbs = <&smi_larb4>;
			interrupts = <GIC_SPI 458 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,vcu = <&vcu>;
			clocks =
				<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>;
			clock-names =
				"CORE_MT_CG_VDEC0";
			mediatek,clock-parents = <4 3>;
			operating-points-v2 = <&opp_table_vdec>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_MC_EXT)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_UFO_EXT)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_PP_EXT)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_PRED_RD_EXT)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_PRED_WR_EXT)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_PPWRAP_EXT)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_TILE_EXT)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_VLD_EXT)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_VLD2_EXT)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_AVC_MV_EXT)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_UFO_ENC_EXT)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L4_VDEC_RG_CTRL_DMA_EXT)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos SLAVE_LARB(4) &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_vdec_mc", "path_vdec_ufo",
						"path_vdec_pp", "path_vdec_pred_rd",
						"path_vdec_pred_wr", "path_vdec_ppwrap",
						"path_vdec_tile", "path_vdec_vld",
						"path_vdec_vld2", "path_vdec_avc_mv",
						"path_vdec_ufo_c", "path_vdec_rg_ctrl_dma",
						"path_larb4";
			interconnect-num = <13>;
			throughput-op-rate-thresh = <120>;
			throughput-min = <218000000>;
			throughput-normal-max = <312000000>;
			profile-duration = <60 2000>;
			profile-target = <15 25 30 50 60 90 120 150 180 240 480>;
			max-op-rate-table =
				<877088845 921600 40 3686400 30 8847360 30>, /* MPEG4 */
				<826757197 921600 40 3686400 30 8847360 30>, /* MPEG1 */
				<843534413 921600 40 3686400 30 8847360 30>, /* MPEG2 */
				<859189832 921600 40 3686400 17 8847360 5>, /* H.263 */
				<875967048 921600 40 3686400 30 8847360 30>, /* H.264 */
				<826496577 921600 40 3686400 30 8847360 30>, /* H.264 */
				<1129727304 921600 40 3686400 30 8847360 30>, /* HEVC */
				<892744264 921600 40 3686400 30 8847360 30>, /* H.265 */
				<1179206984 262144 550 2097152 550 8847360 60>, /* HEIF */
				<808996950 921600 40 3686400 30 8847360 30>, /* VP8 */
				<809062486 921600 40 3686400 30 8847360 30>, /* VP9 */
				<808539713 921600 40 3686400 30 8847360 30>; /* AV1 */
			throughput-table =
				<877088845 0 597 597>, /* MPEG4 FHD30 312MHz*/
				<826757197 0 597 597>, /* MPEG1 */
				<843534413 0 597 597>, /* MPEG2 */
				<859189832 0 597 597>, /* H.263 */
				<875967048 0 637 637>, /* H.264 1088p60 312MHz*/
				<826496577 0 637 637>, /* H.264 */
				<1129727304 0 637 637>, /* HEVC */
				<892744264 0 637 637>, /* H.265 */
				<1179206984 0 637 637>, /* HEIF */
				<808996950 0 597 597>, /* VP8 */
				<809062486 0 637 637>, /* VP9 */
				<808539713 0 637 637>; /* AV1 */
			bandwidth-table =
				<3 1100>,
				<3 0>,
				<2 550>,
				<5 10>,
				<5 10>,
				<5 0>,
				<5 0>,
				<0 26>,
				<0 26>,
				<5 26>,
				<5 0>,
				<6 4>;
			svp-mtee = <1>;
		};

		venc@17000000 {
			compatible = "mediatek,mt6789-vcodec-enc";
			mediatek,platform = "platform:mt6789";
			mediatek,ipm = <1>;
			reg = <0 0x17020000 0 0x2000>,
				<0 0x17820000 0 0x20000>;
			reg-names =
				"VENC_SYS",
				"VENC_C1_SYS";
			iommus = <&disp_iommu M4U_PORT_L7_VENC_RCPU>,
				<&disp_iommu M4U_PORT_L7_VENC_REC>,
				<&disp_iommu M4U_PORT_L7_VENC_BSDMA>,
				<&disp_iommu M4U_PORT_L7_VENC_SV_COMV>,
				<&disp_iommu M4U_PORT_L7_VENC_RD_COMV>,
				<&disp_iommu M4U_PORT_L7_VENC_CUR_LUMA>,
				<&disp_iommu M4U_PORT_L7_VENC_CUR_CHROMA>,
				<&disp_iommu M4U_PORT_L7_VENC_REF_LUMA>,
				<&disp_iommu M4U_PORT_L7_VENC_REF_CHROMA>,
				<&disp_iommu M4U_PORT_L7_JPGENC_Y_RDMA>,
				<&disp_iommu M4U_PORT_L7_JPGENC_C_RDMA>,
				<&disp_iommu M4U_PORT_L7_JPGENC_Q_TABLE>,
				<&disp_iommu M4U_PORT_L7_JPGENC_BSDMA>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			mediatek,larbs = <&smi_larb7>;
			interrupts = <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,vcu = <&vcu>;
			clocks =
				<&venc_gcon_clk CLK_VEN1_CKE1_VENC>;
			clock-names =
				"MT_CG_VENC0";
			operating-points-v2 = <&opp_table_venc>;
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			interconnects = <&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_RCPU)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_REC)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_BSDMA)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_SV_COMV)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_RD_COMV)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_CUR_LUMA)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_CUR_CHROMA)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_REF_LUMA)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(M4U_PORT_L7_VENC_REF_CHROMA)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos SLAVE_LARB(7) &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_venc_rcpu", "path_venc_rec",
					"path_venc_bsdma",
					"path_venc_sv_comv", "path_venc_rd_comv",
					"path_venc_cur_luma",
					"path_venc_cur_chroma", "venc_ref_luma",
					"path_venc_ref_chroma", "path_larb7";
			interconnect-num = <10>;
			throughput-op-rate-thresh = <120>;
			throughput-min = <250000000>;
			throughput-normal-max = <458000000>;
			throughput-config-offset = <2>;
			throughput-table =
				<875967048 4 860 1415>, /* H.264 */
				<875967048 5 766 1151>,
				<1129727304 2 2484 3703>, /* HEVC low power*/
				<1129727304 4 1780 2889>,
				<892744264 2 2484 3703>, /* H265*/
				<892744264 4 1780 2889>,
				<1179206984 2 2484 3703>, /* HEIF */
				<1179206984 4 1780 2889>;
			config-table =
				<875967048 243000 4 4>, /* H.264 */
				<875967048 486000 5 5>,
				<1129727304 243000 2 2>, /* HEVC*/
				<1129727304 486000 4 4>,
				<892744264 243000 2 2>, /* H265*/
				<892744264 486000 4 4>,
				<1179206984 243000 2 2>, /* HEIF */
				<1179206984 486000 4 4>,
				<1179206984 4294967295 9 7>;
			bandwidth-table =
				<4 10>,
				<3 160>, /* FHD60 worst case * 0.7: 256*458/766 * 1.5 * 0.7 */
				<0 20>,
				<5 4>,
				<5 16>,
				<1 194>,
				<2 97>,
				<1 0>,
				<2 642>, /* FHD60 worst case * 0.7: 256*458/766 * 1.5 * 4 * 0.7*/
				<6 7>;
		};

		mdpsys_config: mdpsys_config@1f000000 {
			compatible = "mediatek,mdpsys_config", "syscon";
			reg = <0 0x1f000000 0 0x1000>;
			dma-ranges = <0x2 0x0 0x2 0x0 0x1 0x0>;
			clocks = <&mdpsys_config_clk CLK_MDP_IMG_DL_ASYNC0>,
				<&mdpsys_config_clk CLK_MDP_IMG_DL_ASYNC1>,
				<&mdpsys_config_clk CLK_MDP_IMG_DL_RELAY0_ASYNC0>,
				<&mdpsys_config_clk CLK_MDP_IMG_DL_RELAY1_ASYNC1>,
				<&mdpsys_config_clk CLK_MDP_APB_BUS>;
			clock-names = "MDP_IMG_DL_ASYNC0",
					"MDP_IMG_DL_ASYNC1",
					"MDP_IMG_DL_RELAY0_ASYNC0",
					"MDP_IMG_DL_RELAY1_ASYNC1",
					"MDP_APB_BUS";
			iommus = <&disp_iommu M4U_PORT_L2_MDP_RDMA0>,
				<&disp_iommu M4U_PORT_L2_MDP_WROT0>,
				<&disp_iommu M4U_PORT_L2_MDP_WROT1>;
			dma_mask_bit = <35>;
		};

		mdp: mdp@1f000000 {
			compatible = "mediatek,mdp";
			reg = <0 0x1f000000 0 0x1000>;
			thread_count = <24>;
			mboxes = <&gce_sec 10 0 CMDQ_THR_PRIO_1>,
				<&gce 16 0 CMDQ_THR_PRIO_1>,
				<&gce 17 0 CMDQ_THR_PRIO_1>,
				<&gce 18 0 CMDQ_THR_PRIO_1>,
				<&gce 19 0 CMDQ_THR_PRIO_1>;
			mmsys_config = <&mdpsys_config>;
			mm_mutex   = <&mdp_mutex>;
			mdp_rdma0  = <&mdp_rdma0>;
			mdp_rsz0   = <&mdp_rsz0>;
			mdp_rsz1   = <&mdp_rsz1>;
			mdp_wrot0  = <&mdp_wrot0>;
			mdp_wrot1  = <&mdp_wrot1>;
			mdp_tdshp0 = <&mdp_tdshp0>;
			mdp_aal0   = <&mdp_aal0>;
			mdp_hdr0   = <&mdp_hdr0>;
			mediatek,larb = <&smi_larb2>;
			g3d_config_base = <0x13000000 0 0xffff0000>;
			mmsys_config_base = <0x14000000 1 0xffff0000>;
			disp_dither_base = <0x14010000 2 0xffff0000>;
			mm_na_base = <0x14020000 3 0xffff0000>;
			imgsys_base = <0x15020000 4 0xffff0000>;
			vdec_gcon_base = <0x18800000 5 0xffff0000>;
			venc_gcon_base = <0x18810000 6 0xffff0000>;
			conn_peri_base = <0x18820000 7 0xffff0000>;
			topckgen_base = <0x18830000 8 0xffff0000>;
			kp_base = <0x18840000 9 0xffff0000>;
			scp_sram_base = <0x10000000 10 0xffff0000>;
			infra_na3_base = <0x10010000 11 0xffff0000>;
			infra_na4_base = <0x10020000 12 0xffff0000>;
			scp_base = <0x10030000 13 0xffff0000>;
			mcucfg_base = <0x10040000 14 0xffff0000>;
			gcpu_base = <0x10050000 15 0xffff0000>;
			usb0_base = <0x10200000 16 0xffff0000>;
			usb_sif_base = <0x10280000 17 0xffff0000>;
			audio_base = <0x17000000 18 0xffff0000>;
			vdec_base = <0x17010000 19 0xffff0000>;
			msdc2_base = <0x17020000 20 0xffff0000>;
			vdec1_base = <0x17030000 21 0xffff0000>;
			msdc3_base = <0x18000000 22 0xffff0000>;
			ap_dma_base = <0x18010000 23 0xffff0000>;
			gce_base = <0x18020000 24 0xffff0000>;
			vdec2_base = <0x18040000 25 0xffff0000>;
			vdec3_base = <0x18050000 26 0xffff0000>;
			camsys_base = <0x18080000 27 0xffff0000>;
			camsys1_base = <0x180a0000 28 0xffff0000>;
			dip_cq_thread0_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_0>;
			dip_cq_thread1_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_1>;
			dip_cq_thread2_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_2>;
			dip_cq_thread3_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_3>;
			dip_cq_thread4_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_4>;
			dip_cq_thread5_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_5>;
			dip_cq_thread6_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_6>;
			dip_cq_thread7_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_7>;
			dip_cq_thread8_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_8>;
			dip_cq_thread9_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_9>;
			dip_cq_thread10_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_10>;
			dip_cq_thread11_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_11>;
			dip_cq_thread12_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_12>;
			dip_cq_thread13_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_13>;
			dip_cq_thread14_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_14>;
			dip_cq_thread15_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_15>;
			dip_cq_thread16_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_16>;
			dip_cq_thread17_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_17>;
			dip_cq_thread18_frame_done =
				<CMDQ_EVENT_IMG2_EVENT_TX_FRAME_DONE_18>;
			mdp_rdma0_sof = <CMDQ_EVENT_MDP_MDP_RDMA0_SOF>;
			mdp_aal_sof = <CMDQ_EVENT_MDP_MDP_AAL0_SOF>;
			mdp_hdr0_sof = <CMDQ_EVENT_MDP_MDP_HDR0_SOF>;
			mdp_rsz0_sof = <CMDQ_EVENT_MDP_MDP_RSZ0_SOF>;
			mdp_rsz1_sof = <CMDQ_EVENT_MDP_MDP_RSZ1_SOF>;
			mdp_wrot0_sof = <CMDQ_EVENT_MDP_MDP_WROT0_SOF>;
			mdp_wrot1_sof = <CMDQ_EVENT_MDP_MDP_WROT1_SOF>;
			mdp_tdshp_sof = <CMDQ_EVENT_MDP_MDP_TDSHP0_SOF>;
			img_dl_relay_sof = <CMDQ_EVENT_MDP_IMG_DL_RELAY0_SOF>;
			img_dl_relay1_sof = <CMDQ_EVENT_MDP_IMG_DL_RELAY1_SOF>;
			mdp_wrot1_write_frame_done = <CMDQ_EVENT_MDP_MDP_WROT1_FRAME_DONE>;
			mdp_wrot0_write_frame_done = <CMDQ_EVENT_MDP_MDP_WROT0_FRAME_DONE>;
			mdp_tdshp_frame_done = <CMDQ_EVENT_MDP_MDP_TDSHP0_FRAME_DONE>;
			mdp_rsz1_frame_done = <CMDQ_EVENT_MDP_MDP_RSZ1_FRAME_DONE>;
			mdp_rsz0_frame_done = <CMDQ_EVENT_MDP_MDP_RSZ0_FRAME_DONE>;
			mdp_rdma0_frame_done = <CMDQ_EVENT_MDP_MDP_RDMA0_FRAME_DONE>;
			mdp_hdr0_frame_done = <CMDQ_EVENT_MDP_MDP_HDR0_FRAME_DONE>;
			mdp_aal_frame_done = <CMDQ_EVENT_MDP_MDP_AAL0_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_WROT0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L2_MDP_WROT1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMGI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMGBI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_DMGI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_DEPI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_ICE_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTO_D2)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_CRZO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMG3O_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_VIPI_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTI_D5)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_TIMGO_D1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_UFBC_W0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_PORT_L9_IMG_UFBC_R0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"mdp_rdma0",
				"mdp_wrot0",
				"mdp_wrot1",
				"l9_img_imgi_d1",
				"l9_img_imgbi_d1",
				"l9_img_dmgi_d1",
				"l9_img_depi_d1",
				"l9_img_ice_d1",
				"l9_img_smti_d1",
				"l9_img_smto_d2",
				"l9_img_smto_d1",
				"l9_img_crzo_d1",
				"l9_img_img3o_d1",
				"l9_img_vipi_d1",
				"l9_img_smti_d5",
				"l9_img_timgo_d1",
				"l9_img_ufbc_w0",
				"l9_img_ufbc_r0";
			operating-points-v2 = <&opp_table_mdp0>, <&opp_table_img>;
			mdp-opp = <&opp_table_mdp0>;
			isp-opp = <&opp_table_img>;
			mdp-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			isp-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			dre30_hist_sram_start = /bits/ 16 <1536>;
			pq_rb_thread_id = /bits/ 16 <19>;
			pq_rb_event_lock = /bits/ 16 <CMDQ_SYNC_TOKEN_HISTOGRAM_MDP_WAIT>;
			pq_rb_event_unlock = /bits/ 16 <CMDQ_SYNC_TOKEN_HISTOGRAM_MDP_SET>;
		};

		mdp_mutex: mdp_mutex@1f001000 {
			compatible = "mediatek,mdp_mutex";
			reg = <0 0x1f001000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_MUTEX0>;
			clock-names = "MDP_MUTEX0";
		};

		mdp_rdma0: mdp_rdma0@1f003000 {
			compatible = "mediatek,mdp_rdma0";
			reg = <0 0x1f003000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RDMA0>;
			clock-names = "MDP_RDMA0";
		};

		reserved@1f004000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1f004000 0 0x1000>;
		};

		mdp_aal0: mdp_aal0@1f005000 {
			compatible = "mediatek,mdp_aal0";
			reg = <0 0x1f005000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_AAL0>;
			clock-names = "MDP_AAL0";
		};

		reserved@1f006000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1f006000 0 0x1000>;
		};

		mdp_hdr0: mdp_hdr0@1f007000 {
			compatible = "mediatek,mdp_hdr0";
			reg = <0 0x1f007000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_HDR0>;
			clock-names = "MDP_HDR0";
		};

		mdp_rsz0: mdp_rsz0@1f008000 {
			compatible = "mediatek,mdp_rsz0";
			reg = <0 0x1f008000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RSZ0>;
			clock-names = "MDP_RSZ0";
		};

		mdp_rsz1: mdp_rsz1@1f009000 {
			compatible = "mediatek,mdp_rsz1";
			reg = <0 0x1f009000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RSZ1>;
			clock-names = "MDP_RSZ1";
		};

		mdp_wrot0: mdp_wrot0@1f00a000 {
			compatible = "mediatek,mdp_wrot0";
			reg = <0 0x1f00a000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_WROT0>;
			clock-names = "MDP_WROT0";
		};

		mdp_wrot1: mdp_wrot1@1f00b000 {
			compatible = "mediatek,mdp_wrot1";
			reg = <0 0x1f00b000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_WROT1>;
			clock-names = "MDP_WROT1";
		};

		mdp_tdshp0: mdp_tdshp0@1f00c000 {
			compatible = "mediatek,mdp_tdshp0";
			reg = <0 0x1f00c000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_TDSHP0>;
			clock-names = "MDP_TDSHP0";
		};

		reserved@1f00d000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1f00d000 0 0x1000>;
		};

		reserved@1f00e000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1f00e000 0 0x1000>;
		};

		odm: odm {
			compatible = "simple-bus";
			/* reserved for overlay by odm */
		};

		extcon_usb: extcon_usb {
			compatible = "mediatek,extcon-usb";
			vbus-supply = <&mt6375_otg_vbus>;
			vbus-voltage = <5000000>;
			vbus-current = <1800000>;
			charger = <&mt6375_chg>;
			tcpc = "type_c_port0";
			mediatek,bypss-typec-sink = <1>;
			mediatek,u2;
			port {
				usb_role: endpoint@0 {
					remote-endpoint = <&musb_drd_switch>;
				};
			};
		};

		usb: usb0@11200000 {
			compatible = "mediatek,mt6789-usb20";
			reg = <0 0x11200000 0 0x10000>,
				<0 0x11f40000 0 0x10000>;
			interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH  0>;
			clocks =  <&infracfg_ao_clk CLK_IFRAO_SSUSB>,
				<&topckgen_clk CLK_TOP_USB_TOP_SEL>,
				<&apmixedsys_clk CLK_APMIXED_USBPLL>;
			clock-names = "sys_clk",
				"ref_clk",
				"src_clk";
			phys = <&u2port0 PHY_TYPE_USB2>;
			mode = <2>;
			multipoint = <1>;
			num_eps = <16>;
			interrupt-names = "mc";
			dr_mode = "otg";
			usb-role-switch;
			cdp-block;
			port {
				musb_drd_switch: endpoint@0 {
					remote-endpoint = <&usb_role>;
				};
			};
		};

		u2phy0: usb-phy@11f40000 {
			compatible = "mediatek,generic-tphy-v2";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			status = "okay";
			u2port0: usb-phy@11f40000 {
				reg = <0 0x11f40000 0 0x700>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				mediatek,eye-vrt = <4>;
				mediatek,eye-term = <4>;
				mediatek,rev4 = <1>;
				mediatek,rx_sqth = <5>;
				mediatek,discth = <7>;
				nvmem-cells = <&u2_phy_data>;
				nvmem-cell-names = "intr_cal";
				nvmem-cell-masks = <0x1f>;
				status = "okay";
			};
		};

		u3fpgaphy: usb-phy {
			compatible = "mediatek,fpga-u3phy";
			mediatek,ippc = <0x11f40000>;
			#address-cells = <2>;
			#size-cells = <2>;
			fpga_i2c_physical_base = <0x11eb0000>;
			status = "disabled";

			u3fpgaport0: usb-phy@0 {
				chip-id= <0xa60931a>;
				port = <0>;
				pclk_phase = <23>;
				#phy-cells = <1>;
			};
		};

		usb_boost: usb_boost_manager {
			compatible = "mediatek,usb_boost", "mediatek,mt6789-usb_boost";
			interconnects = <&dvfsrc MT6873_MASTER_DBGIF &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "icc-bw";
			required-opps = <&dvfsrc_freq_opp0>;
			small-core = <1300000>;
		};

		usb_meta: usb_meta {
			compatible = "mediatek,usb_meta";
			udc = <&usb>;
		};

		drm_wv: drm_wv {
			compatible = "mediatek,drm_wv";
			status = "okay";
		};

		mtee_svp: mtee_svp {
			compatible = "medaitek,svp";
		};

		wifi: wifi@18000000 {
			compatible = "mediatek,wifi";
			reg = <0 0x18000000 0 0x100000>;
			interrupts = <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH 0>;
			emi-addr = <0>;
			emi-size = <0x600000>;
			emi-alignment = <0x1000000>;
			emi-max-addr = <0xC0000000>;
		};
	};

	mtk_lpm: mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		lpm-kernel-suspend = <0>;
		suspend-method = "enable";

		logger-enable-states = "mcusysoff", "system_mem",
					"system_pll", "system_bus";

		irq-remain = <&edge_keypad &edge_mdwdt>,
				<&level_btif_tx &level_btif_rx>,
				<&level_usb>;

		resource-ctrl = <&bus26m &infra &syspll>,
				<&dram_s0 &dram_s1>;
		constraints = <&rc_bus26m &rc_syspll &rc_dram>,
				<&rc_cpu_buck_ldo>;
		spm-cond = <&spm_cond_cg &spm_cond_pll>;
		cg-shift = <0>; /* cg blocking index */
		pll-shift = <16>; /* pll blocking index */

		power-gs = <0>;

		mcusys-cnt-chk = <1>;

		cpupm_sysram: cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0 0x0011b000 0 0x500>;
		};

		mcusys_ctrl: mcusys-ctrl@0c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0 0x0c53a000 0 0x1000>;
		};

		lpm_sysram: lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0 0x0011b500 0 0x300>;
		};

		irq-remain-list {
			edge_keypad: edge_keypad {
				target = <&keypad>;
				value = <1 0 0 0x04>;
			};
			edge_mdwdt: edge_mdwdt {
				target = <&mddriver>;
				value = <1 0 0x80000000 0x02000000>;
			};
			level_btif_tx: level_btif_tx {
				target = <&btif>;
				value = <0 1 0 0>;
			};
			level_btif_rx: level_btif_rx {
				target = <&btif>;
				value = <0 2 0 0>;
			};
			level_usb: level_usb {
				target = <&usb>;
				value = <0 0 0 0>;
			};
		};

		resource-ctrl-list {
			bus26m: bus26m {
				id = <0x00000000>;
				value = <0>;
			};
			infra: infra {
				id = <0x00000001>;
				value = <0>;
			};
			syspll: syspll {
				id = <0x00000002>;
				value = <0>;
			};
			dram_s0: dram_s0 {
				id = <0x00000003>;
				value = <0>;
			};
			dram_s1: dram_s1 {
				id = <0x00000004>;
				value = <0>;
			};
		};
		constraint-list {
			rc_bus26m: rc_bus26m {
				rc-name = "bus26m";
				id = <0x00000000>;
				value = <1>;
				cond-info = <1>;
			};
			rc_syspll: rc_syspll {
				rc-name = "syspll";
				id = <0x00000001>;
				value = <1>;
				cond-info = <1>;
			};
			rc_dram: rc_dram {
				rc-name = "dram";
				id = <0x00000002>;
				value = <1>;
				cond-info = <1>;
			};
			rc_cpu_buck_ldo: rc_cpu_buck_ldo{
				rc-name = "cpu-buck-ldo";
				id = <0x00000003>;
				value = <1>;
				cond-info = <0>;
			};
		};

		spm-cond-list {
			spm_cond_cg: spm_cond_cg {
				cg-name = "MTCMOS_0",
					"INFRA_0",
					"INFRA_1",
					"INFRA_2",
					"INFRA_3",
					"INFRA_4",
					"MMSYS_0",
					"MMSYS_3";
			};
			spm_cond_pll: spm_cond_pll {
				pll-name = "UNIVPLL",
					"MFGPLL",
					"MSDCPLL",
					"TVPLL",
					"MMPLL";
			};
		};

		power-gs-list {
		};
	};

	spmtwam: spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		reg = <0 0x10006000 0 0x1000>;
		interrupts = <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH 0>;
		spm_twam_con = <0x990>;
		spm_twam_window_len = <0x994>;
		spm_twam_idle_sel = <0x998>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
	};

	lk_charger: lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		/* enable_pe_plus; */
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <6500000>;
		fast_charge_voltage = <3000000>;

		/* charging current */
		usb_charger_current = <500000>;
		ac_charger_current = <2050000>;
		ac_charger_input_current = <3200000>;
		non_std_ac_charger_current = <500000>;
		charging_host_charger_current = <1500000>;
		ta_ac_charger_current = <3000000>;
		pd_charger_current = <500000>;

		/* battery temperature protection */
		temp_t4_threshold = <50>;
		temp_t3_threshold = <45>;
		temp_t1_threshold = <0>;

		/* enable check vsys voltage */
		enable_check_vsys;
	};

	pe: pe {
		compatible = "mediatek,charger,pe";
		gauge = <&mtk_gauge>;

		ta_12v_support;
		ta_9v_support;

		pe_ichg_level_threshold = <1000000>; /* uA */
		ta_start_battery_soc = <0>;
		ta_stop_battery_soc = <85>;
		min_charger_voltage = <4600000>;

		ta_ac_12v_input_current = <3200000>;
		ta_ac_9v_input_current = <3200000>;
		ta_ac_7v_input_current = <3200000>;
		pe_charger_current = <3000000>;
		vbat_threshold = <4150>;
	};

	pe2: pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <&mtk_gauge>;

		/* PE 2.0 */
		pe20_ichg_level_threshold = <1000000>; /* uA */
		ta_start_battery_soc = <0>;
		ta_stop_battery_soc = <85>;
		min_charger_voltage = <4600000>;

		/* cable measurement impedance */
		cable_imp_threshold = <699>;
		vbat_cable_imp_threshold = <3900000>; /* uV */

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pdc: pdc {
		compatible = "mediatek,charger,pd";
		gauge = <&mtk_gauge>;

		min_charger_voltage = <4600000>;
		pd_vbus_low_bound = <5000000>;
		pd_vbus_upper_bound = <5000000>;
		vsys_watt = <5000000>;
		ibus_err = <14>;

		pd_stop_battery_soc = <80>;

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		/* dual charger */
		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pe4: pe4 {
		compatible = "mediatek,charger,pe4";
		gauge = <&mtk_gauge>;

		min_charger_voltage = <4600000>;
		pe40_stop_battery_soc = <80>;

		high_temp_to_leave_pe40 = <46>;
		high_temp_to_enter_pe40 = <39>;
		low_temp_to_leave_pe40 = <10>;
		low_temp_to_enter_pe40 = <16>;
		ibus_err = <14>;

		/* PE 4.0 cable impedance (mohm) */
		pe40_r_cable_1a_lower = <500>;
		pe40_r_cable_2a_lower = <351>;
		pe40_r_cable_3a_lower = <240>;

		/* single charger */
		sc_input_current = <3200000>;
		sc_charger_current = <3000000>;

		/* dual charger in series*/
		dcs_input_current = <3200000>;
		dcs_chg1_charger_current = <1500000>;
		dcs_chg2_charger_current = <1500000>;

		dual_polling_ieoc = <450000>;
		slave_mivr_diff = <100000>;
		vbat_threshold = <4150>;
	};

	pe5: pe5 {
		compatible = "mediatek,charger,pe5";
		gauge = <&mtk_gauge>;
		polling_interval = <10000>;
		ta_cv_ss_repeat_tmin = <25>;
		vbat_cv = <4350>;
		start_soc_min = <0>;
		start_soc_max = <80>;
		start_vbat_max = <4300>;
		idvchg_term = <500>;
		idvchg_step = <50>;
		ita_level = <3000 2500 2000 1500>;
		rcable_level = <250 300 375 500>;
		ita_level_dual = <5000 3700 3400 3000>;
		rcable_level_dual = <230 350 450 550>;
		idvchg_ss_init = <1000>;
		idvchg_ss_step = <250>;
		idvchg_ss_step1 = <100>;
		idvchg_ss_step2 = <50>;
		idvchg_ss_step1_vbat = <4000>;
		idvchg_ss_step2_vbat = <4200>;
		ta_blanking = <400>;
		swchg_aicr = <0>;
		swchg_ichg = <1200>;
		swchg_aicr_ss_init = <400>;
		swchg_aicr_ss_step = <200>;
		swchg_off_vbat = <4250>;
		force_ta_cv_vbat = <4250>;
		chg_time_max = <5400>;
		tta_level_def = <0 0 0 0 25 50 60 70 80>;
		tta_curlmt = <0 0 0 0 0 300 600 900 (-1)>;
		tta_recovery_area = <3>;
		tbat_level_def = <0 0 0 5 25 40 43 46 50>;
		tbat_curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat_recovery_area = <3>;
		tdvchg_level_def = <0 0 0 5 25 55 60 65 70>;
		tdvchg_curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg_recovery_area = <3>;
		tswchg_level_def = <0 0 0 5 25 65 70 75 80>;
		tswchg_curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg_recovery_area = <3>;
		ifod_threshold = <200>;
		rsw_min = <20>;
		ircmp_rbat = <40>;
		ircmp_vclamp = <0>;
		vta_cap_min = <6800>;
		vta_cap_max = <11000>;
		ita_cap_min = <1000>;
		support_ta = "pca_ta_pps", "pd_adapter";
		allow_not_check_ta_status;
		vbat_threshold = <4150>;
	};

	charger: charger {
		compatible = "mediatek,charger";
		gauge = <&mtk_gauge>;
		charger = <&mt6375_chg>;
		bootmode = <&chosen>;

		algorithm_name = "Basic";
		charger_configuration= <0>;

		/* common */
		battery_cv = <4350000>;
		max_charger_voltage = <6500000>;
		min_charger_voltage = <4600000>;

		/* sw jeita */
		/* enable_vbat_mon = <1>; */
		/* enable_sw_jeita; */
		jeita_temp_above_t4_cv = <4240000>;
		jeita_temp_t3_to_t4_cv = <4240000>;
		jeita_temp_t2_to_t3_cv = <4340000>;
		jeita_temp_t1_to_t2_cv = <4240000>;
		jeita_temp_t0_to_t1_cv = <4040000>;
		jeita_temp_below_t0_cv = <4040000>;
		temp_t4_thres = <50>;
		temp_t4_thres_minus_x_degree = <47>;
		temp_t3_thres = <45>;
		temp_t3_thres_minus_x_degree = <39>;
		temp_t2_thres = <10>;
		temp_t2_thres_plus_x_degree = <16>;
		temp_t1_thres = <0>;
		temp_t1_thres_plus_x_degree = <6>;
		temp_t0_thres = <0>;
		temp_t0_thres_plus_x_degree = <0>;
		temp_neg_10_thres = <0>;

		/* battery temperature protection */
		enable_min_charge_temp;
		min_charge_temp = <0>;
		min_charge_temp_plus_x_degree = <6>;
		max_charge_temp = <50>;
		max_charge_temp_minus_x_degree = <47>;

		/* charging current */
		usb_charger_current = <500000>;
		ac_charger_current = <2050000>;
		ac_charger_input_current = <3200000>;
		charging_host_charger_current = <1500000>;

		/* dynamic mivr */
		enable_dynamic_mivr;
		min_charger_voltage_1 = <4400000>;
		min_charger_voltage_2 = <4200000>;
		max_dmivr_charger_current = <1800000>;

		/* fast charging algo support indicator */
		enable_fast_charging_indicator;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	pd_adapter: pd_adapter {
		compatible = "mediatek,pd_adapter";
		boot_mode = <&chosen>;
		adapter_name = "pd_adapter";
		force_cv;
		phys = <&u2port0 PHY_TYPE_USB2>;
		phy-names = "usb2-phy";
	};

	mtk_ctd: mtk_ctd {
		compatible = "mediatek,mtk_ctd";
		bc12 = <&mt6375_chg>;
		bc12_sel = <0>;
	};

	subpmic_pmu_eint: subpmic_pmu_eint {
	};

	mtk_ssc: mtk_ssc {
		compatible = "mediatek,ssc";
		ssc_disable = <0x1>;
	};

	gps: gps@18c00000 {
		compatible = "mediatek,gps";
		emi-region = <29>;
		emi-offset = <0x400000>;
		emi-size = <0xfffff>;
		emi-domain-ap = <0>;
		emi-domain-conn = <2>;
	};

	met {
		met_emi: met_emi {
			compatible = "mediatek,met_emi";
			emi_num = <1>;
			dram_num = <2>;
			dramc_ver = <2>;
			/* 0: dram ebg, 1:emi_freq, 2: DRAMC_DCM_CTRL 3:chn_emi_low_effi */
			/* 4: SLC */
			met_emi_support_list = <0x5>;
			cen_emi_reg_base = <0x10219000 0x1021d000>;
			cen_emi_reg_size = <0x1000>;
			chn_emi_reg_base = <0x10235000 0x10245000 0x10255000 0x10265000>;
			chn_emi_reg_size = <0xa90>;
			dramc_nao_reg_base = <0x10244000 0x10234000 0x10254000 0x10264000>;
			dramc_nao_reg_size = <0xb6c>;
			dramc_ao_reg_base = <0x10240000 0x10230000 0x10250000 0x10260000>;
			dramc_ao_reg_size = <0x2000>;
			ddrphy_ao_reg_base = <0x10248000 0x10238000 0x10258000 0x10268000>;
			ddrphy_ao_reg_size = <0x1650>;
			ddrphy_ao_misc_cg_ctrl0 = <0x4ec>;
			ddrphy_ao_misc_cg_ctrl2 = <0x4f4>;
			dram_freq_default = <6400>;
			ddr_ratio_default = <8>;
			dram_type_default = <8>;
			apmixedsys_reg_base = <0x1000C000>;
			apmixedsys_reg_size = <0x410>;
			slc_pmu_reg_base = <0x10342000 0x10343000>;
			slc_pmu_reg_size = <0x1000>;
		};

		met_res_ram {
			compatible = "mediatek,met_res_ram";

			met_res_ram_sspm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram*/
			};

			met_res_ram_mcupm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram*/
			};
		};

		mcupm_rts_header:mcupm-rts-header {
			node_0 = "MCUPM_MET_UNIT_TEST", "test";

			node_1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,\
			cpuqos_mode,dnth0,dnth1,upth0,upth1";
		};

		sspm_rts_header:sspm-rts-header {
			node_0 = "SSPM_PTPOD",
			"_id,voltage";

			node_1 = "SSPM_MET_UNIT_TEST",
				 "test";

				 node_2 = "SSPM_QOS_BOUND_STATE",
				 "ver,apu_num,idx,state,num,event,emibw_mon_total,",
				 "emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,",
				 "emibw_mon_md,smibw_mon_gpu,smibw_mon_apu";

				 node_3 = "SSPM_CM_MGR_NON_WFX",
				 "non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,",
				 "non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
				 node_4 = "SSPM_CM_MGR_LOADING",
				 "ratio,cps";

				 node_5 = "SSPM_CM_MGR_POWER",
				 "c_up_array_0,c_up_array_1,c_down_array_0,c_down_array_1,",
				 "c_up_0,c_up_1,c_down_0,c_down_1,c_up,",
				 "c_down,v_up,v_down,v2f_0,v2f_1";

				 node_6 = "SSPM_CM_MGR_OPP",
				 "v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,d_times_up,",
				 "d_times_down";

				 node_7 = "SSPM_CM_MGR_RATIO",
				 "ratio_0,ratio_1,ratio_2,ratio_3,ratio_4,",
				 "ratio_5,ratio_6,ratio_7";

				 node_8 = "SSPM_CM_MGR_BW",
				 "total_bw";

				 node_9 = "SSPM_CM_MGR_CP_RATIO",
				 "up0,up1,up2,up3,up4,up5,",
				 "down0,down1,down2,down3,down4,down5";

				 node_10 = "SSPM_CM_MGR_VP_RATIO",
				 "up0,up1,up2,up3,up4,up5,",
				 "down0,down1,down2,down3,down4,down5";

				 node_11 = "SSPM_CM_MGR_DE_TIMES",
				 "up0,up1,up2,up3,up4,up5,",
				 "down0,down1,down2,down3,down4,down5,reset";

				 node_12 = "SSPM_CM_MGR_DSU_DVFS_PWR",
				 "up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,",
				 "down_BB,down_DSU,total_up,total_cur,total_down";

				 node_13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR",
				 "up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,",
				 "cur_BB_a,down_L_a,down_B_a,down_BB_a,",
				 "up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,",
				 "cur_BB_s,down_L_s,down_B_s,down_BB_s";

				 node_14 = "SSPM_CM_MGR_DSU_DVFS_STALL",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";

				 node_15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

				 node_16 = "SSPM_CM_MGR_DSU_DVFS_OPP",
				 "map_opp_50,map_opp_70,final,",
				 "orig,L3_vote_opp,debounce_up,debounce_down";

				 node_17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG",
				 "up_L,up_B,up_BB,down_L,down_B,down_BB,",
				 "up_L_flag,up_B_flag,up_BB_flag,",
				 "down_L_flag,down_B_flag,down_BB_flag";

				 node_18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

				 node_19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

				 node_20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

				 node_21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

				 node_22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

				 node_23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

				 node_24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

				 node_25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

				 node_26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO",
				 "active,idle,dormant,off";

				 node_27 = "SSPM_SWPM_CPU__DSU_L3_BW",
				 "L3_BW";

				 node_28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO",
				 "active,idle,off";

				 node_29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW",
				 "cpu_emi_bw";

				 node_30 = "SSPM_SWPM_CPU__DVFS",
				 "vproc2,vproc1,cpuL_freq,cpuB_freq,",
				 "cpu_L_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";

				 node_31 = "SSPM_SWPM_CPU__LKG_POWER",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";

				 node_32 = "SSPM_SWPM_CPU__POWER",
				 "cpu_L,cpu_B,dsu,mcusys";

				 node_33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO",
				 "active,idle,off";

				 node_34 = "SSPM_SWPM_GPU__LOADING",
				 "loading";

				 node_35 = "SSPM_SWPM_GPU__DVFS",
				 "vgpu,gpu_freq";

				 node_36 = "SSPM_SWPM_GPU__URATE",
				 "alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";

				 node_37 = "SSPM_SWPM_GPU__THERMAL",
				 "thermal,lkg";

				 node_38 = "SSPM_SWPM_GPU__COUNTER",
				 "GPU_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,",
				 "TEX,VARY_SLOT,L20,L21,L22,L23";

				 node_39 = "SSPM_SWPM_GPU__POWER",
				 "gpu";
				 node_40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO",
				 "RAW_A_active,RAW_B_active,RAW_C_active,idle,off";

				 node_41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO",
				 "P2_active,P2_idle,MFB_active,WPE_active,off";

				 node_42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO",
				 "FDVT_active,DVP_active,DVS_active,DV_idle,off";

				 node_43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO",
				 "active,off";

				 node_44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO",
				 "active,off";

				 node_45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO",
				 "active,off";

				 node_46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO",
				 "active,idle,off";

				 node_47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO",
				 "active,idle,off";

				 node_48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO",
				 "dact,cact,idle,dcm";

				 node_49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE",
				 "venc,vdec";

				 node_50 = "SSPM_SWPM_CORE__DVFS",
				 "vcore,ddr_freq";

				 node_51 = "SSPM_SWPM_CORE__POWER",
				 "dramc,infra_top,aphy_vcore";

				 node_52 = "SSPM_SWPM_CORE__LKG_POWER",
				 "infra_top,dramc,thermal";

				 node_53 = "SSPM_SWPM_DRAM__MEM_IDX",
				 "read_bw,write_bw,",
				 "srr_pct,ssr_pct,pdir_pct,",
				 "phr_pct,acc_util,",
				 "trans,mr4,ddr_freq";

				 node_54 = "SSPM_SWPM_DRAM__DVFS",
				 "ddr_freq";

				 node_55 = "SSPM_SWPM_DRAM__POWER",
				 "aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,",
				 "dram_vdd2_1p25v,dram_vdd1_1p8v";

				 node_56 = "SSPM_SWPM_ME__POWER",
				 "disp,mdp,venc,vdec";

				 node_57 = "SSPM_SWPM_ME__IDX",
				 "vdec_fps,venc_fps,disp_fps,disp_resolution";

				 node_58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO",
				 "active,idle,off";

				 node_59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO",
				 "active,idle,off";

				 node_60 = "__SSPM_GPU_APU_SSC_CNT__",
				 "APU_0_R,APU_0_W,GPU_0_R,GPU_0_W,",
				 "APU_1_R,APU_1_W,GPU_1_R,",
				 "GPU_1_W";
				 node_61 = "SSPM_SLBC_SLOT",
				 "enable,force,done,buffer_used,f_buffer,cached_used,force_size";
				 node_62 = "SSPM_SLBC_REF",
				 "venc,hifi3,sh_p2,sh_apu,mml,ainr,disp";
				 node_63 = "SSPM_SLBC_BW",
				 "mm,apu,mm_est";
				 node_64 = "SSPM_SLBC_PMU",
				 "hit,miss";
				 node_65 = "SSPM_SLBC_WAY",
				 "venc,hifi3,sh_p2,sh_apu,mml,ainr,disp,slb,cpu,gpu,slc,left";
				 node_66 = "SSPM_SWPM_CPU__DSU_PMU",
				 "dsu_cycles";
				 node_67 = "SSPM_SWPM_CPU__CORE_TEMP",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
				 node_68 = "SSPM_SWPM_SOC__SMAP",
				 "i2max,imax";
				 node_69 = "SSPM_SWPM_CPU__PMU_TIMES",
				 "idx_cnt,lock,idx_rechk,lock_rechk,valid,off_hint,diff_us";
		};
	};
};

&i2c5 {
	clock-frequency = <1000000>;
	mt6375: mt6375@34 {
		compatible = "mediatek,mt6375";
		reg = <0x34>;
		status = "okay";
		interrupt-parent = <&pio>;
		interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <1>;
		wakeup-source;
		mt6375_adc: adc {
			compatible = "mediatek,mt6375-adc";
			#io-channel-cells = <1>;
			interrupts = <MT6375_ADC_DONEI>;
			interrupt-names = "adc_donei";
		};
		mt6375_chg: chg {
			compatible = "mediatek,mt6375-chg";
			interrupts = <MT6375_FL_PWR_RDY>, <MT6375_FL_DETACH>,
				     <MT6375_FL_VBUS_OV>, <MT6375_FL_CHG_TOUT>,
				     <MT6375_FL_WDT>, <MT6375_FL_BC12_DN>,
				     <MT6375_FL_AICC_DONE>, <MT6375_FL_PE_DONE>,
				     <MT6375_FL_BATPRO_DONE>,
				     <MT6375_ADC_VBAT_MON_OV>;
			interrupt-names = "fl_pwr_rdy", "fl_detach",
					  "fl_vbus_ov", "fl_chg_tout",
					  "fl_wdt", "fl_bc12_dn",
					  "fl_aicc_done", "fl_pe_done",
					  "fl_batpro_done", "adc_vbat_mon_ov";
			io-channels = <&mt6375_adc MT6375_ADC_CHGVIN>,
				      <&mt6375_adc MT6375_ADC_VSYS>,
				      <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_adc MT6375_ADC_IBUS>,
				      <&mt6375_adc MT6375_ADC_IBAT>,
				      <&mt6375_adc MT6375_ADC_TEMPJC>,
				      <&mt6375_adc MT6375_ADC_USBDP>,
				      <&mt6375_adc MT6375_ADC_USBDM>;
			chg_name = "primary_chg";
			aicr = <500>;
			mivr = <4400>;
			cv = <4200>;
			ichg = <2000>;
			ieoc = <150>;
			wdt = <40000>;
			/* wdt_en; */
			te_en;
			vbus_ov = <14500>;
			vrec = <100>;
			otg_lbp = <2800>;
			ircmp_r = <16700>;
			ircmp_v = <32>;
			chg_tmr = <10>;
			chg_tmr_en;
			dcdt_sel = <600>;
			bc12_sel = <&mtk_ctd>;
			boot_mode = <&chosen>;
			phys = <&u2port0 PHY_TYPE_USB2>;
			phy-names = "usb2-phy";
			usb = <&usb>;
			//usb_killer_detect;
			mt6375_otg_vbus: otg {
				regulator-compatible = "mt6375,otg-vbus";
				regulator-name = "usb-otg-vbus";
				regulator-min-microvolt = <4850000>;
				regulator-max-microvolt = <5500000>;
				regulator-min-microamp = <500000>;
				regulator-max-microamp = <2400000>;
			};
		};
		mt6375_typec: tcpc {
			compatible = "mediatek,mt6375-tcpc";
			interrupts = <MT6375_PD_EVT>;
			interrupt-names = "pd_evt";
			/* tcpc_device's name */
			tcpc,name = "type_c_port0";
			/* 0: Unknown, 1: SNK, 2: SRC, 3: DRP, 4: Try.SRC, 5: Try.SNK */
			tcpc,role_def = <5>;
			/* 0: Default, 1: 1.5, 2: 3.0 */
			tcpc,rp_level = <0>;
			/* 0: Never, 1: Always, 2: EMarkOnly, 3: StartOnly */
			tcpc,vconn_supply  = <1>;
			/* the number of notifier supply */
			tcpc,notifier_supply_num = <3>;
			io-channels = <&mt6375_adc MT6375_ADC_SBU1>,
				      <&mt6375_adc MT6375_ADC_SBU2>;
			charger = <&mt6375_chg>;
			boot_mode = <&chosen>;
			tcpc,en_wd;
			tcpc,en_wd_sbu_polling;
			tcpc,en_wd_polling_only;
			tcpc,en_ctd;
			tcpc,en_fod;
			tcpc,en_typec_otp;
			//tcpc,en_floatgnd;
			wd,sbu_calib_init = <1200>;	/* mV */
			wd,sbu_pl_bound = <200>;	/* mV */
			wd,sbu_pl_lbound_c2c = <1100>;	/* mV */
			wd,sbu_pl_ubound_c2c = <2600>;	/* mV */
			wd,sbu_ph_auddev = <100>;	/* mV */
			wd,sbu_ph_lbound = <888>;	/* mV */
			wd,sbu_ph_lbound1_c2c = <2850>;	/* mV */
			wd,sbu_ph_ubound1_c2c = <3150>;	/* mV */
			wd,sbu_ph_ubound2_c2c = <3800>;	/* mV */
			wd,sbu_aud_ubound = <1600>;	/* mV */
			pd-data {
				pd,vid = <0x29cf>;
				pd,pid = <0x6375>;
				pd,source-cap-ext = <0x637529cf 0x00000000 0x00000000
						     0x00000000 0x00000000 0x07010000 >;
				pd,mfrs = "RichtekTCPC";
				/*
				 * VSAFE5V = 0, MAX_POWER = 1, CUSTOM = 2,
				 * MAX_POWER_LV = 0x21, MAX_POWER_LVIC = 0x31
				 * MAX_POWER_HV = 0x41, MAX_POWER_HVIC = 0x51
				 */
				pd,charging_policy= <0x21>;

				/*
				 * Fixed 5V, 500 mA <0x00019032>
				 * Fixed 5V, 1A <0x00019064>
				 * Fixed 5V, 2A <0x000190c8>
				 * Fixed 5V, 3A <0x0001912c>
				 * Fixed 9V, 500 mA <0x0002d032>
				 * Fixed 9V, 1A <0x0002d064>
				 * Fixed 5V, 1.5A <0x00019096>
				 * Fixed 9V, 2A <0x0002d0c8>
				 * Fixed 9V, 3A <0x0002d12c>
				 * Variable 5-9V, 1A <0x8642d064>
				 * Variable 5-9V, 2A <0x8642d0c8>
				 * Variable 5-9V, 3A <0x8642d12c>
				 * PPS 3V~5.9V, 3A <0xC0761E3C>
				 */

				pd,source-pdo-size = <1>;
				pd,source-pdo-data = <0x00019032>;
				/* 5V, 500 mA */
				pd,sink-pdo-size = <2>;
				pd,sink-pdo-data = <0x000190c8 0x000190c8> ;
				/* 0x0002d0c8 : 9V, 2A<0x04019032 0x04019064> */

				/*
				 * No DP, host + device
				 *	pd,id-vdo-size = <3>;
				 *	pd,id-vdo-data =
						<0xd00029cf 0x0 0x00010000>;
				 * With DP
				 *	pd,id-vdo-size = <4>;
				 *	pd,id-vdo-data =
				 *	<0xec0029cf 0x0 0x00010000 0x11000001>;
				 */
				pd,id-vdo-size = <4>;
				pd,id-vdo-data = <0xec0029cf 0x0 0x00010000 0x11000001>;
				bat,nr = <1>;
				pd,country_nr = <0>;

				bat-info0 {
					bat,vid = <0x29cf>;
					bat,pid = <0x6375>;
					bat,mfrs = "bat1";
					bat,design_cap = <3000>;
				};
			};

			dpm_caps {
				local_dr_power;
				local_dr_data;
				// local_ext_power;
				local_usb_comm;
				// local_usb_suspend;
				// local_high_cap;
				// local_give_back;
				local_no_suspend;
				local_vconn_supply;

				// attempt_discover_cable_dfp;
				attempt_enter_dp_mode;
				attempt_discover_cable;
				attempt_discover_id;

				/* 0: disable, 1: prefer_snk, 2: prefer_src */
				pr_check = <0>;
				// pr_reject_as_source;
				// pr_reject_as_sink;
				// pr_check_gp_source;
				// pr_check_gp_sink;

				/* 0: disable, 1: prefer_ufp, 2: prefer_dfp */
				dr_check = <0>;
				// dr_reject_as_dfp;
				// dr_reject_as_ufp;
			};
			displayport {
				/* connection type = "both", "ufp_d", "dfp_d" */
				1st_connection = "dfp_d";
				2nd_connection = "dfp_d";
				signal,dp_v13;
				//signal,dp_gen2;
				usbr20_not_used;
				typec,receptacle;
				ufp_d {
					//pin_assignment,mode_a;
					//pin_assignment,mode_b;
					//pin_assignment,mode_c;
					//pin_assignment,mode_d;
					//pin_assignment,mode_e;
				};
				dfp_d {
					/* Only support mode C & D */
					//pin_assignment,mode_a;
					//pin_assignment,mode_b;
					pin_assignment,mode_c;
					pin_assignment,mode_d;
					pin_assignment,mode_e;
					pin_assignment,mode_f;
				};
			};
		};
		dbg {
			compatible = "mediatek,mt6375-dbg";
		};
	};
};

&i2c6 {
	gate_ic: gate_ic@11 {
		compatible = "mediatek,gate-ic-i2c";
		gate-power-gpios = <&pio 12 0>;
		reg = <0x11>;
		id = <6>;
		status = "okay";
	};
};

#include "mediatek/cust_mt6789_msdc.dtsi"
#include "mediatek/mt6366.dtsi"
#include "mediatek/rt5133.dtsi"
#include "mediatek/mt6789-clkitg.dtsi"
#include "mediatek/mt6789-disable-unused.dtsi"

&rt5133 {
	interrupts-extended = <&pio 5 0x0>;
	enable-gpio = <&pio 15 0x0>;
};

&pmic {
	interrupt-parent = <&pio>;
	interrupts = <137 IRQ_TYPE_LEVEL_HIGH 137 0>;

	mt6358_batoc_throttle: mtk_battery_oc_throttling {
		compatible = "mediatek,mt6358-battery_oc_throttling";
		oc-thd-h = <5950>;
		oc-thd-l = <7000>;
	};
};

&mt6358_vio28_reg {
	regulator-always-on;
};

&mt6358_vdram1_reg {
	regulator-always-on;
};

&mt6358_vdram2_reg {
	regulator-always-on;
};

&mt6358_vbif28_reg {
	regulator-always-on;
};

&mt6358_vaux18_reg {
	regulator-always-on;
};

&mt6358_vsim1_reg {
	regulator-min-microvolt = <0>;
};

&mt6358_vsim2_reg {
	regulator-min-microvolt = <0>;
};

/delete-node/ &mt6358_vpa_reg;

&mtk_gauge {
	charger = <&mt6375_chg>;
};

&mddriver {
	/* for md pmic voltage setting */
	md_vmodem-supply = <&mt6358_vmodem_reg>;
	md_vmodem = <825000 825000>;
	md_vsram-supply = <&mt6358_vsram_core_reg>;
	md_vsram = <825000 825000>;
};

#include "mediatek/bat_setting/mt6789_battery_prop.dtsi"

&pio {
	aud_clk_mosi_off: aud_clk_mosi_off {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO169__FUNC_GPIO169>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_clk_mosi_on: aud_clk_mosi_on {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO169__FUNC_AUD_CLK_MOSI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_clk_miso_off: aud_clk_miso_off {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO173__FUNC_GPIO173>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_clk_miso_on: aud_clk_miso_on {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO173__FUNC_AUD_CLK_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_off: aud_dat_mosi_off {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO171__FUNC_GPIO171>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO172__FUNC_GPIO172>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_on: aud_dat_mosi_on {
		pins_cmd0_dat {
			pinmux = <PINMUX_GPIO171__FUNC_AUD_DAT_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO172__FUNC_AUD_DAT_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso0_off: aud_dat_miso0_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO175__FUNC_GPIO175>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso0_on: aud_dat_miso0_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO175__FUNC_AUD_DAT_MISO0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_off: aud_dat_miso1_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO176__FUNC_GPIO176>;
			input-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_on: aud_dat_miso1_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO176__FUNC_AUD_DAT_MISO1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2s0_off: aud_gpio_i2s0_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO53__FUNC_GPIO53>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2s0_on: aud_gpio_i2s0_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO53__FUNC_I2S0_DI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2s3_off: aud_gpio_i2s3_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO50__FUNC_GPIO50>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO51__FUNC_GPIO51>;
			input-enable;
			bias-pull-down;
		};
		pins_cmd3_dat {
			pinmux = <PINMUX_GPIO52__FUNC_GPIO52>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2s3_on: aud_gpio_i2s3_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO50__FUNC_I2S3_DO>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd2_dat {
			pinmux = <PINMUX_GPIO51__FUNC_I2S3_BCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins_cmd3_dat {
			pinmux = <PINMUX_GPIO52__FUNC_I2S3_LRCK>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_dat_miso_off: vow_dat_miso_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO175__FUNC_GPIO175>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_dat_miso_on: vow_dat_miso_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO175__FUNC_VOW_DAT_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_clk_miso_off: vow_clk_miso_off {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO176__FUNC_GPIO176>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_clk_miso_on: vow_clk_miso_on {
		pins_cmd1_dat {
			pinmux = <PINMUX_GPIO176__FUNC_VOW_CLK_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
};
#include "mediatek/trusty.dtsi"
