evergreen_dram_bandwidth	,	F_63
sumo_get_temp	,	F_40
GRBM_STATUS_SE1	,	V_33
priority_b_cnt	,	V_314
GRBM_STATUS_SE0	,	V_32
PRIORITY_ALWAYS_ON	,	V_326
radeon_get_monitor_bpc	,	F_30
status_reg	,	V_65
"evergreen_irq_set: hpd 3\n"	,	L_55
radeon_atom_get_clock_dividers	,	F_8
DMA_RB_CNTL	,	V_699
crtc_vblank_int	,	V_846
EVERGREEN_MAX_BACKENDS	,	V_561
thermal	,	V_940
MCB_BUSY	,	V_687
SOFT_RESET_DB	,	V_702
SOFT_RESET_DC	,	V_710
dfixed_div	,	F_65
PB0_PIF_CNTL	,	V_1001
unlikely	,	F_205
KERN_WARNING	,	V_340
IH_RB_WPTR	,	V_913
DMA_PACKET	,	F_258
devices	,	V_124
other_heads_data_return_time	,	V_291
VOLTAGE_SW	,	V_203
ring_obj	,	V_958
FUS_MC_VM_MD_L1_TLB2_CNTL	,	V_356
SQ_THREAD_RESOURCE_MGMT	,	V_592
ENABLE_L2_FRAGMENT_PROCESSING	,	V_345
DC_HPD2_INT_STATUS	,	V_224
max_pipes	,	V_508
sq_gpr_resource_mgmt_3	,	V_497
dram_channels	,	V_267
sq_gpr_resource_mgmt_2	,	V_496
sq_gpr_resource_mgmt_1	,	V_495
r600_vram_scratch_init	,	F_249
CP_RB_RPTR_ADDR_HI	,	V_482
crtc_base	,	V_149
PA_SC_LINE_STIPPLE_STATE	,	V_605
disable_plloff_in_l1	,	V_981
RADEON_FMT_DITHER_ENABLE	,	V_129
r600_ih_ring_init	,	F_291
ASIC_T_SHIFT	,	V_171
TC_ONLY	,	V_599
CB_PERF_CTR2_SEL_0	,	V_612
IRQ_NONE	,	V_928
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_129
LC_TARGET_LINK_SPEED_OVERRIDE_EN	,	V_973
RADEON_HPD_6	,	V_231
CB_PERF_CTR2_SEL_1	,	V_613
evergreen_gpu_check_soft_reset	,	F_191
sumo_rlc_fini	,	F_203
RADEON_HPD_5	,	V_229
RADEON_HPD_4	,	V_227
RADEON_HPD_3	,	V_225
crtc_status	,	V_653
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_462
sx_max_export_size	,	V_517
SYNC_WALKER	,	V_572
ASIC_IS_AVIVO	,	F_276
RADEON_WB_SCRATCH_OFFSET	,	V_484
"IH: HDMI0\n"	,	L_93
"disabling GPU acceleration\n"	,	L_126
RREG32	,	F_5
other_mode	,	V_253
evergreen_hpd_sense	,	F_49
evergreen_disable_interrupt_state	,	F_224
NUM_VS_THREADS	,	F_167
drm_crtc	,	V_214
PACKET3_MODE_CONTROL	,	V_427
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_352
DC_HPDx_CONNECTION_TIMER	,	F_52
PAGE_TABLE_DEPTH	,	F_99
a	,	V_269
BARTS_GB_ADDR_CONFIG_GOLDEN	,	V_531
b	,	V_297
c	,	V_298
dram_efficiency	,	V_265
CP_INT_CNTL	,	V_789
radeon_voltage	,	V_200
PM_PROFILE_HIGH_SH_IDX	,	V_190
real_vram_size	,	V_645
i	,	V_67
pos1	,	V_142
irq	,	V_827
pos2	,	V_143
j	,	V_386
req_ps_idx	,	V_194
k	,	V_725
"IH: D5 vblank\n"	,	L_76
r	,	V_66
VM_CONTEXT0_REQUEST_RESPONSE	,	V_337
v	,	V_106
cik_get_csb_size	,	F_215
DACA_AUTODETECT_INT_CONTROL	,	V_800
CAICOS_GB_ADDR_CONFIG_GOLDEN	,	V_533
radeon_atom_set_voltage	,	F_45
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_103
"evergreen_irq_set: vblank 2\n"	,	L_49
CHIP_BARTS	,	V_23
max_simds_per_se	,	V_764
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_796
dither	,	V_121
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_793
GRBM_SOFT_RESET	,	V_465
IH_WPTR_OVERFLOW_CLEAR	,	V_918
ni_mc_load_microcode	,	F_250
SCRATCH_UMSK	,	V_485
"PCIE gen 2 link speeds already enabled\n"	,	L_128
cs_section_def	,	V_731
evergreen_get_vblank_counter	,	F_223
RB_INT_ENABLE	,	V_842
VCLK_SRC_SEL	,	F_14
sumo_golden_registers	,	V_22
radeon_get_vblank_counter	,	F_111
EVERGREEN_ADDR_SURF_BANK_HEIGHT_8	,	V_59
CP_BUSY	,	V_669
reg	,	V_29
EVERGREEN_ADDR_SURF_BANK_HEIGHT_4	,	V_58
EVERGREEN_ADDR_SURF_BANK_HEIGHT_2	,	V_57
CHIP_TAHITI	,	V_740
EVERGREEN_ADDR_SURF_BANK_HEIGHT_1	,	V_56
LC_DYN_LANES_PWR_STATE	,	F_323
ASIC_IS_DCE6	,	F_109
CB_COLOR2_BASE	,	V_618
ASIC_IS_DCE5	,	F_60
afmt2	,	V_819
afmt3	,	V_820
UPLL_PDIV_A_MASK	,	V_103
PCIE_LC_CNTL	,	V_987
afmt1	,	V_818
CAYMAN_RING_TYPE_CP2_INDEX	,	V_841
PLL_POWER_STATE_IN_OFF_1_MASK	,	V_994
reg_list_size	,	V_734
evergreen	,	V_455
afmt6	,	V_823
efuse_straps_3	,	V_543
afmt4	,	V_821
efuse_straps_4	,	V_542
evergreen_gpu_soft_reset	,	F_192
afmt5	,	V_822
NUM_LS_THREADS	,	F_171
PCIE_SPEED_8_0GT	,	V_966
PA_SC_FIFO_SIZE	,	V_579
RADEON_HPD_2	,	V_223
RADEON_HPD_1	,	V_220
SOFT_RESET_IH	,	V_713
CP_PFP_HALT	,	V_698
active_crtc_count	,	V_208
EVERGREEN_PFP_UCODE_SIZE	,	V_445
"evergreen_irq_set: hpd 1\n"	,	L_53
VM_CONTEXT1_CNTL2	,	V_938
IH_BUSY	,	V_680
GS_PRIO	,	F_157
EVERGREEN_CRTC_BLANK_CONTROL	,	V_391
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_404
is_atom_bios	,	V_955
dce4_wait_for_vblank	,	F_33
line_time	,	V_280
"IH: DMA trap\n"	,	L_106
"Wait for MC idle timedout !\n"	,	L_9
"  SRBM_STATUS2              = 0x%08X\n"	,	L_15
mc_latency	,	V_286
sumo_set_uvd_clock	,	F_7
SMX_SAR_CTL0	,	V_577
RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT	,	V_48
le32_to_cpu	,	F_234
CG_DCLK_STATUS	,	V_84
DC_HPD2_INT_CONTROL	,	V_235
R600_RING_TYPE_UVD_INDEX	,	V_935
atom_asic_init	,	F_265
RADEON_RESET_VMC	,	V_686
d5grph_int	,	V_869
"  R_008680_CP_STAT          = 0x%08X\n"	,	L_19
DC_HPD6_INT_CONTROL	,	V_239
gtt_end	,	V_369
DMA_TILING_CONFIG	,	V_556
"IH: D1 vblank\n"	,	L_67
DC_HPD4_INT_CONTROL	,	V_237
MC_ARB_RAMCFG	,	V_538
supersumo_golden_registers	,	V_20
ASIC_IS_DCE41	,	F_59
lb_size	,	V_302
disabled_rb_mask	,	V_505
queue_dp	,	V_924
CHIP_CAICOS	,	V_27
vddci	,	V_210
dev_private	,	V_112
atom_context	,	V_953
VGT_CACHE_INVALIDATION	,	V_602
"  GRBM_STATUS_SE0           = 0x%08X\n"	,	L_12
DRM_DEBUG	,	F_37
RADEON_RESET_IH	,	V_681
family	,	V_3
evergreen_dram_bandwidth_for_display	,	F_68
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_375
cik_init_cp_pg_table	,	F_220
FUS_MC_VM_MD_L1_TLB1_CNTL	,	V_355
"evergreen_irq_set: sw int gfx\n"	,	L_41
VM_L2_CNTL	,	V_343
SOFT_RESET_MC	,	V_715
pfp_fw	,	V_439
RLC_BUSY	,	V_678
"IH: HDMI2\n"	,	L_95
RLC_GFX_INDEX	,	V_547
"IH: HPD_RX 2\n"	,	L_88
d2grph_int	,	V_866
PM_PROFILE_MID_MH_IDX	,	V_189
CP_MEQ_THRESHOLDS	,	V_568
r600_dma_stop	,	F_272
tmp	,	V_119
latency_tolerant_lines	,	V_303
evergreen_mc_save	,	V_381
DMIF_ADDR_CONFIG	,	V_554
AFMT_AZ_FORMAT_WTRIG_ACK	,	V_911
CP_RB_WPTR	,	V_479
DCLK_DIVIDER_MASK	,	V_73
btc_pm_init_profile	,	F_43
ENABLE_L1_FRAGMENT_PROCESSING	,	V_350
bytes_per_pixel	,	V_284
CP_ME_CNTL	,	V_457
TN_RLC_CLEAR_STATE_RESTORE_BASE	,	V_773
radeon_bo_create	,	F_210
ddev	,	V_213
VGA_MEMORY_DISABLE	,	V_405
evergreen_asic_reset	,	F_198
radeon_gart_table_vram_unpin	,	F_102
radeon_bo_kunmap	,	F_214
DC_HPD3_INTERRUPT	,	V_899
cp_int_cntl2	,	V_804
cp_int_cntl1	,	V_803
PACKET3_SET_CONFIG_REG_START	,	V_431
fb_div	,	V_85
UVD_UDEC_DB_ADDR_CONFIG	,	V_558
IRQ_HANDLED	,	V_947
active_time	,	V_282
NUM_HS_GPRS	,	F_164
reg_list_num	,	V_727
radeon_uvd_fini	,	F_300
connector	,	V_117
EVERGREEN_CRTC_UPDATE_LOCK	,	V_393
save_restore_obj	,	V_719
RREG32_RCU	,	F_136
evergreen_dmif_request_bandwidth	,	F_70
FMT_SPATIAL_DITHER_DEPTH	,	V_135
current_vddc	,	V_204
radeon_audio_init	,	F_262
DRM_INFO	,	F_100
requested_power_state_index	,	V_195
TN_RLC_SAVE_AND_RESTORE_BASE	,	V_772
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_844
"evergreen_irq_set: vblank 4\n"	,	L_51
vsc	,	V_285
CG_UPLL_SPREAD_SPECTRUM	,	V_96
save	,	V_382
"IH: D%d flip\n"	,	L_80
GB_BACKEND_MAP	,	V_562
src_width	,	V_281
VBLANK_STATUS	,	V_881
post_div	,	V_71
drm_handle_vblank	,	F_238
current_sclk	,	V_320
dpm_enabled	,	V_318
CP_PFP_UCODE_DATA	,	V_446
evergreen_rlc_resume	,	F_222
PF_RQ_PENDING	,	V_668
RADEON_RESET_GRBM	,	V_673
"(%d) create RLC sr bo failed\n"	,	L_31
ENABLE_L1_TLB	,	V_349
DC_HPD2_CONTROL	,	V_245
TN_RLC_LB_ALWAYS_ACTIVE_SIMD_MASK	,	V_765
"radeon: error initializing UVD (%d).\n"	,	L_117
DC_HPD5_INT_STATUS	,	V_230
evergreen_wm_params	,	V_263
rlc	,	V_718
cntl_reg	,	V_64
"(%d) create RLC cp table bo failed\n"	,	L_37
DCLK_DIR_CNTL_EN	,	V_72
PM_PROFILE_HIGH_MH_IDX	,	V_193
SOFT_RESET_PA	,	V_467
ROQ_IB1_START	,	F_140
cp_table_size	,	V_750
disable_l0s	,	V_979
CB_PERF_CTR1_SEL_0	,	V_610
DC_HPD6_INT_STATUS	,	V_232
CB_PERF_CTR1_SEL_1	,	V_611
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_8
RLC_CLEAR_STATE_END_MARKER	,	V_749
CHANSIZE_MASK	,	V_639
"failed initializing CP fences (%d).\n"	,	L_113
r600_init_microcode	,	F_287
DMA_STATUS_REG	,	V_36
radeon_audio_fini	,	F_269
"IH: HPD1\n"	,	L_81
"radeon: audio init failed\n"	,	L_119
CHANSIZE_OVERRIDE	,	V_638
HDP_NONSURFACE_INFO	,	V_416
rmb	,	F_237
RADEON_RESET_CP	,	V_671
mode	,	V_252
barts_golden_registers	,	V_24
sq_config	,	V_493
PS_PRIO	,	F_155
WREG32_PCIE_PORT	,	F_310
evergreen_suspend	,	F_267
PLL_POWER_STATE_IN_TXS2_1	,	F_320
cp_int_cntl	,	V_802
radeon_fence_driver_start_ring	,	F_252
tiling_flags	,	V_39
PLL_POWER_STATE_IN_TXS2_0	,	F_318
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_410
radeon_crtc_handle_vblank	,	F_240
vram_is_ddr	,	V_637
TOFFSET_SHIFT	,	V_165
"IH: D2 vline\n"	,	L_71
"(%d) pin RLC sr bo failed\n"	,	L_32
"evergreen_irq_set: sw int cp1\n"	,	L_42
LB_D6_VBLANK_INTERRUPT	,	V_894
SOFT_RESET_SPI	,	V_470
crtc_htotal	,	V_316
"failed initializing DMA fences (%d).\n"	,	L_114
EVERGREEN_GRPH_SURFACE_UPDATE_PENDING	,	V_159
WREG32_P	,	F_9
radeon_dpm_get_sclk	,	F_80
cayman_cp_int_cntl_setup	,	F_225
TS0_ADC_DOUT_MASK	,	V_167
GRBM_EE_BUSY	,	V_672
CP_RB_RPTR_WR	,	V_478
RADEON_IS_MOBILITY	,	V_183
CB_COLOR3_BASE	,	V_619
ASIC_T_MASK	,	V_170
PIPE0_ARBITRATION_CONTROL3	,	V_329
smx_dc_ctl0	,	V_492
DRM_MODE_CONNECTOR_eDP	,	V_242
list_for_each_entry	,	F_47
lb_partitions	,	V_301
BUF_SWAP_32BIT	,	V_441
SC_PRIM_FIFO_SIZE	,	F_147
evergreen_data_return_bandwidth	,	F_69
SOFT_RESET_SH	,	V_468
NUM_HS_STACK_ENTRIES	,	F_176
accel_working	,	V_954
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_129
radeon_irq_kms_disable_hpd	,	F_57
latency	,	V_293
IH_RB_CNTL	,	V_917
SOFT_RESET_SC	,	V_704
"SRBM_SOFT_RESET=0x%08X\n"	,	L_25
dst_ptr	,	V_723
EVERGREEN_CRTC_STATUS_HV_COUNT	,	V_654
"dpm thermal\n"	,	L_46
max_threads	,	V_513
evergreen_gpu_pci_config_reset	,	F_193
visible_vram_size	,	V_646
LB_D3_VBLANK_INTERRUPT	,	V_888
DC_HPD1_INT_CONTROL	,	V_233
radeon_crtc_handle_flip	,	F_241
mc_shared_chmap	,	V_489
"Setting: vddc: %d\n"	,	L_2
DC_HPD5_INT_CONTROL	,	V_238
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_205
reg_num	,	V_726
EVERGREEN_RLC_UCODE_SIZE	,	V_783
evergreen_pm_finish	,	F_48
radeon_hpd_id	,	V_217
RESPONSE_TYPE_SHIFT	,	V_339
radeon_ib	,	V_422
SOFT_RESET_TA	,	V_706
"UVD fences init error (%d).\n"	,	L_115
CP_PERFMON_CNTL	,	V_583
DMA_RB_ENABLE	,	V_700
SOFT_RESET_TC	,	V_705
sc_earlyz_tile_fifo_size	,	V_523
sumo_rlc_init	,	F_209
r600_irq_fini	,	F_295
SUMO_GB_ADDR_CONFIG_GOLDEN	,	V_529
RADEON_RESET_GFX	,	V_666
cs_ptr	,	V_747
disp_int_cont5	,	V_862
SOFT_RESET_SX	,	V_471
disp_int_cont3	,	V_858
turks_golden_registers	,	V_26
disp_int_cont4	,	V_860
disp_int_cont2	,	V_856
evergreen_average_bandwidth_vs_dram_bandwidth_for_display	,	F_75
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_936
SOFT_RESET_GRBM	,	V_708
radeon_uvd_suspend	,	F_271
POWER_STATE_TYPE_PERFORMANCE	,	V_185
"radeon: cp failed to lock ring (%d).\n"	,	L_10
evergreen_cp_start	,	F_126
DCLK_STATUS	,	V_74
evergreen_rlc_start	,	F_221
"evergreen_irq_set: sw int cp2\n"	,	L_43
ring	,	V_425
"  R_008678_CP_STALLED_STAT2 = 0x%08X\n"	,	L_17
"evergreen_irq_set: hdmi 1\n"	,	L_60
return_efficiency	,	V_272
radeon_agp_init	,	F_283
CG_UPLL_FUNC_CNTL	,	V_91
CP_BUSY_STAT	,	V_649
RLC_HB_WPTR	,	V_776
stat_regs	,	V_851
readrq	,	V_105
fusion_platform	,	V_982
POSITION_BUFFER_SIZE	,	F_145
FB_READ_EN	,	V_402
TN_RLC_LB_PARAMS	,	V_766
rmx_type	,	V_323
r600_set_bios_scratch_engine_hung	,	F_199
cik_get_csb_buffer	,	F_217
r700_cp_stop	,	F_122
PACKET3	,	F_119
PCIE_SPEED_5_0GT	,	V_965
radeon_ring_lockup_update	,	F_201
PA_SU_LINE_STIPPLE_VALUE	,	V_604
CB_COLOR8_BASE	,	V_624
CB_PERF_CTR3_SEL_0	,	V_614
CB_PERF_CTR3_SEL_1	,	V_615
radeon_asic_reset	,	F_264
TOFFSET_MASK	,	V_164
RADEON_GPU_PAGE_SIZE	,	V_473
RADEON_WB_CP_RPTR_OFFSET	,	V_481
EXPORT_SRC_C	,	V_587
BLACKOUT_MODE_MASK	,	V_395
radeon_update_bandwidth_info	,	F_187
yclk	,	V_266
mode_config_initialized	,	V_335
CG_THERMAL_CTRL	,	V_163
link_width_cntl	,	V_959
worst_chunk_return_time	,	V_288
mc_fw	,	V_957
SC_HIZ_TILE_FIFO_SIZE	,	F_148
FB_WRITE_EN	,	V_403
LS2_EXIT_TIME	,	F_324
radeon_hpd_set_polarity	,	F_54
DB_BUSY	,	V_662
CG_VCLK_STATUS	,	V_81
"  R_00D834_DMA_STATUS_REG   = 0x%08X\n"	,	L_21
VM_CONTEXT0_CNTL	,	V_372
"  R_008674_CP_STALLED_STAT1 = 0x%08X\n"	,	L_16
CP_STALLED_STAT2	,	V_648
radeon_wb_disable	,	F_273
CP_STALLED_STAT1	,	V_647
EFFECTIVE_L1_QUEUE_SIZE	,	F_98
ASIC_IS_X2	,	F_308
RB_BUFSZ	,	F_124
"IH: HPD3\n"	,	L_83
IH_RB_RPTR	,	V_942
SQ_LDS_RESOURCE_MGMT	,	V_588
VBLANK_ACK	,	V_882
current_vddci	,	V_211
sx_max_export_pos_size	,	V_518
"[drm] r600 flush TLB failed\n"	,	L_6
radeon_pcie_gen2	,	V_961
d3grph_int	,	V_867
disabled	,	V_250
radeon_surface_init	,	F_280
sq_thread_resource_mgmt	,	V_498
be32_to_cpup	,	F_125
HDP_NONSURFACE_BASE	,	V_415
PB0_PIF_PAIRING	,	V_984
PB1_PIF_PAIRING	,	V_986
NUMBER_OF_SETS	,	F_143
uvd_v1_0_init	,	F_260
sumo_set_uvd_clocks	,	F_11
bandwidth	,	V_268
RLC_ENABLE	,	V_754
evergreen_irq_ack	,	F_230
"radeon: MC ucode required for NI+.\n"	,	L_127
dpms_off_ps_idx	,	V_177
sq_num_cf_insts	,	V_520
EVERGREEN_MASTER_UPDATE_MODE	,	V_401
fw_data	,	V_437
GFX_POWER_GATING_SRC	,	V_756
r600_pcie_gart_init	,	F_292
ATOM_DEVICE_LCD_SUPPORT	,	V_125
FMT_SPATIAL_DITHER_EN	,	V_132
pcie_lc_cntl_old	,	V_978
SMX_DC_CTL0	,	V_576
disable_l1	,	V_980
radeon_bo_init	,	F_285
DC_HPD3_INT_STATUS	,	V_226
priority_b_mark	,	V_311
sq_lds_resource_mgmt	,	V_494
RADEON_CP_PACKET2	,	V_950
SOFT_RESET_VMC	,	V_714
mdelay	,	F_10
JUNIPER_GB_ADDR_CONFIG_GOLDEN	,	V_525
ES_PRIO	,	F_158
CB_COLOR1_BASE	,	V_617
blackout	,	V_385
REDWOOD_GB_ADDR_CONFIG_GOLDEN	,	V_526
CG_DCLK_CNTL	,	V_83
radeon_ring	,	V_424
evergreen_golden_registers	,	V_6
blank_time	,	V_283
uvd_v2_2_resume	,	F_253
r600_irq_init	,	F_255
EFFECTIVE_L1_TLB_SIZE	,	F_97
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_408
WARN	,	F_227
CB_COLOR0_BASE	,	V_616
"IH: HPD_RX 3\n"	,	L_89
ETIMEDOUT	,	V_75
radeon_bo_unpin	,	F_206
DC_HPDx_SENSE	,	V_222
PLL_RAMP_UP_TIME_1_MASK	,	V_999
GB_ADDR_CONFIG	,	V_553
VM_L2_STATUS	,	V_693
NUM_PIPES_MASK	,	V_560
CHIP_HEMLOCK	,	V_5
ES_AND_GS_AUTO	,	V_601
evergreen_fini	,	F_298
UVD_UDEC_DBW_ADDR_CONFIG	,	V_559
PCIE_LC_SPEED_CNTL	,	V_967
full	,	V_270
"(%d) create RLC c bo failed\n"	,	L_34
WREG32	,	F_12
radeon_hard_reset	,	V_717
"evergreen_irq_set: hdmi 3\n"	,	L_62
gpu_addr	,	V_412
TA_CNTL_AUX	,	V_569
evergreen_pcie_gart_disable	,	F_101
LB_D4_VBLANK_INTERRUPT	,	V_890
"IH: HDMI4\n"	,	L_97
clock_info	,	V_202
VM_L2_CNTL2	,	V_347
VM_L2_CNTL3	,	V_348
FUS_MC_ARB_RAMCFG	,	V_537
VGT_NUM_INSTANCES	,	V_580
sq_thread_resource_mgmt_2	,	V_499
radeon_irq_kms_enable_hpd	,	F_55
evergreen_is_display_hung	,	F_190
RADEON_IS_IGP	,	V_353
CG_TS0_STATUS	,	V_166
CYPRESS_GB_ADDR_CONFIG_GOLDEN	,	V_524
LB_D1_VLINE_INTERRUPT	,	V_883
clear_state_obj	,	V_720
UPLL_PDIV_A	,	F_19
MC_VM_AGP_TOP	,	V_418
NUM_PS_THREADS	,	F_166
FMT_RGB_RANDOM_ENABLE	,	V_134
FUS_MC_VM_MD_L1_TLB0_CNTL	,	V_354
UPLL_PDIV_B	,	F_20
"evergreen_irq_set: hpd 6\n"	,	L_58
HDP_FLUSH_INVALIDATE_CACHE	,	V_631
AFMT_AUDIO_PACKET_CONTROL	,	V_836
UVD_STATUS	,	V_37
__BIG_ENDIAN	,	F_120
pcie_set_readrq	,	F_24
FORCE_EOV_MAX_CLK_CNT	,	F_178
me_fw	,	V_438
GRBM_STATUS	,	V_31
CB_COLOR7_BASE	,	V_623
evergreen_pcie_gen2_enable	,	F_247
radeon_pm_suspend	,	F_268
DC_HPD4_INTERRUPT	,	V_900
MC_FUS_VM_FB_OFFSET	,	V_413
next_rptr_gpu_addr	,	V_434
dummy_page	,	V_376
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_40
TN_RLC_LB_CNTR_INIT	,	V_768
CACHE_FIFO_SIZE	,	F_151
DRM_MODE_FLAG_INTERLACE	,	V_322
UPLL_RESET_MASK	,	V_95
"IH: HPD5\n"	,	L_85
FMT_HIGHPASS_RANDOM_ENABLE	,	V_131
CGTS_USER_SYS_TCC_DISABLE	,	V_565
CHIP_SUMO2	,	V_21
"GPU not posted. posting now...\n"	,	L_124
atom_clock_dividers	,	V_68
RLC_HB_CNTL	,	V_759
DACB_AUTODETECT_INT_CONTROL	,	V_801
current_mclk	,	V_319
drm_device	,	V_110
DC_HPD1_RX_INTERRUPT	,	V_903
CLIP_VTX_REORDER_ENA	,	V_634
CHIP_CAYMAN	,	V_651
EVERGREEN_CRTC_STATUS	,	V_139
PRIORITY_B_CNT	,	V_332
DC_HPD5_CONTROL	,	V_248
FETCH_FIFO_HIWATER	,	F_152
PACKET3_PREAMBLE_CNTL	,	V_459
CP_COHERENCY_BUSY	,	V_670
wm_high	,	V_306
"Failed to load MC firmware!\n"	,	L_111
numchan	,	V_636
RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK	,	V_49
wptr	,	V_429
mc_arb_ramcfg	,	V_490
MCC_BUSY	,	V_689
reg_list	,	V_733
NUM_GS_THREADS	,	F_168
VGT_GS_VERTEX_REUSE	,	V_603
cypress_mgcg_init	,	V_9
disp_int	,	V_852
DC_LB_MEMORY_SPLIT	,	V_257
RADEON_RESET_DISPLAY	,	V_692
thermal_int	,	V_826
crtc	,	V_115
evergreen_get_number_of_dram_channels	,	F_62
PRIORITY_OFF	,	V_313
RREG32_PIF_PHY0	,	F_311
ps_thread_count	,	V_506
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_336
PAGE_SIZE	,	V_736
radeon_uvd_send_upll_ctlreq	,	F_17
GRPH_PFLIP_INT_MASK	,	V_850
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_797
requested_clock_mode_index	,	V_197
default_power_state_index	,	V_178
flags	,	V_182
LB_D2_VLINE_INTERRUPT	,	V_887
RREG32_PIF_PHY1	,	F_313
enabled	,	V_215
ptr_mask	,	V_916
num_crtc	,	V_145
DC_HPD5_INTERRUPT	,	V_901
DC_HPDx_RX_INT_EN	,	V_831
PM_PROFILE_LOW_MH_IDX	,	V_187
PLL_POWER_STATE_IN_OFF_0_MASK	,	V_991
TA_BUSY	,	V_660
"IH: D6 vline\n"	,	L_79
pm_method	,	V_206
buffer_alloc	,	V_254
TN_CG_THERMAL_INT_CTRL	,	V_832
AFMT_STATUS	,	V_872
"IH: thermal high to low\n"	,	L_108
rb_bufsz	,	V_464
crtc_hung	,	V_652
VGA_HDP_CONTROL	,	V_390
NUM_CLIP_SEQ	,	F_182
TN_RLC_LB_CNTR_MAX	,	V_769
evergreen_page_flip	,	F_34
evergreen_irq_process	,	F_235
MULTI_PIF	,	V_985
SH_BUSY	,	V_658
restart_ih	,	V_929
evergreen_init_golden_registers	,	F_1
CP_SEM_WAIT_TIMER	,	V_474
next_rptr	,	V_426
dce4_is_in_vblank	,	F_31
RADEON_TILING_EG_BANKH_SHIFT	,	V_46
GRBM_GFX_INDEX	,	V_545
section	,	V_743
CG_MULT_THERMAL_STATUS	,	V_169
DMA_IDLE	,	V_674
disp_int_cont	,	V_854
CP_QUEUE_THRESHOLDS	,	V_567
r600_ring_init	,	F_289
MC_VM_MB_L1_TLB1_CNTL	,	V_362
"  GRBM_STATUS_SE1           = 0x%08X\n"	,	L_13
GRPH_PFLIP_INT_CLEAR	,	V_879
"IH: GUI idle\n"	,	L_109
"r600_irq_set: sw int dma\n"	,	L_44
uvd_v1_0_fini	,	F_270
priority_a_cnt	,	V_312
UPLL_REF_DIV_MASK	,	V_100
"(%d) reserve RLC cp table bo failed\n"	,	L_30
"evergreen_irq_set: hdmi 5\n"	,	L_64
sumo_rlc_save_restore_register_list	,	V_948
RADEON_FMT_DITHER_DISABLE	,	V_122
radeon_power_state	,	V_198
SE_BROADCAST_WRITES	,	V_552
latency_hiding	,	V_304
DISP_INTERRUPT_STATUS	,	V_853
radeon_encoder	,	V_113
PRIORITY_A_CNT	,	V_331
NUM_ES_STACK_ENTRIES	,	F_175
SRBM_INT_CNTL	,	V_535
radeon_ring_write	,	F_118
SPI_CONFIG_CNTL_1	,	V_582
r700_vram_gtt_location	,	F_186
CRTC_STATUS_FRAME_COUNT	,	V_784
done	,	V_82
"evergreen_irq_set: hpd 4\n"	,	L_56
evergreen_get_temp	,	F_39
PA_BUSY	,	V_656
radeon_bo_unref	,	F_208
ffs	,	F_23
max_tile_pipes	,	V_509
clear_state_gpu_addr	,	V_746
grbm_int_cntl	,	V_817
CHIP_REDWOOD	,	V_12
DC_HPD6_INTERRUPT	,	V_902
radeon_get_clock_info	,	F_281
UPLL_SLEEP_MASK	,	V_93
THERM_INT_MASK_HIGH	,	V_833
AFMT_AZ_FORMAT_WTRIG_MASK	,	V_837
gb_addr_config	,	V_488
EVERGREEN_VGA_MEMORY_BASE_ADDRESS	,	V_400
sr_ptr	,	V_739
shutdown	,	V_927
always_on_bitmap	,	V_761
"  R_00867C_CP_BUSY_STAT     = 0x%08X\n"	,	L_18
"IH: CP int: 0x%08x\n"	,	L_104
drm_connector	,	V_116
cayman_vm_decode_fault	,	F_243
evergreen_init	,	F_274
disp_clk_request_efficiency	,	V_274
rlc_fw	,	V_758
radeon_bo_fini	,	F_305
SYNC_GRADIENT	,	V_571
GRPH_INT_STATUS	,	V_865
EVERGREEN_CRTC_V_BLANK	,	V_141
PLL_POWER_STATE_IN_OFF_0	,	F_317
radeon_bo_reserve	,	F_204
r600_vram_scratch_fini	,	F_301
PLL_POWER_STATE_IN_OFF_1	,	F_319
addr	,	V_377
SOFT_RESET_VGT	,	V_469
radeon_agp_fini	,	F_304
SX_DEBUG_1	,	V_574
"SRBM_READ_ERROR: 0x%x\n"	,	L_99
temp	,	V_160
vga_hdp_control	,	V_389
CB_BUSY	,	V_663
CP_RB_CNTL	,	V_440
reg_list_hdr_blk_index	,	V_728
src_id	,	V_919
VGT_BUSY_NO_DMA	,	V_665
cedar_golden_registers	,	V_15
SOFT_RESET_CP	,	V_466
RLC_UCODE_DATA	,	V_781
SQ_GPR_RESOURCE_MGMT_1	,	V_589
SQ_GPR_RESOURCE_MGMT_2	,	V_590
SQ_GPR_RESOURCE_MGMT_3	,	V_591
RLC_HB_WPTR_LSB_ADDR	,	V_770
NOOFCHAN_MASK	,	V_261
atomic_xchg	,	F_236
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_370
"IH: HPD_RX 5\n"	,	L_91
"force priority a to high\n"	,	L_4
CB_COLOR4_BASE	,	V_620
SOFT_RESET_CB	,	V_703
"GPU reset failed !\n"	,	L_120
RADEON_RESET_RLC	,	V_679
extent	,	V_744
dpm_thermal	,	V_845
CEDAR_GB_ADDR_CONFIG_GOLDEN	,	V_527
lb_fill_bw	,	V_295
atomic_set	,	F_245
dpms_on_ps_idx	,	V_179
vram_end	,	V_409
r6xx_remap_render_backend	,	F_139
radeon_card_posted	,	F_278
RLC_RQ_PENDING	,	V_677
RADEON_TILING_EG_BANKW_MASK	,	V_45
upper_32_bits	,	F_35
CB_COLOR6_BASE	,	V_622
"(%d) reserve RLC sr bo failed\n"	,	L_28
vtaps	,	V_299
simd_disable_bitmap	,	V_549
dev	,	V_111
radeon_gart_table_vram_free	,	F_104
SPI_CONFIG_CNTL	,	V_581
NUM_HS_THREADS	,	F_170
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_365
MC_VM_MD_L1_TLB2_CNTL	,	V_359
ARRAY_SIZE	,	F_3
RLC_HB_RPTR	,	V_775
latency_watermark_b	,	V_309
latency_watermark_a	,	V_308
"(%d) map RLC cp table bo failed\n"	,	L_39
"evergreen_irq_set: vblank 1\n"	,	L_48
bankw	,	V_40
"IB initialization failed (%d).\n"	,	L_118
r700_cp_fini	,	F_293
CAYMAN_RLC_UCODE_SIZE	,	V_782
BANK_SELECT	,	F_95
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_102
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_374
rptr_save_reg	,	V_428
CGTS_SYS_TCC_DISABLE	,	V_563
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_597
crtc_offset	,	V_138
evergreen_latency_watermark	,	F_74
EFFECTIVE_L2_QUEUE_SIZE	,	F_94
PB1_PIF_PWRDOWN_1	,	V_997
"IH: D3 vblank\n"	,	L_72
PB1_PIF_PWRDOWN_0	,	V_996
evergreen_cs_data	,	V_949
bankh	,	V_41
"GPU pci config reset\n"	,	L_26
LB_D3_VLINE_INTERRUPT	,	V_889
LB_D6_VLINE_INTERRUPT	,	V_895
PM_METHOD_DPM	,	V_317
SRBM_SOFT_RESET	,	V_716
GRPH_INT_CONTROL	,	V_799
MC_VM_FB_LOCATION	,	V_414
EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_156
bios	,	V_956
dclk_div	,	V_87
DMA_BUSY	,	V_676
evergreen_hpd_init	,	F_51
FORCE_EOV_MAX_REZ_CNT	,	F_179
"GPU softreset: 0x%08X\n"	,	L_23
CACHE_INVALIDATION	,	F_180
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_351
mc_vram_size	,	V_643
hpd	,	V_218
DC_HPD6_CONTROL	,	V_249
order_base_2	,	F_132
dp_work	,	V_943
EVERGREEN_CRTC_CONTROL	,	V_146
vgt_cache_invalidation	,	V_503
"evergreen_irq_set: hpd 2\n"	,	L_54
DC_HPD5_RX_INTERRUPT	,	V_908
SQ_ALU_CONST_BUFFER_SIZE_HS_0	,	V_629
pci_resource_len	,	F_185
NUM_GS_STACK_ENTRIES	,	F_174
LB_D5_VBLANK_INTERRUPT	,	V_892
active_simds	,	V_551
ENABLE_NEW_SMX_ADDRESS	,	V_575
radeon_fence_process	,	F_242
VC_AND_TC	,	V_600
config	,	V_454
DRM_DEBUG_KMS	,	F_81
queue_hdmi	,	V_923
radeon_get_connector_for_encoder	,	F_28
CB_COLOR10_BASE	,	V_626
frame_count	,	V_384
"Card not posted and no BIOS - ignoring\n"	,	L_123
RADEON_RESET_SEM	,	V_683
DC_HPD3_RX_INTERRUPT	,	V_906
CACHE_UPDATE_MODE	,	F_96
VGT_OUT_DEALLOC_CNTL	,	V_607
EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS	,	V_155
UPLL_VCO_MODE_MASK	,	V_94
queue_thermal	,	V_925
ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1	,	V_127
evergreen_startup	,	F_246
ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2	,	V_128
afmt	,	V_849
radeon_gart_table_vram_pin	,	F_93
evergreen_pcie_gart_fini	,	F_103
evergreen_average_bandwidth	,	F_73
radeon_gart_fini	,	F_105
CHIP_ARUBA	,	V_760
CNTX_EMPTY_INT_ENABLE	,	V_786
clear_state_size	,	V_742
pcie_lc_cntl	,	V_977
DRM_MODE_CONNECTOR_LVDS	,	V_243
gart	,	V_341
LC_PMI_TO_L1_DIS	,	V_1004
DC_HPD3_CONTROL	,	V_246
FMT_TRUNCATE_DEPTH	,	V_136
radeon_connector	,	V_123
"  R_00D034_DMA_STATUS_REG   = 0x%08X\n"	,	L_20
LC_L0S_INACTIVITY_MASK	,	V_988
speed_cntl	,	V_960
DRM_ERROR	,	F_128
CG_THERMAL_INT	,	V_835
cs_data	,	V_732
PCIE_LC_LINK_WIDTH_CNTL	,	V_971
radeon_pm_resume	,	F_266
hsc	,	V_327
FMT_FRAME_RANDOM_ENABLE	,	V_130
CGTS_TCC_DISABLE	,	V_564
SQ_MS_FIFO_SIZES	,	V_584
crtcs	,	V_151
CHIP_JUNIPER	,	V_10
evergreen_available_bandwidth	,	F_71
CP_STAT	,	V_650
RADEON_GEM_DOMAIN_VRAM	,	V_737
HDP_ADDR_CONFIG	,	V_555
crtc_enabled	,	V_383
"IH: D3 vline\n"	,	L_73
LC_UPCONFIGURE_DIS	,	V_972
EVERGREEN_GRPH_UPDATE_LOCK	,	V_153
RADEON_IS_AGP	,	V_406
PB0_PIF_PWRDOWN_0	,	V_990
RADEON_TILING_EG_BANKH_MASK	,	V_47
PB0_PIF_PWRDOWN_1	,	V_993
VGT_VERTEX_REUSE_BLOCK_CNTL	,	V_606
DC_HPD2_RX_INTERRUPT	,	V_905
LC_L1_INACTIVITY_MASK	,	V_989
pipe_offset	,	V_255
vclk	,	V_76
SC_BUSY	,	V_657
mode1	,	V_334
mode0	,	V_333
SRBM_INT_ACK	,	V_536
"evergreen_irq_set: vblank 3\n"	,	L_50
radeon_program_register_sequence	,	F_2
radeon_gem_fini	,	F_302
num_ses	,	V_507
AUTO_INVLD_EN	,	F_181
evergreen_irq_disable	,	F_231
DONE_FIFO_HIWATER	,	F_153
sx_debug_1	,	V_491
PIPE0_DMIF_BUFFER_CONTROL	,	V_258
SQ_CONFIG	,	V_585
DC_HPD6_RX_INTERRUPT	,	V_909
sx_num_of_sets	,	V_516
RREG32_PCIE_PORT	,	F_309
dpms_off_cm_idx	,	V_180
NOOFBANK_MASK	,	V_540
"(%d) map RLC c bo failed\n"	,	L_36
crtc_hdisplay	,	V_321
rptr	,	V_915
radeon_ring_test_lockup	,	F_202
RADEON_IS_PCIE	,	V_962
"(%d) pin RLC c bo failed\n"	,	L_35
CB_PERF_CTR0_SEL_1	,	V_609
CB_PERF_CTR0_SEL_0	,	V_608
max_hw_contexts	,	V_456
ib	,	V_423
lock	,	V_930
ASIC_IS_NODCE	,	F_108
RLC_SAVE_RESTORE_LIST_END_MARKER	,	V_741
ENABLE_L2_CACHE	,	V_344
RADEON_RING_TYPE_GFX_INDEX	,	V_451
ih	,	V_829
EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_8	,	V_63
"IH: DMA1 trap\n"	,	L_110
DC_HPDx_INT_ACK	,	V_897
dce4_is_counter_moving	,	F_32
CB_COLOR5_BASE	,	V_621
sumo_pm_init_profile	,	F_41
EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_1	,	V_60
vram_width	,	V_640
radeon_ib_pool_fini	,	F_297
CGTS_USER_TCC_DISABLE	,	V_566
r600_disable_interrupts	,	F_228
EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_4	,	V_62
encoder	,	V_109
dram_bandwidth	,	V_276
EVERGREEN_ADDR_SURF_MACRO_TILE_ASPECT_2	,	V_61
DMIF_BUFFERS_ALLOCATED_COMPLETED	,	V_259
CP_ME_HALT	,	V_697
ROQ_IB2_START	,	F_141
cp_table_obj	,	V_721
GFX_POWER_GATING_ENABLE	,	V_755
evergreen_default_state	,	V_461
CONFIG_MEMSIZE	,	V_644
hdp_host_path_cntl	,	V_504
evergreen_average_bandwidth_vs_available_bandwidth	,	F_76
radeon_ring_test	,	F_133
status	,	V_926
DC_HPD2_INTERRUPT	,	V_898
evergreen_gpu_init	,	F_134
max_gs_threads	,	V_514
MC_VM_AGP_BASE	,	V_420
ring_size	,	V_472
LC_OTHER_SIDE_EVER_SENT_GEN2	,	V_969
max_stack_entries	,	V_515
CP_RB_BASE	,	V_486
"  GRBM_STATUS               = 0x%08X\n"	,	L_11
cg_scratch	,	V_78
evergreen_irq_suspend	,	F_232
VBLANK_INT_MASK	,	V_848
PM_PROFILE_LOW_SH_IDX	,	V_186
PA_SC_FORCE_EOV_MAX_CNTS	,	V_598
evergreen_fix_pci_max_read_req_size	,	F_21
HDP_NONSURFACE_SIZE	,	V_417
PLL_RAMP_UP_TIME_0_MASK	,	V_998
wrestler_golden_registers	,	V_18
u16	,	T_1
"IH: thermal low to high\n"	,	L_107
POWER_STATE_TYPE_BATTERY	,	V_184
dpm	,	V_939
evergreen_print_gpu_status_regs	,	F_188
radeon_fence_driver_init	,	F_282
"Unhandled interrupt: %d %d\n"	,	L_69
SOFT_RESET_RLC	,	V_711
PM_METHOD_PROFILE	,	V_207
"(%d) pin RLC cp_table bo failed\n"	,	L_38
"r600_irq_set: sw int dma1\n"	,	L_45
"IH: HDMI3\n"	,	L_96
PLL_POWER_STATE_IN_TXS2_1_MASK	,	V_995
crtc6	,	V_810
"IH: HPD_RX 1\n"	,	L_87
MC_VM_MD_L1_TLB1_CNTL	,	V_358
length_dw	,	V_436
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_407
"MC busy: 0x%08X, clearing.\n"	,	L_22
CP_ME_RAM_DATA	,	V_449
GRBM_CNTL	,	V_534
NUM_PS_STACK_ENTRIES	,	F_172
crtc1	,	V_805
crtc2	,	V_806
evergreen_page_flip_pending	,	F_38
crtc3	,	V_807
crtc4	,	V_808
crtc5	,	V_809
audio_work	,	V_945
evergreen_pcie_gart_tlb_flush	,	F_88
"(%d) map RLC sr bo failed\n"	,	L_33
src_ptr	,	V_722
NUM_VS_STACK_ENTRIES	,	F_173
reg_list_blk_index	,	V_729
evergreen_mc_init	,	F_183
wake_up	,	F_239
CC_RB_BACKEND_DISABLE	,	V_548
"IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n"	,	L_65
toffset	,	V_161
pdev	,	V_107
evergreen_set_uvd_clocks	,	F_13
drm_encoder	,	V_108
crtc_offsets	,	V_140
MC_VM_MB_L1_TLB2_CNTL	,	V_363
u32	,	V_7
num_clock_modes	,	V_192
mc	,	V_366
DC_HPDx_INT_POLARITY	,	V_234
tile_split	,	V_43
CG_SCRATCH1	,	V_79
evergreen_hpd_set_polarity	,	F_50
agp_base	,	V_421
radeon_crtc	,	V_114
data_return_bandwidth	,	V_277
evergreen_cp_resume	,	F_131
"evergreen_irq_set: vblank 5\n"	,	L_52
RMX_OFF	,	V_324
CP_PFP_UCODE_ADDR	,	V_444
rv770_set_clk_bypass_mode	,	F_195
encoder_id	,	V_126
CHIP_CEDAR	,	V_14
"IH: HDMI1\n"	,	L_94
SC_EARLYZ_TILE_FIFO_SIZE	,	F_149
PB1_PIF_CNTL	,	V_1003
priority_a_mark	,	V_310
"Setting: vddci: %d\n"	,	L_3
SX_BUSY	,	V_659
max_src_lines_per_dst_line	,	V_294
gtt_start	,	V_367
CHIP_BONAIRE	,	V_735
num_heads	,	V_292
dividers	,	V_69
d1grph_int	,	V_864
dc_latency	,	V_290
VCLK_SRC_SEL_MASK	,	V_89
to_radeon_connector	,	F_29
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_798
VC_ENABLE	,	V_586
DC_HPD4_RX_INTERRUPT	,	V_907
DCLK_SRC_SEL_MASK	,	V_90
SMX_BUFFER_SIZE	,	F_146
bpc	,	V_118
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_795
dfixed_mul	,	F_66
"evergreen startup failed on resume\n"	,	L_121
TN_RLC_LB_INIT_SIMD_MASK	,	V_767
radeon_fence_driver_fini	,	F_303
DCLK_SRC_SEL	,	F_15
evergreen_program_aspm	,	F_248
dce4_program_fmt	,	F_25
HDP_HOST_PATH_CNTL	,	V_632
cayman	,	V_762
CHIP_TURKS	,	V_25
PACKET3_ME_INITIALIZE	,	V_453
radeon_pm_get_type_index	,	F_42
bpp	,	V_279
"IH: D5 vline\n"	,	L_77
GRBM_READ_TIMEOUT	,	F_135
"evergreen_irq_set: hdmi 0\n"	,	L_59
evergreen_pm_misc	,	F_44
dev_warn	,	F_115
ARUBA_RLC_UCODE_SIZE	,	V_779
R600_RING_TYPE_DMA_INDEX	,	V_843
SRBM_READ_ERROR	,	V_934
DC_HPD1_INTERRUPT	,	V_896
pcie_get_readrq	,	F_22
u64	,	T_2
si_get_csb_size	,	F_216
radeon_ib_pool_init	,	F_261
CP_ME_RAM_WADDR	,	V_447
evergreen_pcie_gart_enable	,	F_91
R600_WB_IH_WPTR_OFFSET	,	V_912
pm	,	V_174
disp_clk	,	V_275
cedar_mgcg_init	,	V_16
ps	,	V_199
aper_size	,	V_642
ALU_UPDATE_FIFO_HIWATER	,	F_154
"Update pending now high. Unlocking vupdate_lock.\n"	,	L_1
LC_L1_INACTIVITY	,	F_316
dclk	,	V_77
max_bus_speed	,	V_964
LATENCY_LOW_WATERMARK	,	F_83
vram_start	,	V_398
"Wait for MC idle timed out !\n"	,	L_27
SX_EXPORT_BUFFER_SIZES	,	V_578
"IH: D4 vblank\n"	,	L_74
CG_UPLL_FUNC_CNTL_4	,	V_101
FMT_TRUNCATE_EN	,	V_133
MC_VM_MD_L1_TLB0_CNTL	,	V_357
CG_UPLL_FUNC_CNTL_3	,	V_98
CG_UPLL_FUNC_CNTL_2	,	V_88
src_data	,	V_920
radeon_connector_dither	,	V_120
EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE	,	V_216
evergreen_line_buffer_adjust	,	F_58
"IH: HDMI5\n"	,	L_98
DC_HPD1_INT_STATUS	,	V_221
srbm_soft_reset	,	V_696
SOFT_RESET_VC	,	V_707
LC_DYN_LANES_PWR_STATE_MASK	,	V_1000
RADEON_TILING_EG_BANKW_SHIFT	,	V_44
EVERGREEN_ADDR_SURF_BANK_WIDTH_4	,	V_54
TS0_ADC_DOUT_SHIFT	,	V_168
"IH: HPD2\n"	,	L_82
EVERGREEN_ADDR_SURF_BANK_WIDTH_1	,	V_52
radeon_uvd_calc_upll_dividers	,	F_16
EVERGREEN_ADDR_SURF_BANK_WIDTH_2	,	V_53
EVERGREEN_GRPH_UPDATE	,	V_152
vblank_sync	,	V_931
radeon_aspm	,	V_983
sc_prim_fifo_size	,	V_521
EVERGREEN_ADDR_SURF_BANK_WIDTH_8	,	V_55
L2_BUSY	,	V_694
TURKS_GB_ADDR_CONFIG_GOLDEN	,	V_532
DC_HPD1_CONTROL	,	V_244
CP_DEBUG	,	V_487
device	,	V_528
radeon_pci_config_reset	,	F_197
"(%d) reserve RLC c bo failed\n"	,	L_29
NUM_ES_GPRS	,	F_163
RLC_MC_CNTL	,	V_777
dws	,	V_724
RLC_HB_BASE	,	V_774
ring_index	,	V_921
PACKET3_INDIRECT_BUFFER	,	V_435
__be32	,	T_4
NUM_LS_GPRS	,	F_165
BIF_FB_EN	,	V_396
radeon_bo_pin	,	F_211
"IH: D2 vblank\n"	,	L_70
"Failed to init rlc BOs!\n"	,	L_112
RLC_UCODE_ADDR	,	V_780
"IH: HPD_RX 4\n"	,	L_90
min	,	F_72
MC_VM_AGP_BOT	,	V_419
SOFT_RESET_SEM	,	V_712
evergreen_resume	,	F_263
rdev	,	V_2
r600_rlc_stop	,	F_194
VLINE_STATUS	,	V_884
to_radeon_encoder	,	F_26
interlaced	,	V_300
SET_VOLTAGE_TYPE_ASIC_VDDCI	,	V_212
RLC_UCODE_CNTL	,	V_778
evergreen_get_allowed_info_register	,	F_4
d6grph_int	,	V_870
dmif_req_bandwidth	,	V_278
THERM_INT_MASK_LOW	,	V_834
atomic_read	,	F_229
radeon_atombios_fini	,	F_306
profile_index	,	V_209
"IH: CP EOP\n"	,	L_105
radeon_uvd_init	,	F_290
hweight32	,	F_138
LC_L0S_INACTIVITY	,	F_315
uint32_t	,	T_5
power_state	,	V_191
reg_index	,	V_748
"r600_irq_process start: rptr %d, wptr %d\n"	,	L_66
connected	,	V_219
r600_dma_resume	,	F_259
LC_OTHER_SIDE_SUPPORTS_GEN2	,	V_970
MCD_BUSY	,	V_690
orig	,	V_976
disp_priority	,	V_325
PACKET3_SET_CONFIG_REG	,	V_430
NOOFBANK_SHIFT	,	V_541
radeon_use_pflipirq	,	V_933
DMA_CNTL	,	V_790
SQ_THREAD_RESOURCE_MGMT_2	,	V_593
radeon_ring_lock	,	F_127
evergreen_irq_set	,	F_226
bus	,	V_963
radeon_bo_kmap	,	F_212
SQ_ALU_CONST_BUFFER_SIZE_PS_0	,	V_628
radeon_device	,	V_1
PA_CL_ENHANCE	,	V_633
pflip	,	V_847
NUM_ES_THREADS	,	F_169
sx_max_export_smx_size	,	V_519
NUM_GS_GPRS	,	F_162
MC_SHARED_CHMAP	,	V_260
req_cm_idx	,	V_196
evergreen_mc_stop	,	F_107
hotplug_work	,	V_944
redwood_mgcg_init	,	V_13
EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_154
LC_CLR_FAILED_SPD_CHANGE_CNT	,	V_974
PM_PROFILE_MID_SH_IDX	,	V_188
connector_type	,	V_241
REQUEST_TYPE	,	F_89
R600_WB_DMA_RPTR_OFFSET	,	V_951
grbm_soft_reset	,	V_695
drm_display_mode	,	V_251
MC_VM_MB_L1_TLB0_CNTL	,	V_361
evergreen_pm_prepare	,	F_46
"evergreen_irq_set: hdmi 2\n"	,	L_61
PACKET3_MEM_WRITE	,	V_433
radeon_ring_init	,	F_257
LB_D1_VBLANK_INTERRUPT	,	V_880
max_gprs	,	V_512
DC_HPDx_INT_EN	,	V_830
radeon_pm_fini	,	F_299
COMPUTE_ENGINE_PLL_PARAM	,	V_70
CB_COLOR11_BASE	,	V_627
"IH: UVD int: 0x%08x\n"	,	L_100
evergreen_bandwidth_update	,	F_85
mode_info	,	V_150
VS_PRIO	,	F_156
juniper_mgcg_init	,	V_11
idx	,	V_173
CAYMAN_RING_TYPE_CP1_INDEX	,	V_840
radeon_wb_fini	,	F_296
installed	,	V_828
CP_RB_RPTR_ADDR	,	V_480
ENABLE_CONTEXT	,	V_373
MC_SHARED_BLACKOUT_CNTL	,	V_394
VGT_BUSY	,	V_661
GRPH_PFLIP_INT_OCCURRED	,	V_878
"force priority b to high\n"	,	L_5
queue_hotplug	,	V_922
printk	,	F_90
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_346
radeon_irq_kms_init	,	F_254
wb	,	V_432
LC_CURRENT_DATA_RATE	,	V_968
CG_THERMAL_STATUS	,	V_172
dev_err	,	F_92
RB_NO_UPDATE	,	V_442
SE_INDEX	,	F_137
"IH: D6 vblank\n"	,	L_78
wm	,	V_264
tile_config	,	V_539
cpu_to_le32	,	F_213
CNTX_BUSY_INT_ENABLE	,	V_785
DC_HPDx_RX_INT_ACK	,	V_904
SSEN_MASK	,	V_97
ni_init_microcode	,	F_286
EVERGREEN_CRTC_STATUS_POSITION	,	V_144
PRIORITY_MARK_MASK	,	V_328
disp_dram_allocation	,	V_271
VTX_DONE_DELAY	,	F_150
NUM_VS_GPRS	,	F_160
mask	,	V_753
sq_stack_resource_mgmt_2	,	V_501
sq_stack_resource_mgmt_1	,	V_500
EVERGREEN_MASTER_UPDATE_LOCK	,	V_397
afmt_status5	,	V_876
sq_stack_resource_mgmt_3	,	V_502
afmt_status6	,	V_877
evergreen_tiling_fields	,	F_6
LC_GEN2_EN_STRAP	,	V_975
"IH: HPD4\n"	,	L_84
CC_GC_SHADER_PIPE_CONFIG	,	V_550
"radeon: IH init failed (%d).\n"	,	L_116
LB_D4_VLINE_INTERRUPT	,	V_891
voltage	,	V_201
NUM_CLAUSE_TEMP_GPRS	,	F_161
rv515_vga_render_disable	,	F_116
SOFT_RESET_DMA	,	V_709
radeon_mc_wait_for_idle	,	F_112
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_475
DMIF_BUFFERS_ALLOCATED	,	F_61
UPLL_PDIV_B_MASK	,	V_104
PLL_RAMP_UP_TIME_0	,	F_321
save_restore_gpu_addr	,	V_738
PLL_RAMP_UP_TIME_1	,	F_322
CP_RB_WPTR_DELAY	,	V_476
dma_cntl1	,	V_825
afmt_status3	,	V_874
RB_OVERFLOW	,	V_914
afmt_status4	,	V_875
afmt_status1	,	V_871
base	,	V_256
afmt_status2	,	V_873
evergreen_default_size	,	V_458
LATENCY_WATERMARK_MASK	,	F_82
max_simds	,	V_510
INSTANCE_BROADCAST_WRITES	,	V_546
HDP_MISC_CNTL	,	V_630
r600_scratch_init	,	F_279
caicos_golden_registers	,	V_28
dev_info	,	F_189
dfixed_trunc	,	F_67
"IH: D4 vline\n"	,	L_75
EVERGREEN_VGA_MEMORY_BASE_ADDRESS_HIGH	,	V_399
cp_me	,	V_452
PACKET3_CLEAR_STATE	,	V_463
radeon_wb_init	,	F_251
reg_count	,	V_745
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_368
SPI_BUSY	,	V_664
evergreen_cp_load_microcode	,	F_121
evergreen_get_ih_wptr	,	F_233
actual_temp	,	V_162
EVERGREEN_CRTC_MASTER_EN	,	V_147
CHIP_CYPRESS	,	V_4
RADEON_TILING_EG_TILE_SPLIT_SHIFT	,	V_50
val	,	V_30
"Expecting atombios for evergreen GPU\n"	,	L_122
MC_VM_MD_L1_TLB3_CNTL	,	V_360
vga_render_control	,	V_387
ring_int	,	V_838
evergreen_hpd_fini	,	F_56
UPLL_FB_DIV_MASK	,	V_99
"  SRBM_STATUS               = 0x%08X\n"	,	L_14
"No VRAM object for PCIE GART.\n"	,	L_7
evergreen_gfx_is_lockup	,	F_200
work	,	V_946
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_857
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_859
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_861
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_863
reg_list_mc_addr	,	V_730
cp_table_ptr	,	V_752
aper_base	,	V_641
RLC_HB_WPTR_MSB_ADDR	,	V_771
GRBM_RQ_PENDING	,	V_684
TRAP_ENABLE	,	V_788
radeon_ring_unlock_commit	,	F_130
RB_RPTR_WR_ENA	,	V_477
chansize	,	V_635
SRBM_STATUS	,	V_34
radeon_irq_kms_fini	,	F_256
evergreen_program_watermarks	,	F_78
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_794
usec_timeout	,	V_158
LB_D5_VLINE_INTERRUPT	,	V_893
kfree	,	F_307
CF_RQ_PENDING	,	V_667
cursor_line_pair_return_time	,	V_289
PIPE0_LATENCY_CONTROL	,	V_330
max_backends	,	V_511
COLOR_BUFFER_SIZE	,	F_144
r600_dma_fini	,	F_294
INT_MASK	,	V_792
"evergreen_irq_set: hpd 5\n"	,	L_57
DC_HPD4_INT_STATUS	,	V_228
RESPONSE_TYPE_MASK	,	V_338
LB_D2_VBLANK_INTERRUPT	,	V_886
radeon_update_display_priority	,	F_86
CB_COLOR9_BASE	,	V_625
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_937
wm_low	,	V_305
cp_table_gpu_addr	,	V_751
gtt_size	,	V_379
evergreen_mc_wait_for_idle	,	F_87
radeon_pm_init	,	F_288
CHIP_SUMO	,	V_19
MCB_NON_DISPLAY_BUSY	,	V_688
max_shader_engines	,	V_763
evergreen_mc_resume	,	F_113
radeon_wait_for_vblank	,	F_110
radeon_dpm_get_mclk	,	F_79
VLINE_ACK	,	V_885
hpd1	,	V_811
hpd2	,	V_812
hpd3	,	V_813
hpd4	,	V_814
hpd5	,	V_815
LS2_EXIT_TIME_MASK	,	V_1002
hpd6	,	V_816
dpms_on_cm_idx	,	V_181
UPLL_FB_DIV	,	F_18
rb_disable_bitmap	,	V_544
RADEON_RESET_DMA	,	V_675
CAYMAN_DMA1_CNTL	,	V_787
EINVAL	,	V_38
robj	,	V_342
RLC_CNTL	,	V_757
RADEON_RESET_MC	,	V_691
evergreen_agp_enable	,	F_106
UPLL_BYPASS_EN_MASK	,	V_92
udelay	,	F_36
DC_HPDx_EN	,	V_240
"evergreen_irq_set: hdmi 4\n"	,	L_63
NOOFCHAN_SHIFT	,	V_262
arb_control3	,	V_315
high_to_low	,	V_941
VMC_BUSY	,	V_685
RADEON_TILING_EG_TILE_SPLIT_MASK	,	V_51
GRBM_INT_CNTL	,	V_791
SCRATCH_ADDR	,	V_483
DISABLE_CUBE_ANISO	,	V_570
data	,	V_443
RADEON_RESET_COMPUTE	,	V_701
table_addr	,	V_371
EVERGREEN_PM4_UCODE_SIZE	,	V_448
CHIP_PALM	,	V_17
SRBM_STATUS2	,	V_35
evergreen_mc_program	,	F_114
lower_32_bits	,	F_218
vclk_div	,	V_86
SYNC_ALIGNER	,	V_573
"IH: HPD_RX 6\n"	,	L_92
"IH: D1 vline\n"	,	L_68
d4grph_int	,	V_868
VGA_RENDER_CONTROL	,	V_388
to_radeon_crtc	,	F_27
PM_PROFILE_DEFAULT_IDX	,	V_176
SQ_STACK_RESOURCE_MGMT_2	,	V_595
SQ_STACK_RESOURCE_MGMT_1	,	V_594
MC_VM_MB_L1_TLB3_CNTL	,	V_364
SQ_STACK_RESOURCE_MGMT_3	,	V_596
profiles	,	V_175
CP_ME_RAM_RADDR	,	V_450
FMT_BIT_DEPTH_CONTROL	,	V_137
pci_resource_start	,	F_184
vram_scratch	,	V_411
CG_VCLK_CNTL	,	V_80
SEM_BUSY	,	V_682
dfixed_const	,	F_64
"GPU fault detected: %d 0x%08x\n"	,	L_101
DMA_PACKET_NOP	,	V_952
STQ_SPLIT	,	F_142
"IH: HPD6\n"	,	L_86
VM_CONTEXT1_CNTL	,	V_378
available_bandwidth	,	V_287
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_460
schedule_work	,	F_244
DISP_INTERRUPT_STATUS_CONTINUE	,	V_855
PLL_POWER_STATE_IN_TXS2_0_MASK	,	V_992
"GRBM_SOFT_RESET=0x%08X\n"	,	L_24
EVERGREEN_CRTC_BLANK_DATA_EN	,	V_392
sc_hiz_tile_fifo_size	,	V_522
NUM_LS_STACK_ENTRIES	,	F_177
si_get_csb_buffer	,	F_219
evergreen_check_latency_hiding	,	F_77
RB_BLKSZ	,	F_123
pci_clear_master	,	F_196
"evergreen_irq_set: vblank 0\n"	,	L_47
"Failed to load firmware!\n"	,	L_125
reset_mask	,	V_655
radeon_get_bios	,	F_275
WREG32_PIF_PHY0	,	F_312
WREG32_PIF_PHY1	,	F_314
UPLL_SPARE_ISPARE9	,	V_102
ready	,	V_380
evergreen_ring_ib_execute	,	F_117
radeon_agp_disable	,	F_284
radeon_atombios_init	,	F_277
DC_HPD3_INT_CONTROL	,	V_236
TIME_STAMP_INT_ENABLE	,	V_839
pixel_period	,	V_307
DC_HPDx_RX_INT_TIMER	,	F_53
UVD_UDEC_ADDR_CONFIG	,	V_557
line_fill_time	,	V_296
SUMO2_GB_ADDR_CONFIG_GOLDEN	,	V_530
dma_cntl	,	V_824
DC_HPD4_CONTROL	,	V_247
NUM_PS_GPRS	,	F_159
evergreen_golden_registers2	,	V_8
vblank_queue	,	V_932
radeon_bo_unreserve	,	F_207
EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS	,	V_157
LATENCY_HIGH_WATERMARK	,	F_84
sclk	,	V_273
mtaspect	,	V_42
fixed20_12	,	T_3
AFMT_AZ_FORMAT_WTRIG	,	V_910
crtc_id	,	V_148
