// Seed: 1303599817
module module_0 (
    input tri1 id_0,
    output wire id_1,
    output tri1 id_2,
    input supply0 id_3,
    output wire id_4,
    output wor id_5,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri id_10,
    input supply1 id_11,
    input supply1 id_12
    , id_20,
    output wand id_13
    , id_21,
    output uwire id_14,
    input uwire id_15,
    input uwire id_16,
    output supply0 id_17,
    input uwire id_18
);
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    input  logic id_2,
    input  tri0  id_3,
    input  wor   id_4,
    output wand  id_5,
    output logic id_6,
    input  tri0  id_7,
    output wand  id_8,
    input  uwire id_9
);
  always @(1'h0 - (1) or posedge 1) id_6 <= id_2;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_5,
      id_9,
      id_5,
      id_8,
      id_7,
      id_1,
      id_1,
      id_8,
      id_1,
      id_3,
      id_3,
      id_5,
      id_5,
      id_4,
      id_4,
      id_8,
      id_4
  );
  assign modCall_1.type_2 = 0;
endmodule
