0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Adder_TB.v,1617035660,verilog,,C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Function_Unit_TB.v,,Adder_TB,,,,,,,,
C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Function_Unit_TB.v,1617135831,verilog,,C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Shifter_TB.v,,Function_Unit_TB,,,,,,,,
C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Regisiter_File_TB.v,1617035079,verilog,,C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Adder_TB.v,,Regisiter_File_TB,,,,,,,,
C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Shifter_TB.v,1617037693,verilog,,,,Shifter_TB,,,,,,,,
C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Shifter.v,1617135544,verilog,,C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sim_1/new/Regisiter_File_TB.v,,Shifter,,,,,,,,
D:/Github Repos/Micro_Arch_RISC/Adder.v,1616960461,verilog,,D:/Github Repos/Micro_Arch_RISC/Function_Unit.v,,Adder,,,,,,,,
D:/Github Repos/Micro_Arch_RISC/Function_Unit.v,1617137498,verilog,,D:/Github Repos/Micro_Arch_RISC/Instruction_Decoder.v,,Function_Unit,,,,,,,,
D:/Github Repos/Micro_Arch_RISC/Instruction_Decoder.v,1616960525,verilog,,D:/Github Repos/Micro_Arch_RISC/Memory.v,,Instuction_Decoder,,,,,,,,
D:/Github Repos/Micro_Arch_RISC/Memory.v,1616956609,verilog,,D:/Github Repos/Micro_Arch_RISC/Register_File.v,,memory,,,,,,,,
D:/Github Repos/Micro_Arch_RISC/Register_File.v,1617035020,verilog,,C:/Users/suzan/Micro_Arch_HW_5/Micro_Arch_HW_5.srcs/sources_1/new/Shifter.v,,Register_File,,,,,,,,
