

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Aug 12 18:54:25 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        getTanhDouble
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ main                            |  Timing|  -2.79|   197125|  1.270e+06|         -|   197126|     -|        no|  10 (3%)|  13 (5%)|  4046 (3%)|  4823 (9%)|    -|
    | + main_Pipeline_VITIS_LOOP_31_1  |  Timing|  -2.79|     2098|  1.352e+04|         -|     2098|     -|        no|        -|        -|  650 (~0%)|  296 (~0%)|    -|
    |  o VITIS_LOOP_31_1               |      II|   3.65|     2096|  1.350e+04|        99|        2|  1000|       yes|        -|        -|          -|          -|    -|
    | + main_Pipeline_VITIS_LOOP_17_1  |  Timing|  -1.26|    90006|  4.500e+05|         -|    90006|     -|        no|        -|        -|  606 (~0%)|   880 (1%)|    -|
    |  o VITIS_LOOP_17_1               |      II|   3.65|    90004|  4.500e+05|        95|       90|  1000|       yes|        -|        -|          -|          -|    -|
    | + main_Pipeline_VITIS_LOOP_16_1  |  Timing|  -1.49|   104006|  5.351e+05|         -|   104006|     -|        no|        -|        -|  620 (~0%)|   953 (1%)|    -|
    |  o VITIS_LOOP_16_1               |      II|   3.65|   104004|  5.351e+05|       109|      104|  1000|       yes|        -|        -|          -|          -|    -|
    | + main_Pipeline_VITIS_LOOP_43_2  |  Timing|  -1.26|     1007|  5.035e+03|         -|     1007|     -|        no|        -|        -|  487 (~0%)|  396 (~0%)|    -|
    |  o VITIS_LOOP_43_2               |       -|   3.65|     1005|  5.025e+03|         7|        1|  1000|       yes|        -|        -|          -|          -|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+------+--------+---------+
| Name                                | DSP | Pragma | Variable   | Op   | Impl   | Latency |
+-------------------------------------+-----+--------+------------+------+--------+---------+
| + main                              | 13  |        |            |      |        |         |
|  + main_Pipeline_VITIS_LOOP_31_1    | 0   |        |            |      |        |         |
|    add_ln31_fu_252_p2               |     |        | add_ln31   | add  | fabric | 0       |
|    add_ln31_1_fu_174_p2             |     |        | add_ln31_1 | add  | fabric | 0       |
|    ddiv_64ns_64ns_64_59_no_dsp_1_U3 |     |        | div        | ddiv | fabric | 58      |
|  + main_Pipeline_VITIS_LOOP_17_1    | 0   |        |            |      |        |         |
|    add_ln17_fu_161_p2               |     |        | add_ln17   | add  | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_16_1    | 0   |        |            |      |        |         |
|    add_ln16_fu_164_p2               |     |        | add_ln16   | add  | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_43_2    | 0   |        |            |      |        |         |
|    add_ln43_fu_108_p2               |     |        | add_ln43   | add  | fabric | 0       |
|    results_1_fu_209_p2              |     |        | results_1  | add  | fabric | 0       |
+-------------------------------------+-----+--------+------------+------+--------+---------+


================================================================
== Storage Report
================================================================
+--------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name         | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|              |              |      |      |      |        |          |      |         | Banks            |
+--------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + main       |              |      | 10   | 0    |        |          |      |         |                  |
|   A_U        | ram_1p array |      | 4    |      |        | A        | auto | 1       | 64, 1000, 1      |
|   gold_U     | ram_1p array |      | 4    |      |        | gold     | auto | 1       | 64, 1000, 1      |
|   addr_out_U | ram_1p array |      | 1    |      |        | addr_out | auto | 1       | 10, 1000, 1      |
|   addr_in_U  | ram_1p array |      | 1    |      |        | addr_in  | auto | 1       | 10, 1000, 1      |
+--------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

