[2025-09-17 05:36:21] START suite=qualcomm_srv trace=srv541_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv541_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2798576 heartbeat IPC: 3.573 cumulative IPC: 3.573 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5404478 heartbeat IPC: 3.837 cumulative IPC: 3.701 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5404478 cumulative IPC: 3.701 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5404478 cumulative IPC: 3.701 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14853285 heartbeat IPC: 1.058 cumulative IPC: 1.058 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24246622 heartbeat IPC: 1.065 cumulative IPC: 1.061 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 33730008 heartbeat IPC: 1.054 cumulative IPC: 1.059 (Simulation time: 00 hr 05 min 00 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 43041769 heartbeat IPC: 1.074 cumulative IPC: 1.063 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 52427281 heartbeat IPC: 1.065 cumulative IPC: 1.063 (Simulation time: 00 hr 07 min 22 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 61673104 heartbeat IPC: 1.082 cumulative IPC: 1.066 (Simulation time: 00 hr 08 min 33 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv541_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 70848950 heartbeat IPC: 1.09 cumulative IPC: 1.07 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 80169235 heartbeat IPC: 1.073 cumulative IPC: 1.07 (Simulation time: 00 hr 10 min 48 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 89395490 heartbeat IPC: 1.084 cumulative IPC: 1.072 (Simulation time: 00 hr 12 min 00 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 93213002 cumulative IPC: 1.073 (Simulation time: 00 hr 13 min 11 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 93213002 cumulative IPC: 1.073 (Simulation time: 00 hr 13 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv541_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.073 instructions: 100000001 cycles: 93213002
CPU 0 Branch Prediction Accuracy: 92.49% MPKI: 13.56 Average ROB Occupancy at Mispredict: 31.82
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06544
BRANCH_INDIRECT: 0.331
BRANCH_CONDITIONAL: 11.92
BRANCH_DIRECT_CALL: 0.3943
BRANCH_INDIRECT_CALL: 0.4754
BRANCH_RETURN: 0.3716


====Backend Stall Breakdown====
ROB_STALL: 269223
LQ_STALL: 0
SQ_STALL: 952785


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 114.7477
REPLAY_LOAD: 59.774567
NON_REPLAY_LOAD: 18.48973

== Total ==
ADDR_TRANS: 50030
REPLAY_LOAD: 31023
NON_REPLAY_LOAD: 188170

== Counts ==
ADDR_TRANS: 436
REPLAY_LOAD: 519
NON_REPLAY_LOAD: 10177

cpu0->cpu0_STLB TOTAL        ACCESS:    2099596 HIT:    2067092 MISS:      32504 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2099596 HIT:    2067092 MISS:      32504 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 150.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9640579 HIT:    8429941 MISS:    1210638 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7815637 HIT:    6798719 MISS:    1016918 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     600465 HIT:     480716 MISS:     119749 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1150773 HIT:    1131227 MISS:      19546 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      73704 HIT:      19279 MISS:      54425 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.17 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14894509 HIT:    7457242 MISS:    7437267 MSHR_MERGE:    1807759
cpu0->cpu0_L1I LOAD         ACCESS:   14894509 HIT:    7457242 MISS:    7437267 MSHR_MERGE:    1807759
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.64 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29601125 HIT:   25011068 MISS:    4590057 MSHR_MERGE:    1729752
cpu0->cpu0_L1D LOAD         ACCESS:   16449753 HIT:   13736723 MISS:    2713030 MSHR_MERGE:     526901
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13070970 HIT:   11267804 MISS:    1803166 MSHR_MERGE:    1202694
cpu0->cpu0_L1D TRANSLATION  ACCESS:      80402 HIT:       6541 MISS:      73861 MSHR_MERGE:        157
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12251436 HIT:   10173388 MISS:    2078048 MSHR_MERGE:    1044541
cpu0->cpu0_ITLB LOAD         ACCESS:   12251436 HIT:   10173388 MISS:    2078048 MSHR_MERGE:    1044541
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.428 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28122082 HIT:   26683782 MISS:    1438300 MSHR_MERGE:     372211
cpu0->cpu0_DTLB LOAD         ACCESS:   28122082 HIT:   26683782 MISS:    1438300 MSHR_MERGE:     372211
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.121 cycles
cpu0->LLC TOTAL        ACCESS:    1408857 HIT:    1318638 MISS:      90219 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1016917 HIT:     952403 MISS:      64514 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     119749 HIT:     112583 MISS:       7166 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     217766 HIT:     217238 MISS:        528 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      54425 HIT:      36414 MISS:      18011 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1408
  ROW_BUFFER_MISS:      88275
  AVG DBUS CONGESTED CYCLE: 4.542
Channel 0 WQ ROW_BUFFER_HIT:       1062
  ROW_BUFFER_MISS:       8009
  FULL:          0
Channel 0 REFRESHES ISSUED:       7768

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       501917       551115       115806        10374
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           14         2357         4632         2187
  STLB miss resolved @ L2C                0          978         4465         8681         5318
  STLB miss resolved @ LLC                0          645         7354        17854        12388
  STLB miss resolved @ MEM                0            0         2546         9113        14113

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194578        49447      1377977       150686          619
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           18         1616          606           51
  STLB miss resolved @ L2C                0          798         5807         2085           21
  STLB miss resolved @ LLC                0           33         4672         2311          110
  STLB miss resolved @ MEM                0            1          642          501          213
[2025-09-17 05:49:32] END   suite=qualcomm_srv trace=srv541_ap (rc=0)
