# 8-to-1-Multiplexer-System-Verilog
This repository contains the design and functional verification of an 8:1 Multiplexer using SystemVerilog. The project includes a structural design, testbench skeleton, and simulation setup in ModelSim 2020.1 for educational and laboratory purposes.
