# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../busses.srcs/sources_1/imports/new/clk_div.v" \
"../../../../busses.srcs/sources_1/imports/new/debounce.v" \
"../../../../busses.srcs/sources_1/new/register.v" \
"../../../../busses.srcs/sources_1/new/register_loader.v" \
"../../../../busses.srcs/sim_1/new/register_loader_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
