{
  "module_name": "platinumfb.h",
  "hash_id": "2e754920f1cf3977784c540244a863bbbc83b61b98ccbc48b79304f01cbdaca2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/platinumfb.h",
  "human_readable_source": " \n\n \nstruct cmap_regs {\n\tunsigned char addr;\n\tchar pad1[15];\n\tunsigned char d1;\n\tchar pad2[15];\n\tunsigned char d2;\n\tchar pad3[15];\n\tunsigned char lut;\n\tchar pad4[15];\n};\n\n \nstruct preg {\t\t\t \n\tunsigned r;\t\t\t \n\tchar pad[12];\n};\n\nstruct platinum_regs {\n\tstruct preg reg[128];\n};\n\n \nstruct platinum_regvals {\n\tint\tfb_offset;\n\tint\tpitch[3];\n\tunsigned regs[26];\n\tunsigned char offset[3];\n\tunsigned char mode[3];\n\tunsigned char dacula_ctrl[3];\n\tunsigned char clock_params[2][2];\n};\n\n#define DIV2\t0x20\n#define DIV4\t0x40\n#define DIV8\t0x60\n#define DIV16\t0x80\n\n \nstatic struct platinum_regvals platinum_reg_init_20 = {\n\t0x5c00,\n\t{ 1312, 2592, 2592 },\n\t{ 0xffc, 4, 0, 0, 0, 0, 0x428, 0,\n\t  0, 0xb3, 0xd3, 0x12, 0x1a5, 0x23, 0x28, 0x2d,\n\t  0x5e, 0x19e, 0x1a4, 0x854, 0x852, 4, 9, 0x50,\n\t  0x850, 0x851 }, { 0x58, 0x5d, 0x5d },\n\t{ 0, 0xff, 0xff }, { 0x51, 0x55, 0x55 },\n\t{{ 45, 3 }, { 66, 7 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_19 = {\n\t0x5c00,\n\t{ 1312, 2592, 2592 },\n\t{ 0xffc, 4, 0, 0, 0, 0, 0x428, 0,\n\t  0, 0xb2, 0xd2, 0x12, 0x1a3, 0x23, 0x28, 0x2d,\n\t  0x5c, 0x19c, 0x1a2, 0x7d0, 0x7ce, 4, 9, 0x4c,\n\t  0x7cc, 0x7cd }, { 0x56, 0x5b, 0x5b },\n\t{ 0, 0xff, 0xff }, { 0x51, 0x55, 0x55 },\n\t{{ 42, 3 }, { 44, 5 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_18 = {\n\t0x11b0,\n\t{ 1184, 2336, 4640 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x38f, 0,\n\t  0, 0x294, 0x16c, 0x20, 0x2d7, 0x3f, 0x49, 0x53,\n\t  0x82, 0x2c2, 0x2d6, 0x726, 0x724, 4, 9, 0x52,\n\t  0x71e, 0x722 }, { 0x74, 0x7c, 0x81 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 26, 0 + DIV2 }, { 42, 6 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_17 = {\n\t0x10b0,\n\t{ 1056, 2080, 4128 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0x254, 0x14b, 0x18, 0x295, 0x2f, 0x32, 0x3b,\n\t  0x80, 0x280, 0x296, 0x648, 0x646, 4, 9, 0x40,\n\t  0x640, 0x644 }, { 0x72, 0x7a, 0x7f },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 54, 3 + DIV2 }, { 67, 12 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_16 = {\n\t0x10b0,\n\t{ 1056, 2080, 4128 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0x250, 0x147, 0x17, 0x28f, 0x2f, 0x35, 0x47,\n\t  0x82, 0x282, 0x28e, 0x640, 0x63e, 4, 9, 0x3c,\n\t  0x63c, 0x63d }, { 0x74, 0x7c, 0x81 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 20, 0 + DIV2 }, { 11, 2 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_15 = {\n\t0x10b0,\n\t{ 1056, 2080, 4128 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0x254, 0x14b, 0x22, 0x297, 0x43, 0x49, 0x5b,\n\t  0x86, 0x286, 0x296, 0x64c, 0x64a, 0xa, 0xf, 0x44,\n\t  0x644, 0x646 }, { 0x78, 0x80, 0x85 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 19, 0 + DIV2 }, { 110, 21 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_14 = {\n\t0x10b0,\n\t{ 1056, 2080, 4128 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0x25a, 0x14f, 0x22, 0x29f, 0x43, 0x49, 0x5b,\n\t  0x8e, 0x28e, 0x29e, 0x64c, 0x64a, 0xa, 0xf, 0x44,\n\t  0x644, 0x646 }, { 0x80, 0x88, 0x8d },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 71, 6 + DIV2 }, { 118, 13 + DIV2 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_13 = {\n\t0x70,\n\t{ 864, 1680, 3344 },\t \n\t{ 0xff0, 4, 0, 0, 0, 0, 0x299, 0,\n\t  0, 0x21e, 0x120, 0x10, 0x23f, 0x1f, 0x25, 0x37,\n\t  0x8a, 0x22a, 0x23e, 0x536, 0x534, 4, 9, 0x52,\n\t  0x532, 0x533 }, { 0x7c, 0x84, 0x89 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 30, 0 + DIV4 }, { 56, 7 + DIV2 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_12 = {\n\t0x1010,\n\t{ 832, 1632, 3232 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0x1ce, 0x108, 0x14, 0x20f, 0x27, 0x30, 0x39,\n\t  0x72, 0x202, 0x20e, 0x4e2, 0x4e0, 4, 9, 0x2e,\n\t  0x4de, 0x4df }, { 0x64, 0x6c, 0x71 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 122, 7 + DIV4 }, { 62, 9 + DIV2 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_11 = {\n\t0x1010,\n\t{ 832, 1632, 3232 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0x1ca, 0x104, 0x1e, 0x207, 0x3b, 0x44, 0x4d,\n\t  0x56, 0x1e6, 0x206, 0x534, 0x532, 0xa, 0xe, 0x38,\n\t  0x4e8, 0x4ec }, { 0x48, 0x50, 0x55 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 26, 0 + DIV4 }, { 42, 6 + DIV2 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_10 = {\n\t0x1010,\n\t{ 832, 1632, 3232 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0x1ce, 0x108, 0x20, 0x20f, 0x3f, 0x45, 0x5d,\n\t  0x66, 0x1f6, 0x20e, 0x4e8, 0x4e6, 6, 0xa, 0x34,\n\t  0x4e4, 0x4e5 }, { 0x58, 0x60, 0x65 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 54, 3 + DIV4 }, { 95, 1 + DIV8 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_9 = {\n\t0x1010,\n\t{ 832, 1632, 3232 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0x1ce, 0x108, 0x20, 0x20f, 0x3f, 0x45, 0x5d,\n\t  0x66, 0x1f6, 0x20e, 0x4e8, 0x4e6, 6, 0xa, 0x34,\n\t  0x4e4, 0x4e5 }, { 0x58, 0x60, 0x65 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 54, 3 + DIV4 }, { 88, 1 + DIV8 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_8 = {\n\t0x1010,\n\t{ 800, 1568, 3104 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0xc8, 0xec, 0x11, 0x1d7, 0x22, 0x25, 0x36,\n\t  0x47, 0x1c7, 0x1d6, 0x271, 0x270, 4, 9, 0x27,\n\t  0x267, 0x26b }, { 0x39, 0x41, 0x46 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 31, 0 + DIV16 }, { 74, 9 + DIV8 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_7 = {\n\t0xb10,\n\t{ 672, 1312, 2592 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0x176, 0xd0, 0x14, 0x19f, 0x27, 0x2d, 0x3f,\n\t  0x4a, 0x18a, 0x19e, 0x72c, 0x72a, 4, 9, 0x58,\n\t  0x724, 0x72a }, { 0x3c, 0x44, 0x49 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 30, 0 + DIV4 }, { 56, 7 + DIV2 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_6 = {\n\t0x1010,\n\t{ 672, 1312, 2592 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x209, 0,\n\t  0, 0x18e, 0xd8, 0x10, 0x1af, 0x1f, 0x25, 0x37,\n\t  0x4a, 0x18a, 0x1ae, 0x41a, 0x418, 4, 9, 0x52,\n\t  0x412, 0x416 }, { 0x3c, 0x44, 0x49 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 99, 4 + DIV8 }, { 42, 5 + DIV4 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_5 = {\n\t0x1010,\n\t{ 672, 1312, 2592 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0x15e, 0xc8, 0x18, 0x18f, 0x2f, 0x35, 0x3e,\n\t  0x42, 0x182, 0x18e, 0x41a, 0x418, 2, 7, 0x44,\n\t  0x404, 0x408 }, { 0x34, 0x3c, 0x41 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 26, 0 + DIV8 }, { 14, 2 + DIV4 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_4 = {\n\t0x1010,\n\t{ 672, 1312, 2592 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0xa5, 0xc3, 0xe, 0x185, 0x1c, 0x1f, 0x30,\n\t  0x37, 0x177, 0x184, 0x20d, 0x20c, 5, 0xb, 0x23,\n\t  0x203, 0x206 }, { 0x29, 0x31, 0x36 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 94, 5 + DIV16 }, { 48, 7 + DIV8 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_3 = {\n\t0x1010,\n\t{ 672, 1312, 2592 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0xc8, 0xec, 0x11, 0x1d7, 0x22, 0x25, 0x36,\n\t  0x67, 0x1a7, 0x1d6, 0x271, 0x270, 4, 9, 0x57,\n\t  0x237, 0x26b }, { 0x59, 0x61, 0x66 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 31, 0 + DIV16 }, { 74, 9 + DIV8 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_2 = {\n\t0x1010,\n\t{ 544, 1056, 2080 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0x25c, 0x140, 0x10, 0x27f, 0x1f, 0x2b, 0x4f,\n\t  0x68, 0x268, 0x27e, 0x32e, 0x32c, 4, 9, 0x2a,\n\t  0x32a, 0x32b }, { 0x5a, 0x62, 0x67 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 33, 2 + DIV8 }, { 79, 9 + DIV8 }}\n};\n\n \nstatic struct platinum_regvals platinum_reg_init_1 = {\n\t0x1010,\n\t{ 544, 1056, 2080 },\n\t{ 0xff0, 4, 0, 0, 0, 0, 0x320, 0,\n\t  0, 0xa5, 0xc3, 0xe, 0x185, 0x1c, 0x1f, 0x30,\n\t  0x57, 0x157, 0x184, 0x20d, 0x20c, 5, 0xb, 0x53,\n\t  0x1d3, 0x206 }, { 0x49, 0x51, 0x56 },\n\t{ 2, 0, 0xff }, { 0x11, 0x15, 0x19 },\n\t{{ 94, 5 + DIV16 }, { 48, 7 + DIV8 }}\n};\n\nstatic struct platinum_regvals *platinum_reg_init[VMODE_MAX] = {\n\t&platinum_reg_init_1,\n\t&platinum_reg_init_2,\n\t&platinum_reg_init_3,\n\t&platinum_reg_init_4,\n\t&platinum_reg_init_5,\n\t&platinum_reg_init_6,\n\t&platinum_reg_init_7,\n\t&platinum_reg_init_8,\n\t&platinum_reg_init_9,\n\t&platinum_reg_init_10,\n\t&platinum_reg_init_11,\n\t&platinum_reg_init_12,\n\t&platinum_reg_init_13,\n\t&platinum_reg_init_14,\n\t&platinum_reg_init_15,\n\t&platinum_reg_init_16,\n\t&platinum_reg_init_17,\n\t&platinum_reg_init_18,\n\t&platinum_reg_init_19,\n\t&platinum_reg_init_20\n};\n\nstruct vmode_attr {\n\tint hres;\n\tint vres;\n\tint vfreq;\n\tint interlaced;\n};\n\nstruct vmode_attr vmode_attrs[VMODE_MAX] = {\n\t{512, 384, 60, 1},\n\t{512, 384, 60},\n\t{640, 480, 50, 1},\n\t{640, 480, 60, 1},\n\t{640, 480, 60},\n\t{640, 480, 67},\n\t{640, 870, 75},\n\t{768, 576, 50, 1},\n\t{800, 600, 56},\n\t{800, 600, 60},\n\t{800, 600, 72},\n\t{800, 600, 75},\n\t{832, 624, 75},\n\t{1024, 768, 60},\n\t{1024, 768, 72},\n\t{1024, 768, 75},\n\t{1024, 768, 75},\n\t{1152, 870, 75},\n\t{1280, 960, 75},\n\t{1280, 1024, 75}\n};\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}