{"vcs1":{"timestamp_begin":1750062841.114971549, "rt":1.34, "ut":0.46, "st":0.08}}
{"vcselab":{"timestamp_begin":1750062842.547414253, "rt":2.31, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1750062844.916393615, "rt":0.19, "ut":0.12, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750062840.752963838}
{"VCS_COMP_START_TIME": 1750062840.752963838}
{"VCS_COMP_END_TIME": 1750062848.492436421}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 1029354}}
{"stitch_vcselab": {"peak_mem": 1029430}}
