Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 23 18:36:29 2025
| Host         : Devansh-Legion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.257ns  (logic 4.690ns (41.662%)  route 6.567ns (58.338%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=13, routed)          2.446     3.376    A_IBUF[1]
    SLICE_X3Y14          LUT5 (Prop_lut5_I2_O)        0.152     3.528 r  Y_OBUFT[6]_inst_i_7/O
                         net (fo=2, routed)           0.806     4.334    Y_OBUFT[6]_inst_i_7_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.326     4.660 r  Y_OBUFT[6]_inst_i_6/O
                         net (fo=1, routed)           0.805     5.465    data5[6]
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.124     5.589 r  Y_OBUFT[6]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.589    Y_OBUFT[6]_inst_i_4_n_0
    SLICE_X2Y14          MUXF7 (Prop_muxf7_I1_O)      0.247     5.836 r  Y_OBUFT[6]_inst_i_2/O
                         net (fo=1, routed)           0.569     6.405    Y_OBUFT[6]_inst_i_2_n_0
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.298     6.703 r  Y_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           1.942     8.645    Y_OBUF[6]
    M19                  OBUFT (Prop_obuft_I_O)       2.612    11.257 r  Y_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    11.257    Y[6]
    M19                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.167ns  (logic 4.896ns (43.840%)  route 6.272ns (56.160%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=13, routed)          2.446     3.376    A_IBUF[1]
    SLICE_X3Y14          LUT5 (Prop_lut5_I2_O)        0.152     3.528 r  Y_OBUFT[6]_inst_i_7/O
                         net (fo=2, routed)           0.814     4.342    Y_OBUFT[6]_inst_i_7_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.326     4.668 r  Y_OBUFT[5]_inst_i_6/O
                         net (fo=1, routed)           0.307     4.976    Y_OBUFT[5]_inst_i_6_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.100 r  Y_OBUFT[5]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.100    Y_OBUFT[5]_inst_i_4_n_0
    SLICE_X2Y14          MUXF7 (Prop_muxf7_I1_O)      0.214     5.314 r  Y_OBUFT[5]_inst_i_2/O
                         net (fo=1, routed)           0.741     6.055    Y_OBUFT[5]_inst_i_2_n_0
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.323     6.378 r  Y_OBUFT[5]_inst_i_1/O
                         net (fo=1, routed)           1.964     8.341    Y_OBUF[5]
    L17                  OBUFT (Prop_obuft_I_O)       2.826    11.167 r  Y_OBUFT[5]_inst/O
                         net (fo=0)                   0.000    11.167    Y[5]
    L17                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.833ns  (logic 4.436ns (40.953%)  route 6.396ns (59.047%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  B_IBUF[4]_inst/O
                         net (fo=5, routed)           1.721     2.667    B_IBUF[4]
    SLICE_X3Y13          LUT5 (Prop_lut5_I1_O)        0.124     2.791 r  Y_OBUFT[7]_inst_i_6/O
                         net (fo=16, routed)          1.267     4.058    Y_OBUFT[7]_inst_i_6_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     4.182 r  Y_OBUFT[1]_inst_i_6/O
                         net (fo=1, routed)           0.680     4.863    data5[1]
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124     4.987 r  Y_OBUFT[1]_inst_i_4/O
                         net (fo=1, routed)           0.000     4.987    Y_OBUFT[1]_inst_i_4_n_0
    SLICE_X2Y11          MUXF7 (Prop_muxf7_I1_O)      0.214     5.201 r  Y_OBUFT[1]_inst_i_2/O
                         net (fo=1, routed)           1.005     6.205    Y_OBUFT[1]_inst_i_2_n_0
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.297     6.502 r  Y_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           1.723     8.226    Y_OBUF[1]
    P18                  OBUFT (Prop_obuft_I_O)       2.607    10.833 r  Y_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    10.833    Y[1]
    P18                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.531ns  (logic 4.949ns (46.992%)  route 5.582ns (53.008%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=13, routed)          1.967     2.898    A_IBUF[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.124     3.022 r  Y_OBUFT[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     3.022    Y_OBUFT[3]_inst_i_16_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.572 r  Y_OBUFT[3]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.572    Y_OBUFT[3]_inst_i_9_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.885 r  Y_OBUFT[7]_inst_i_11/O[3]
                         net (fo=1, routed)           0.861     4.746    data0[7]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.306     5.052 r  Y_OBUFT[7]_inst_i_5/O
                         net (fo=1, routed)           0.626     5.678    Y_OBUFT[7]_inst_i_5_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     5.802 r  Y_OBUFT[7]_inst_i_1/O
                         net (fo=1, routed)           2.128     7.930    Y_OBUF[7]
    M18                  OBUFT (Prop_obuft_I_O)       2.601    10.531 r  Y_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    10.531    Y[7]
    M18                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.219ns  (logic 4.880ns (47.751%)  route 5.339ns (52.249%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=13, routed)          1.967     2.898    A_IBUF[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.124     3.022 r  Y_OBUFT[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     3.022    Y_OBUFT[3]_inst_i_16_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.572 r  Y_OBUFT[3]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.572    Y_OBUFT[3]_inst_i_9_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.794 r  Y_OBUFT[7]_inst_i_11/O[0]
                         net (fo=1, routed)           0.804     4.597    data0[4]
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.299     4.896 r  Y_OBUFT[4]_inst_i_4/O
                         net (fo=1, routed)           0.473     5.370    Y_OBUFT[4]_inst_i_4_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124     5.494 r  Y_OBUFT[4]_inst_i_1/O
                         net (fo=1, routed)           2.096     7.589    Y_OBUF[4]
    K17                  OBUFT (Prop_obuft_I_O)       2.630    10.219 r  Y_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    10.219    Y[4]
    K17                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.206ns  (logic 4.710ns (46.152%)  route 5.496ns (53.848%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=13, routed)          1.967     2.898    A_IBUF[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.124     3.022 r  Y_OBUFT[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     3.022    Y_OBUFT[3]_inst_i_16_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.662 r  Y_OBUFT[3]_inst_i_9/O[3]
                         net (fo=1, routed)           0.796     4.458    data0[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.306     4.764 r  Y_OBUFT[3]_inst_i_4/O
                         net (fo=1, routed)           0.667     5.431    Y_OBUFT[3]_inst_i_4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.124     5.555 r  Y_OBUFT[3]_inst_i_1/O
                         net (fo=1, routed)           2.066     7.621    Y_OBUF[3]
    N17                  OBUFT (Prop_obuft_I_O)       2.585    10.206 r  Y_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    10.206    Y[3]
    N17                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.901ns  (logic 3.912ns (39.509%)  route 5.989ns (60.491%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.946     0.946 f  B_IBUF[4]_inst/O
                         net (fo=5, routed)           1.721     2.667    B_IBUF[4]
    SLICE_X3Y13          LUT5 (Prop_lut5_I1_O)        0.124     2.791 r  Y_OBUFT[7]_inst_i_6/O
                         net (fo=16, routed)          1.562     4.354    Y_OBUFT[7]_inst_i_6_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.124     4.478 r  Y_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.798     5.276    Y_OBUFT[0]_inst_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     5.400 r  Y_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           1.908     7.307    Y_OBUF[0]
    R18                  OBUFT (Prop_obuft_I_O)       2.593     9.901 r  Y_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     9.901    Y[0]
    R18                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.666ns  (logic 4.651ns (48.111%)  route 5.016ns (51.889%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  A_IBUF[1]_inst/O
                         net (fo=13, routed)          1.967     2.898    A_IBUF[1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.124     3.022 r  Y_OBUFT[3]_inst_i_16/O
                         net (fo=1, routed)           0.000     3.022    Y_OBUFT[3]_inst_i_16_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.602 r  Y_OBUFT[3]_inst_i_9/O[2]
                         net (fo=1, routed)           0.848     4.450    data0[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.302     4.752 r  Y_OBUFT[2]_inst_i_4/O
                         net (fo=1, routed)           0.295     5.047    Y_OBUFT[2]_inst_i_4_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.124     5.171 r  Y_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           1.905     7.076    Y_OBUF[2]
    P17                  OBUFT (Prop_obuft_I_O)       2.590     9.666 r  Y_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     9.666    Y[2]
    P17                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.987ns (48.786%)  route 1.036ns (51.214%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  enable_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.567    enable_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.612 f  Y_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.629     1.241    Y_TRI[0]
    R18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.781     2.022 r  Y_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     2.022    Y[0]
    R18                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.000ns (47.606%)  route 1.101ns (52.394%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  enable_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.567    enable_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.612 f  Y_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.694     1.306    Y_TRI[0]
    P18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.795     2.101 r  Y_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     2.101    Y[1]
    P18                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 0.983ns (45.749%)  route 1.166ns (54.251%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  enable_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.567    enable_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.612 f  Y_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.759     1.371    Y_TRI[0]
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.778     2.148 r  Y_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     2.148    Y[2]
    P17                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 0.979ns (44.301%)  route 1.230ns (55.699%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  enable_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.567    enable_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.612 f  Y_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.824     1.436    Y_TRI[0]
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.773     2.209 r  Y_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     2.209    Y[3]
    N17                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[2]
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.331ns (57.766%)  route 0.973ns (42.234%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  operation[2] (IN)
                         net (fo=0)                   0.000     0.000    operation[2]
    W18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  operation_IBUF[2]_inst/O
                         net (fo=8, routed)           0.429     0.597    operation_IBUF[2]
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.045     0.642 r  Y_OBUFT[7]_inst_i_1/O
                         net (fo=1, routed)           0.544     1.186    Y_OBUF[7]
    M18                  OBUFT (Prop_obuft_I_O)       1.118     2.304 r  Y_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     2.304    Y[7]
    M18                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.023ns (43.586%)  route 1.324ns (56.414%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  enable_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.567    enable_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.612 f  Y_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.917     1.529    Y_TRI[0]
    K17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.817     2.346 r  Y_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     2.346    Y[4]
    K17                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[3]
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.342ns (57.199%)  route 1.004ns (42.801%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 f  operation[3] (IN)
                         net (fo=0)                   0.000     0.000    operation[3]
    V19                  IBUF (Prop_ibuf_I_O)         0.168     0.168 f  operation_IBUF[3]_inst/O
                         net (fo=8, routed)           0.534     0.702    operation_IBUF[3]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.747 r  Y_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           0.471     1.218    Y_OBUF[6]
    M19                  OBUFT (Prop_obuft_I_O)       1.129     2.347 r  Y_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     2.347    Y[6]
    M19                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.017ns (42.271%)  route 1.389ns (57.729%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  enable_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.567    enable_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.612 f  Y_OBUFT[7]_inst_i_2/O
                         net (fo=8, routed)           0.982     1.594    Y_TRI[0]
    L17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.811     2.405 r  Y_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     2.405    Y[5]
    L17                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------





