title,year,citations_scopus,citations_scholar,venue,doi,core_rank,scimago_quartile,sjr_score,type,source_type,source
"Improving (Min,+) Convolutions By Heuristic Operation Reordering",2024.0,0.0,0.0,"JRWRTC 2024, 1, 2024",,N/A,N/A,,,,Scholar
Proceedings Of The Special Issue Of The 36Th Euromicro Conference On Real-Time Systems (Ecrts 2024),2024.0,0.0,0.0,"Schloss Dagstuhl–Leibniz-Zentrum für Informatik, 2024",,N/A,N/A,,,,Scholar
Nancy. Expressions: Towards A Computer Algebra System For Deterministic Network Calculus,2024.0,0.0,1.0,"proceedings of VALUETOOLS 2024, 2024",,N/A,N/A,,,,Scholar
Analysis Of Algorithmic And Computational Aspects Of Deterministic Network Calculus,2023.0,0.0,2.0,"University of Florence, 2023",,N/A,N/A,,,,Scholar
"Isospeed: Improving (Min,+) Convolution By Exploiting (Min,+)/(Max,+) Isomorphism (Artifact)",2023.0,0.0,1.0,"Dagstuhl Artifacts Series 9 (1), 3: 1-3: 4, 2023",,N/A,N/A,,,,Scholar
"Method, System And Device For Electronic Interconnect Delay Bound Determination",2022.0,0.0,0.0,"US Patent 11,455,268, 2022",,N/A,N/A,,,,Scholar
Nancy: A Computational Library For Network Calculus,2022.0,0.0,0.0,,,N/A,N/A,,,,Scholar
Study And Implementation Of A Network Calculus Tool For Worst Case Performance On Networks-On-Chip,2019.0,0.0,0.0,,,N/A,N/A,,,,Scholar
Nancy. Expressions,0.0,0.0,0.0,,,N/A,N/A,,,,Scholar
Analyzing Delay Bounds For Wormhole Network On Chip Using Network Calculus,0.0,0.0,0.0,"Available at SSRN 4905144, 0",,N/A,N/A,,,,Scholar
