

================================================================
== Vitis HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_softmax_config13_s'
================================================================
* Date:           Sat Mar  2 01:07:08 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.288 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  23.331 ns|  23.331 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%layer11_out_read = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %layer11_out" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 9 'read' 'layer11_out_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i80 %layer11_out_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 10 'trunc' 'trunc_ln199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln199_3 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer11_out_read, i32 48, i32 63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 11 'partselect' 'trunc_ln199_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln199_4 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer11_out_read, i32 64, i32 79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 12 'partselect' 'trunc_ln199_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer11_out_read, i32 16, i32 31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer11_out_read, i32 32, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:199]   --->   Operation 14 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%icmp_ln1651 = icmp_slt  i16 %trunc_ln199, i16 %tmp"   --->   Operation 15 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%icmp_ln1651_1 = icmp_slt  i16 %tmp_s, i16 %trunc_ln199_3"   --->   Operation 16 'icmp' 'icmp_ln1651_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 17 'xor' 'xor_ln1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i16 %trunc_ln199, i16 %tmp" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 18 'select' 'select_ln65' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1651_1 = xor i1 %icmp_ln1651_1, i1 1"   --->   Operation 19 'xor' 'xor_ln1651_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1651_1, i16 %tmp_s, i16 %trunc_ln199_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 20 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.67ns)   --->   "%icmp_ln1651_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1"   --->   Operation 21 'icmp' 'icmp_ln1651_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_2)   --->   "%xor_ln1651_2 = xor i1 %icmp_ln1651_2, i1 1"   --->   Operation 22 'xor' 'xor_ln1651_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %xor_ln1651_2, i16 %select_ln65, i16 %select_ln65_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 23 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.67ns)   --->   "%icmp_ln1651_3 = icmp_slt  i16 %select_ln65_2, i16 %trunc_ln199_4"   --->   Operation 24 'icmp' 'icmp_ln1651_3' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1651_3 = xor i1 %icmp_ln1651_3, i1 1"   --->   Operation 25 'xor' 'xor_ln1651_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.24ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1651_3, i16 %select_ln65_2, i16 %trunc_ln199_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 26 'select' 'x_max_V' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1348 = sext i16 %trunc_ln199"   --->   Operation 27 'sext' 'sext_ln1348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1348_1 = sext i16 %x_max_V"   --->   Operation 28 'sext' 'sext_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.78ns)   --->   "%ret_V = sub i17 %sext_ln1348, i17 %sext_ln1348_1"   --->   Operation 29 'sub' 'ret_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 30 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 31 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln895 = xor i1 %p_Result_16, i1 1"   --->   Operation 32 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%overflow = and i1 %p_Result_17, i1 %xor_ln895"   --->   Operation 33 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln302 = xor i1 %p_Result_16, i1 %p_Result_17"   --->   Operation 34 'xor' 'xor_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1348_2 = sext i16 %tmp"   --->   Operation 35 'sext' 'sext_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.78ns)   --->   "%ret_V_1 = sub i17 %sext_ln1348_2, i17 %sext_ln1348_1"   --->   Operation 36 'sub' 'ret_V_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 37 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 38 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%xor_ln895_1 = xor i1 %p_Result_18, i1 1"   --->   Operation 39 'xor' 'xor_ln895_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%overflow_1 = and i1 %p_Result_19, i1 %xor_ln895_1"   --->   Operation 40 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%xor_ln302_1 = xor i1 %p_Result_18, i1 %p_Result_19"   --->   Operation 41 'xor' 'xor_ln302_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1348_3 = sext i16 %tmp_s"   --->   Operation 42 'sext' 'sext_ln1348_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.78ns)   --->   "%ret_V_2 = sub i17 %sext_ln1348_3, i17 %sext_ln1348_1"   --->   Operation 43 'sub' 'ret_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 44 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15"   --->   Operation 45 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%xor_ln895_2 = xor i1 %p_Result_20, i1 1"   --->   Operation 46 'xor' 'xor_ln895_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%overflow_2 = and i1 %p_Result_21, i1 %xor_ln895_2"   --->   Operation 47 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%xor_ln302_2 = xor i1 %p_Result_20, i1 %p_Result_21"   --->   Operation 48 'xor' 'xor_ln302_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1348_4 = sext i16 %trunc_ln199_3"   --->   Operation 49 'sext' 'sext_ln1348_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.78ns)   --->   "%ret_V_3 = sub i17 %sext_ln1348_4, i17 %sext_ln1348_1"   --->   Operation 50 'sub' 'ret_V_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 51 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15"   --->   Operation 52 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%xor_ln895_3 = xor i1 %p_Result_22, i1 1"   --->   Operation 53 'xor' 'xor_ln895_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%overflow_3 = and i1 %p_Result_23, i1 %xor_ln895_3"   --->   Operation 54 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%xor_ln302_3 = xor i1 %p_Result_22, i1 %p_Result_23"   --->   Operation 55 'xor' 'xor_ln302_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1348_5 = sext i16 %trunc_ln199_4"   --->   Operation 56 'sext' 'sext_ln1348_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.78ns)   --->   "%ret_V_4 = sub i17 %sext_ln1348_5, i17 %sext_ln1348_1"   --->   Operation 57 'sub' 'ret_V_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16"   --->   Operation 58 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 15"   --->   Operation 59 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%xor_ln895_4 = xor i1 %p_Result_24, i1 1"   --->   Operation 60 'xor' 'xor_ln895_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%overflow_4 = and i1 %p_Result_25, i1 %xor_ln895_4"   --->   Operation 61 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%xor_ln302_4 = xor i1 %p_Result_24, i1 %p_Result_25"   --->   Operation 62 'xor' 'xor_ln302_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln346 = select i1 %overflow, i10 511, i10 512"   --->   Operation 63 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 64 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_s = select i1 %xor_ln302, i10 %select_ln346, i10 %tmp_3"   --->   Operation 65 'select' 'p_Result_s' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %p_Result_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 66 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i18 %exp_table, i64 0, i64 %zext_ln225" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 67 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (1.20ns)   --->   "%r_V = load i10 %exp_table_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 68 'load' 'r_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%select_ln346_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 69 'select' 'select_ln346_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 70 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_12 = select i1 %xor_ln302_1, i10 %select_ln346_1, i10 %tmp_4"   --->   Operation 71 'select' 'p_Result_12' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln225_1 = zext i10 %p_Result_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 72 'zext' 'zext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln225_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 73 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (1.20ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 74 'load' 'r_V_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%select_ln346_2 = select i1 %overflow_2, i10 511, i10 512"   --->   Operation 75 'select' 'select_ln346_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15"   --->   Operation 76 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_13 = select i1 %xor_ln302_2, i10 %select_ln346_2, i10 %tmp_5"   --->   Operation 77 'select' 'p_Result_13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln225_2 = zext i10 %p_Result_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 78 'zext' 'zext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln225_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 79 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.20ns)   --->   "%r_V_2 = load i10 %exp_table_addr_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 80 'load' 'r_V_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%select_ln346_3 = select i1 %overflow_3, i10 511, i10 512"   --->   Operation 81 'select' 'select_ln346_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15"   --->   Operation 82 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_14 = select i1 %xor_ln302_3, i10 %select_ln346_3, i10 %tmp_6"   --->   Operation 83 'select' 'p_Result_14' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln225_3 = zext i10 %p_Result_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 84 'zext' 'zext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln225_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 85 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.20ns)   --->   "%r_V_3 = load i10 %exp_table_addr_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 86 'load' 'r_V_3' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%select_ln346_4 = select i1 %overflow_4, i10 511, i10 512"   --->   Operation 87 'select' 'select_ln346_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_4, i32 6, i32 15"   --->   Operation 88 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_15 = select i1 %xor_ln302_4, i10 %select_ln346_4, i10 %tmp_7"   --->   Operation 89 'select' 'p_Result_15' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln225_4 = zext i10 %p_Result_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 90 'zext' 'zext_ln225_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln225_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 91 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (1.20ns)   --->   "%r_V_4 = load i10 %exp_table_addr_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 92 'load' 'r_V_4' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 93 [1/2] (1.20ns)   --->   "%r_V = load i10 %exp_table_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 93 'load' 'r_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 94 [1/2] (1.20ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 94 'load' 'r_V_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 95 [1/2] (1.20ns)   --->   "%r_V_2 = load i10 %exp_table_addr_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 95 'load' 'r_V_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 96 [1/2] (1.20ns)   --->   "%r_V_3 = load i10 %exp_table_addr_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 96 'load' 'r_V_3' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 97 [1/2] (1.20ns)   --->   "%r_V_4 = load i10 %exp_table_addr_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:225]   --->   Operation 97 'load' 'r_V_4' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1 = add i18 %r_V_3, i18 %r_V_4"   --->   Operation 98 'add' 'add_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln813_2 = add i18 %add_ln813_1, i18 %r_V_2"   --->   Operation 99 'add' 'add_ln813_2' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i18 %r_V_1, i18 %r_V"   --->   Operation 100 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln813_2, i18 %add_ln813"   --->   Operation 101 'add' 'exp_sum_V' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %exp_sum_V, i32 8, i32 17"   --->   Operation 102 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i10 %p_Result_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 103 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln235" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 104 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (1.20ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 105 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 106 [1/2] (1.20ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:235]   --->   Operation 106 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 2.03>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i18 %inv_exp_sum_V"   --->   Operation 107 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i18 %r_V"   --->   Operation 108 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (2.03ns)   --->   "%mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1"   --->   Operation 109 'mul' 'mul_ln1270' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270, i32 14, i32 29"   --->   Operation 110 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i18 %r_V_1"   --->   Operation 111 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (2.03ns)   --->   "%mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2"   --->   Operation 112 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i18 %r_V_2"   --->   Operation 113 'sext' 'sext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.03ns)   --->   "%mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3"   --->   Operation 114 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i18 %r_V_3"   --->   Operation 115 'sext' 'sext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.03ns)   --->   "%mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4"   --->   Operation 116 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_3, i32 14, i32 29"   --->   Operation 117 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i18 %r_V_4"   --->   Operation 118 'sext' 'sext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (2.03ns)   --->   "%mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5"   --->   Operation 119 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 2.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_4, i32 14, i32 29"   --->   Operation 120 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_2, i32 14, i32 29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 121 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_1, i32 14, i32 29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 122 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %output_r, void @empty_20, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %layer11_out, void @empty_20, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 125 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_19, void @empty_18, void @empty_18, void @empty_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 126 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 127 'specregionend' 'rend20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 128 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_19, void @empty_18, void @empty_18, void @empty_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 129 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 130 'specregionend' 'rend18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 131 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_19, void @empty_18, void @empty_18, void @empty_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 132 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 133 'specregionend' 'rend16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 134 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_19, void @empty_18, void @empty_18, void @empty_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 135 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 136 'specregionend' 'rend14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:241]   --->   Operation 137 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_19, void @empty_18, void @empty_18, void @empty_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 138 'specresourcelimit' 'specresourcelimit_ln245' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:245]   --->   Operation 139 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i16.i16.i16.i16.i16, i16 %trunc_ln818_2, i16 %trunc_ln818_1, i16 %tmp_1, i16 %tmp_2, i16 %trunc_ln2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 140 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (1.21ns)   --->   "%write_ln246 = write void @_ssdm_op_Write.ap_fifo.volatile.i80P0A, i80 %output_r, i80 %p_0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:246]   --->   Operation 141 'write' 'write_ln246' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 1> <FIFO>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%ret_ln248 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation_stream.h:248]   --->   Operation 142 'ret' 'ret_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer11_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ exp_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer11_out_read        (read             ) [ 000000000]
trunc_ln199             (trunc            ) [ 001100000]
trunc_ln199_3           (partselect       ) [ 001100000]
trunc_ln199_4           (partselect       ) [ 001100000]
tmp                     (partselect       ) [ 001100000]
tmp_s                   (partselect       ) [ 001100000]
icmp_ln1651             (icmp             ) [ 001000000]
icmp_ln1651_1           (icmp             ) [ 001000000]
xor_ln1651              (xor              ) [ 000000000]
select_ln65             (select           ) [ 000000000]
xor_ln1651_1            (xor              ) [ 000000000]
select_ln65_1           (select           ) [ 000000000]
icmp_ln1651_2           (icmp             ) [ 000000000]
xor_ln1651_2            (xor              ) [ 000000000]
select_ln65_2           (select           ) [ 000000000]
icmp_ln1651_3           (icmp             ) [ 000000000]
xor_ln1651_3            (xor              ) [ 000000000]
x_max_V                 (select           ) [ 000100000]
sext_ln1348             (sext             ) [ 000000000]
sext_ln1348_1           (sext             ) [ 000000000]
ret_V                   (sub              ) [ 000000000]
p_Result_16             (bitselect        ) [ 000000000]
p_Result_17             (bitselect        ) [ 000000000]
xor_ln895               (xor              ) [ 000000000]
overflow                (and              ) [ 000000000]
xor_ln302               (xor              ) [ 000000000]
sext_ln1348_2           (sext             ) [ 000000000]
ret_V_1                 (sub              ) [ 000000000]
p_Result_18             (bitselect        ) [ 000000000]
p_Result_19             (bitselect        ) [ 000000000]
xor_ln895_1             (xor              ) [ 000000000]
overflow_1              (and              ) [ 000000000]
xor_ln302_1             (xor              ) [ 000000000]
sext_ln1348_3           (sext             ) [ 000000000]
ret_V_2                 (sub              ) [ 000000000]
p_Result_20             (bitselect        ) [ 000000000]
p_Result_21             (bitselect        ) [ 000000000]
xor_ln895_2             (xor              ) [ 000000000]
overflow_2              (and              ) [ 000000000]
xor_ln302_2             (xor              ) [ 000000000]
sext_ln1348_4           (sext             ) [ 000000000]
ret_V_3                 (sub              ) [ 000000000]
p_Result_22             (bitselect        ) [ 000000000]
p_Result_23             (bitselect        ) [ 000000000]
xor_ln895_3             (xor              ) [ 000000000]
overflow_3              (and              ) [ 000000000]
xor_ln302_3             (xor              ) [ 000000000]
sext_ln1348_5           (sext             ) [ 000000000]
ret_V_4                 (sub              ) [ 000000000]
p_Result_24             (bitselect        ) [ 000000000]
p_Result_25             (bitselect        ) [ 000000000]
xor_ln895_4             (xor              ) [ 000000000]
overflow_4              (and              ) [ 000000000]
xor_ln302_4             (xor              ) [ 000000000]
select_ln346            (select           ) [ 000000000]
tmp_3                   (partselect       ) [ 000000000]
p_Result_s              (select           ) [ 000000000]
zext_ln225              (zext             ) [ 000000000]
exp_table_addr          (getelementptr    ) [ 000010000]
select_ln346_1          (select           ) [ 000000000]
tmp_4                   (partselect       ) [ 000000000]
p_Result_12             (select           ) [ 000000000]
zext_ln225_1            (zext             ) [ 000000000]
exp_table_addr_1        (getelementptr    ) [ 000010000]
select_ln346_2          (select           ) [ 000000000]
tmp_5                   (partselect       ) [ 000000000]
p_Result_13             (select           ) [ 000000000]
zext_ln225_2            (zext             ) [ 000000000]
exp_table_addr_2        (getelementptr    ) [ 000010000]
select_ln346_3          (select           ) [ 000000000]
tmp_6                   (partselect       ) [ 000000000]
p_Result_14             (select           ) [ 000000000]
zext_ln225_3            (zext             ) [ 000000000]
exp_table_addr_3        (getelementptr    ) [ 000010000]
select_ln346_4          (select           ) [ 000000000]
tmp_7                   (partselect       ) [ 000000000]
p_Result_15             (select           ) [ 000000000]
zext_ln225_4            (zext             ) [ 000000000]
exp_table_addr_4        (getelementptr    ) [ 000010000]
r_V                     (load             ) [ 000001110]
r_V_1                   (load             ) [ 000001110]
r_V_2                   (load             ) [ 000001110]
r_V_3                   (load             ) [ 000001110]
r_V_4                   (load             ) [ 000001110]
add_ln813_1             (add              ) [ 000000000]
add_ln813_2             (add              ) [ 000001000]
add_ln813               (add              ) [ 000000000]
exp_sum_V               (add              ) [ 000000000]
p_Result_5              (partselect       ) [ 000000000]
zext_ln235              (zext             ) [ 000000000]
invert_table_addr       (getelementptr    ) [ 000000100]
inv_exp_sum_V           (load             ) [ 000000010]
sext_ln1273             (sext             ) [ 000000000]
sext_ln1273_1           (sext             ) [ 000000000]
mul_ln1270              (mul              ) [ 000000000]
trunc_ln2               (partselect       ) [ 000000001]
sext_ln1273_2           (sext             ) [ 000000000]
mul_ln1270_1            (mul              ) [ 000000000]
sext_ln1273_3           (sext             ) [ 000000000]
mul_ln1270_2            (mul              ) [ 000000000]
sext_ln1273_4           (sext             ) [ 000000000]
mul_ln1270_3            (mul              ) [ 000000000]
trunc_ln818_1           (partselect       ) [ 000000001]
sext_ln1273_5           (sext             ) [ 000000000]
mul_ln1270_4            (mul              ) [ 000000000]
trunc_ln818_2           (partselect       ) [ 000000001]
tmp_1                   (partselect       ) [ 000000001]
tmp_2                   (partselect       ) [ 000000001]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
rbegin1                 (specregionbegin  ) [ 000000000]
specresourcelimit_ln245 (specresourcelimit) [ 000000000]
rend20                  (specregionend    ) [ 000000000]
rbegin2                 (specregionbegin  ) [ 000000000]
specresourcelimit_ln245 (specresourcelimit) [ 000000000]
rend18                  (specregionend    ) [ 000000000]
rbegin3                 (specregionbegin  ) [ 000000000]
specresourcelimit_ln245 (specresourcelimit) [ 000000000]
rend16                  (specregionend    ) [ 000000000]
rbegin4                 (specregionbegin  ) [ 000000000]
specresourcelimit_ln245 (specresourcelimit) [ 000000000]
rend14                  (specregionend    ) [ 000000000]
rbegin                  (specregionbegin  ) [ 000000000]
specresourcelimit_ln245 (specresourcelimit) [ 000000000]
rend                    (specregionend    ) [ 000000000]
p_0                     (bitconcatenate   ) [ 000000000]
write_ln246             (write            ) [ 000000000]
ret_ln248               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer11_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="invert_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i80P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i80.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i80P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="layer11_out_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="80" slack="0"/>
<pin id="92" dir="0" index="1" bw="80" slack="0"/>
<pin id="93" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer11_out_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln246_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="80" slack="0"/>
<pin id="99" dir="0" index="2" bw="80" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln246/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="exp_table_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="18" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="18" slack="0"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="8" bw="10" slack="0"/>
<pin id="120" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="121" dir="0" index="10" bw="0" slack="0"/>
<pin id="123" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="124" dir="0" index="13" bw="18" slack="2147483647"/>
<pin id="125" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="128" dir="0" index="17" bw="18" slack="2147483647"/>
<pin id="129" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="18" slack="0"/>
<pin id="118" dir="1" index="7" bw="18" slack="0"/>
<pin id="122" dir="1" index="11" bw="18" slack="0"/>
<pin id="126" dir="1" index="15" bw="18" slack="1"/>
<pin id="130" dir="1" index="19" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/3 r_V_1/3 r_V_2/3 r_V_3/3 r_V_4/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="exp_table_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="18" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_1/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="exp_table_addr_2_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="18" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_2/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="exp_table_addr_3_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="18" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="10" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_3/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="exp_table_addr_4_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="18" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table_addr_4/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="invert_table_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="18" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="10" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table_addr/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="mul_ln1270_4_fu_177">
<pin_list>
<pin id="269" dir="0" index="0" bw="18" slack="0"/>
<pin id="270" dir="0" index="1" bw="18" slack="0"/>
<pin id="271" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_4/7 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mul_ln1270_fu_178">
<pin_list>
<pin id="257" dir="0" index="0" bw="18" slack="0"/>
<pin id="258" dir="0" index="1" bw="18" slack="0"/>
<pin id="259" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="mul_ln1270_3_fu_179">
<pin_list>
<pin id="266" dir="0" index="0" bw="18" slack="0"/>
<pin id="267" dir="0" index="1" bw="18" slack="0"/>
<pin id="268" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_3/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul_ln1270_2_fu_180">
<pin_list>
<pin id="263" dir="0" index="0" bw="18" slack="0"/>
<pin id="264" dir="0" index="1" bw="18" slack="0"/>
<pin id="265" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_2/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="mul_ln1270_1_fu_181">
<pin_list>
<pin id="260" dir="0" index="0" bw="18" slack="0"/>
<pin id="261" dir="0" index="1" bw="18" slack="0"/>
<pin id="262" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_1/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln199_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="80" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln199/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln199_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="80" slack="0"/>
<pin id="295" dir="0" index="2" bw="7" slack="0"/>
<pin id="296" dir="0" index="3" bw="7" slack="0"/>
<pin id="297" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln199_3/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln199_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="80" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="0" index="3" bw="8" slack="0"/>
<pin id="307" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln199_4/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="80" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="80" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln1651_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln1651_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651_1/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="xor_ln1651_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1651/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln65_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="1"/>
<pin id="352" dir="0" index="2" bw="16" slack="1"/>
<pin id="353" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="xor_ln1651_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1651_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln65_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="1"/>
<pin id="363" dir="0" index="2" bw="16" slack="1"/>
<pin id="364" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln1651_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651_2/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="xor_ln1651_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1651_2/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln65_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="0" index="2" bw="16" slack="0"/>
<pin id="382" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln1651_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="1"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651_3/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="xor_ln1651_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1651_3/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="x_max_V_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="0" index="2" bw="16" slack="1"/>
<pin id="401" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln1348_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="2"/>
<pin id="406" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln1348_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="1"/>
<pin id="409" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_1/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="ret_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_16_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="17" slack="0"/>
<pin id="419" dir="0" index="2" bw="6" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Result_17_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="17" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln895_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="overflow_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="xor_ln302_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln1348_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="2"/>
<pin id="452" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_2/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="ret_V_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_Result_18_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="17" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="0"/>
<pin id="463" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_Result_19_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="17" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="xor_ln895_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_1/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="overflow_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="xor_ln302_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_1/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln1348_3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="2"/>
<pin id="495" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_3/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="ret_V_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Result_20_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="17" slack="0"/>
<pin id="505" dir="0" index="2" bw="6" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_Result_21_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="17" slack="0"/>
<pin id="513" dir="0" index="2" bw="5" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln895_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_2/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="overflow_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln302_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_2/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln1348_4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="2"/>
<pin id="538" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_4/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="ret_V_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_Result_22_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="17" slack="0"/>
<pin id="548" dir="0" index="2" bw="6" slack="0"/>
<pin id="549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_Result_23_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="17" slack="0"/>
<pin id="556" dir="0" index="2" bw="5" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="xor_ln895_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_3/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="overflow_3_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="xor_ln302_3_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_3/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sext_ln1348_5_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="2"/>
<pin id="581" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1348_5/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="ret_V_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="0" index="1" bw="16" slack="0"/>
<pin id="585" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_Result_24_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="17" slack="0"/>
<pin id="591" dir="0" index="2" bw="6" slack="0"/>
<pin id="592" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_Result_25_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="17" slack="0"/>
<pin id="599" dir="0" index="2" bw="5" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="xor_ln895_4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_4/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="overflow_4_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="xor_ln302_4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_4/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln346_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="10" slack="0"/>
<pin id="625" dir="0" index="2" bw="10" slack="0"/>
<pin id="626" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="0" index="1" bw="17" slack="0"/>
<pin id="633" dir="0" index="2" bw="4" slack="0"/>
<pin id="634" dir="0" index="3" bw="5" slack="0"/>
<pin id="635" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_Result_s_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="10" slack="0"/>
<pin id="643" dir="0" index="2" bw="10" slack="0"/>
<pin id="644" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln225_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="select_ln346_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="10" slack="0"/>
<pin id="656" dir="0" index="2" bw="10" slack="0"/>
<pin id="657" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_1/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_4_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="0"/>
<pin id="663" dir="0" index="1" bw="17" slack="0"/>
<pin id="664" dir="0" index="2" bw="4" slack="0"/>
<pin id="665" dir="0" index="3" bw="5" slack="0"/>
<pin id="666" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="p_Result_12_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="10" slack="0"/>
<pin id="674" dir="0" index="2" bw="10" slack="0"/>
<pin id="675" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_12/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln225_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_1/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln346_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="10" slack="0"/>
<pin id="687" dir="0" index="2" bw="10" slack="0"/>
<pin id="688" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_2/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="0" index="1" bw="17" slack="0"/>
<pin id="695" dir="0" index="2" bw="4" slack="0"/>
<pin id="696" dir="0" index="3" bw="5" slack="0"/>
<pin id="697" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="p_Result_13_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="10" slack="0"/>
<pin id="705" dir="0" index="2" bw="10" slack="0"/>
<pin id="706" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln225_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="0"/>
<pin id="712" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_2/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="select_ln346_3_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="10" slack="0"/>
<pin id="718" dir="0" index="2" bw="10" slack="0"/>
<pin id="719" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_3/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_6_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="10" slack="0"/>
<pin id="725" dir="0" index="1" bw="17" slack="0"/>
<pin id="726" dir="0" index="2" bw="4" slack="0"/>
<pin id="727" dir="0" index="3" bw="5" slack="0"/>
<pin id="728" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_Result_14_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="10" slack="0"/>
<pin id="736" dir="0" index="2" bw="10" slack="0"/>
<pin id="737" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_14/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln225_3_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="10" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_3/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="select_ln346_4_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="10" slack="0"/>
<pin id="749" dir="0" index="2" bw="10" slack="0"/>
<pin id="750" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_4/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_7_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="10" slack="0"/>
<pin id="756" dir="0" index="1" bw="17" slack="0"/>
<pin id="757" dir="0" index="2" bw="4" slack="0"/>
<pin id="758" dir="0" index="3" bw="5" slack="0"/>
<pin id="759" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="p_Result_15_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="10" slack="0"/>
<pin id="767" dir="0" index="2" bw="10" slack="0"/>
<pin id="768" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_15/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln225_4_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="10" slack="0"/>
<pin id="774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_4/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln813_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="18" slack="0"/>
<pin id="779" dir="0" index="1" bw="18" slack="0"/>
<pin id="780" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_1/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln813_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="18" slack="0"/>
<pin id="785" dir="0" index="1" bw="18" slack="0"/>
<pin id="786" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_2/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln813_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="18" slack="1"/>
<pin id="791" dir="0" index="1" bw="18" slack="1"/>
<pin id="792" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="exp_sum_V_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="18" slack="1"/>
<pin id="795" dir="0" index="1" bw="18" slack="0"/>
<pin id="796" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="p_Result_5_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="10" slack="0"/>
<pin id="800" dir="0" index="1" bw="18" slack="0"/>
<pin id="801" dir="0" index="2" bw="5" slack="0"/>
<pin id="802" dir="0" index="3" bw="6" slack="0"/>
<pin id="803" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln235_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="10" slack="0"/>
<pin id="810" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="sext_ln1273_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="18" slack="1"/>
<pin id="815" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/7 "/>
</bind>
</comp>

<comp id="821" class="1004" name="sext_ln1273_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="18" slack="3"/>
<pin id="823" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/7 "/>
</bind>
</comp>

<comp id="825" class="1004" name="trunc_ln2_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="0"/>
<pin id="827" dir="0" index="1" bw="30" slack="0"/>
<pin id="828" dir="0" index="2" bw="5" slack="0"/>
<pin id="829" dir="0" index="3" bw="6" slack="0"/>
<pin id="830" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/7 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln1273_2_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="18" slack="3"/>
<pin id="837" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/7 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sext_ln1273_3_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="18" slack="3"/>
<pin id="841" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_3/7 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sext_ln1273_4_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="18" slack="3"/>
<pin id="845" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_4/7 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln818_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="0"/>
<pin id="849" dir="0" index="1" bw="30" slack="0"/>
<pin id="850" dir="0" index="2" bw="5" slack="0"/>
<pin id="851" dir="0" index="3" bw="6" slack="0"/>
<pin id="852" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_1/7 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln1273_5_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="18" slack="3"/>
<pin id="859" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_5/7 "/>
</bind>
</comp>

<comp id="861" class="1004" name="trunc_ln818_2_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="0"/>
<pin id="863" dir="0" index="1" bw="30" slack="0"/>
<pin id="864" dir="0" index="2" bw="5" slack="0"/>
<pin id="865" dir="0" index="3" bw="6" slack="0"/>
<pin id="866" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_2/7 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="0"/>
<pin id="873" dir="0" index="1" bw="30" slack="0"/>
<pin id="874" dir="0" index="2" bw="5" slack="0"/>
<pin id="875" dir="0" index="3" bw="6" slack="0"/>
<pin id="876" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_2_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="0"/>
<pin id="883" dir="0" index="1" bw="30" slack="0"/>
<pin id="884" dir="0" index="2" bw="5" slack="0"/>
<pin id="885" dir="0" index="3" bw="6" slack="0"/>
<pin id="886" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="891" class="1004" name="p_0_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="80" slack="0"/>
<pin id="893" dir="0" index="1" bw="16" slack="1"/>
<pin id="894" dir="0" index="2" bw="16" slack="1"/>
<pin id="895" dir="0" index="3" bw="16" slack="1"/>
<pin id="896" dir="0" index="4" bw="16" slack="1"/>
<pin id="897" dir="0" index="5" bw="16" slack="1"/>
<pin id="898" dir="1" index="6" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/8 "/>
</bind>
</comp>

<comp id="901" class="1005" name="trunc_ln199_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="1"/>
<pin id="903" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln199 "/>
</bind>
</comp>

<comp id="907" class="1005" name="trunc_ln199_3_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln199_3 "/>
</bind>
</comp>

<comp id="913" class="1005" name="trunc_ln199_4_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="1"/>
<pin id="915" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln199_4 "/>
</bind>
</comp>

<comp id="920" class="1005" name="tmp_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="1"/>
<pin id="922" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="926" class="1005" name="tmp_s_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="1"/>
<pin id="928" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="932" class="1005" name="icmp_ln1651_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1651 "/>
</bind>
</comp>

<comp id="937" class="1005" name="icmp_ln1651_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1651_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="x_max_V_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="16" slack="1"/>
<pin id="944" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_max_V "/>
</bind>
</comp>

<comp id="947" class="1005" name="exp_table_addr_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="10" slack="1"/>
<pin id="949" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr "/>
</bind>
</comp>

<comp id="952" class="1005" name="exp_table_addr_1_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="10" slack="1"/>
<pin id="954" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_1 "/>
</bind>
</comp>

<comp id="957" class="1005" name="exp_table_addr_2_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="1"/>
<pin id="959" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_2 "/>
</bind>
</comp>

<comp id="962" class="1005" name="exp_table_addr_3_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="10" slack="1"/>
<pin id="964" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_3 "/>
</bind>
</comp>

<comp id="967" class="1005" name="exp_table_addr_4_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="10" slack="1"/>
<pin id="969" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table_addr_4 "/>
</bind>
</comp>

<comp id="972" class="1005" name="r_V_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="18" slack="1"/>
<pin id="974" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="978" class="1005" name="r_V_1_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="18" slack="1"/>
<pin id="980" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="r_V_2_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="18" slack="3"/>
<pin id="986" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="r_V_3_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="18" slack="3"/>
<pin id="991" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="994" class="1005" name="r_V_4_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="18" slack="3"/>
<pin id="996" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="999" class="1005" name="add_ln813_2_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="18" slack="1"/>
<pin id="1001" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_2 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="invert_table_addr_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="10" slack="1"/>
<pin id="1006" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table_addr "/>
</bind>
</comp>

<comp id="1009" class="1005" name="inv_exp_sum_V_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="18" slack="1"/>
<pin id="1011" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="inv_exp_sum_V "/>
</bind>
</comp>

<comp id="1014" class="1005" name="trunc_ln2_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="16" slack="1"/>
<pin id="1016" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="trunc_ln818_1_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="16" slack="1"/>
<pin id="1021" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="trunc_ln818_2_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="16" slack="1"/>
<pin id="1026" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_2 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="tmp_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="1"/>
<pin id="1031" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_2_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="1"/>
<pin id="1036" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="88" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="131"><net_src comp="103" pin="3"/><net_sink comp="110" pin=10"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="110" pin=8"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="110" pin=5"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="291"><net_src comp="90" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="10" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="90" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="12" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="90" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="16" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="18" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="10" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="90" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="328"><net_src comp="10" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="90" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="24" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="336"><net_src comp="288" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="312" pin="4"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="322" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="292" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="28" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="349" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="28" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="349" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="360" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="28" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="378" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="30" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="20" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="30" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="410" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="32" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="416" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="28" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="424" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="416" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="424" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="407" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="30" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="20" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="30" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="453" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="32" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="459" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="28" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="467" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="459" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="467" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="407" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="30" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="20" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="515"><net_src comp="30" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="496" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="32" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="502" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="28" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="510" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="502" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="510" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="407" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="30" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="20" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="30" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="539" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="32" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="545" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="28" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="553" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="545" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="553" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="586"><net_src comp="579" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="407" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="30" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="582" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="20" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="601"><net_src comp="30" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="582" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="32" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="588" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="28" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="596" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="588" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="596" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="438" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="34" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="36" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="636"><net_src comp="38" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="410" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="40" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="32" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="645"><net_src comp="444" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="622" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="630" pin="4"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="658"><net_src comp="481" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="34" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="36" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="667"><net_src comp="38" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="453" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="40" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="670"><net_src comp="32" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="676"><net_src comp="487" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="653" pin="3"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="661" pin="4"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="671" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="689"><net_src comp="524" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="34" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="36" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="698"><net_src comp="38" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="496" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="40" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="701"><net_src comp="32" pin="0"/><net_sink comp="692" pin=3"/></net>

<net id="707"><net_src comp="530" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="684" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="692" pin="4"/><net_sink comp="702" pin=2"/></net>

<net id="713"><net_src comp="702" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="720"><net_src comp="567" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="34" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="36" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="729"><net_src comp="38" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="539" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="731"><net_src comp="40" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="732"><net_src comp="32" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="738"><net_src comp="573" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="715" pin="3"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="723" pin="4"/><net_sink comp="733" pin=2"/></net>

<net id="744"><net_src comp="733" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="751"><net_src comp="610" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="34" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="36" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="760"><net_src comp="38" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="582" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="762"><net_src comp="40" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="763"><net_src comp="32" pin="0"/><net_sink comp="754" pin=3"/></net>

<net id="769"><net_src comp="616" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="746" pin="3"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="754" pin="4"/><net_sink comp="764" pin=2"/></net>

<net id="775"><net_src comp="764" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="781"><net_src comp="110" pin="7"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="110" pin="3"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="110" pin="11"/><net_sink comp="783" pin=1"/></net>

<net id="797"><net_src comp="789" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="44" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="793" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="46" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="807"><net_src comp="48" pin="0"/><net_sink comp="798" pin=3"/></net>

<net id="811"><net_src comp="798" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="816"><net_src comp="813" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="824"><net_src comp="821" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="831"><net_src comp="50" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="178" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="52" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="54" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="838"><net_src comp="835" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="842"><net_src comp="839" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="846"><net_src comp="843" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="853"><net_src comp="50" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="179" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="52" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="54" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="867"><net_src comp="50" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="177" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="869"><net_src comp="52" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="870"><net_src comp="54" pin="0"/><net_sink comp="861" pin=3"/></net>

<net id="877"><net_src comp="50" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="180" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="879"><net_src comp="52" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="880"><net_src comp="54" pin="0"/><net_sink comp="871" pin=3"/></net>

<net id="887"><net_src comp="50" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="181" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="889"><net_src comp="52" pin="0"/><net_sink comp="881" pin=2"/></net>

<net id="890"><net_src comp="54" pin="0"/><net_sink comp="881" pin=3"/></net>

<net id="899"><net_src comp="86" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="891" pin="6"/><net_sink comp="96" pin=2"/></net>

<net id="904"><net_src comp="288" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="910"><net_src comp="292" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="912"><net_src comp="907" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="916"><net_src comp="302" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="923"><net_src comp="312" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="929"><net_src comp="322" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="935"><net_src comp="332" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="940"><net_src comp="338" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="945"><net_src comp="397" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="950"><net_src comp="103" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="110" pin=10"/></net>

<net id="955"><net_src comp="132" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="110" pin=8"/></net>

<net id="960"><net_src comp="140" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="110" pin=5"/></net>

<net id="965"><net_src comp="148" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="970"><net_src comp="156" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="975"><net_src comp="110" pin="19"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="981"><net_src comp="110" pin="15"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="987"><net_src comp="110" pin="11"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="992"><net_src comp="110" pin="7"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="997"><net_src comp="110" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1002"><net_src comp="783" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1007"><net_src comp="164" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1012"><net_src comp="171" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1017"><net_src comp="825" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="891" pin=5"/></net>

<net id="1022"><net_src comp="847" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="891" pin=2"/></net>

<net id="1027"><net_src comp="861" pin="4"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1032"><net_src comp="871" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="891" pin=3"/></net>

<net id="1037"><net_src comp="881" pin="4"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="891" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
 - Input state : 
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,softmax_config13> : layer11_out | {1 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,softmax_config13> : exp_table | {3 4 }
	Port: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,softmax_config13> : invert_table | {5 6 }
  - Chain level:
	State 1
		icmp_ln1651 : 1
		icmp_ln1651_1 : 1
	State 2
		icmp_ln1651_2 : 1
		xor_ln1651_2 : 2
		select_ln65_2 : 2
		icmp_ln1651_3 : 3
		xor_ln1651_3 : 4
		x_max_V : 4
	State 3
		ret_V : 1
		p_Result_16 : 2
		p_Result_17 : 2
		xor_ln895 : 3
		overflow : 3
		xor_ln302 : 3
		ret_V_1 : 1
		p_Result_18 : 2
		p_Result_19 : 2
		xor_ln895_1 : 3
		overflow_1 : 3
		xor_ln302_1 : 3
		ret_V_2 : 1
		p_Result_20 : 2
		p_Result_21 : 2
		xor_ln895_2 : 3
		overflow_2 : 3
		xor_ln302_2 : 3
		ret_V_3 : 1
		p_Result_22 : 2
		p_Result_23 : 2
		xor_ln895_3 : 3
		overflow_3 : 3
		xor_ln302_3 : 3
		ret_V_4 : 1
		p_Result_24 : 2
		p_Result_25 : 2
		xor_ln895_4 : 3
		overflow_4 : 3
		xor_ln302_4 : 3
		select_ln346 : 3
		tmp_3 : 2
		p_Result_s : 4
		zext_ln225 : 5
		exp_table_addr : 6
		r_V : 7
		select_ln346_1 : 3
		tmp_4 : 2
		p_Result_12 : 4
		zext_ln225_1 : 5
		exp_table_addr_1 : 6
		r_V_1 : 7
		select_ln346_2 : 3
		tmp_5 : 2
		p_Result_13 : 4
		zext_ln225_2 : 5
		exp_table_addr_2 : 6
		r_V_2 : 7
		select_ln346_3 : 3
		tmp_6 : 2
		p_Result_14 : 4
		zext_ln225_3 : 5
		exp_table_addr_3 : 6
		r_V_3 : 7
		select_ln346_4 : 3
		tmp_7 : 2
		p_Result_15 : 4
		zext_ln225_4 : 5
		exp_table_addr_4 : 6
		r_V_4 : 7
	State 4
		add_ln813_1 : 1
		add_ln813_2 : 2
	State 5
		exp_sum_V : 1
		p_Result_5 : 2
		zext_ln235 : 3
		invert_table_addr : 4
		inv_exp_sum_V : 5
	State 6
	State 7
		mul_ln1270 : 1
		trunc_ln2 : 2
		mul_ln1270_1 : 1
		mul_ln1270_2 : 1
		mul_ln1270_3 : 1
		trunc_ln818_1 : 2
		mul_ln1270_4 : 1
		trunc_ln818_2 : 2
		tmp_1 : 2
		tmp_2 : 2
	State 8
		rend20 : 1
		rend18 : 1
		rend16 : 1
		rend14 : 1
		rend : 1
		write_ln246 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln65_fu_349     |    0    |    0    |    16   |
|          |     select_ln65_1_fu_360    |    0    |    0    |    16   |
|          |     select_ln65_2_fu_378    |    0    |    0    |    16   |
|          |        x_max_V_fu_397       |    0    |    0    |    16   |
|          |     select_ln346_fu_622     |    0    |    0    |    10   |
|          |      p_Result_s_fu_640      |    0    |    0    |    10   |
|  select  |    select_ln346_1_fu_653    |    0    |    0    |    10   |
|          |      p_Result_12_fu_671     |    0    |    0    |    10   |
|          |    select_ln346_2_fu_684    |    0    |    0    |    10   |
|          |      p_Result_13_fu_702     |    0    |    0    |    10   |
|          |    select_ln346_3_fu_715    |    0    |    0    |    10   |
|          |      p_Result_14_fu_733     |    0    |    0    |    10   |
|          |    select_ln346_4_fu_746    |    0    |    0    |    10   |
|          |      p_Result_15_fu_764     |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |         ret_V_fu_410        |    0    |    0    |    23   |
|          |        ret_V_1_fu_453       |    0    |    0    |    23   |
|    sub   |        ret_V_2_fu_496       |    0    |    0    |    23   |
|          |        ret_V_3_fu_539       |    0    |    0    |    23   |
|          |        ret_V_4_fu_582       |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln813_1_fu_777     |    0    |    0    |    18   |
|    add   |      add_ln813_2_fu_783     |    0    |    0    |    18   |
|          |       add_ln813_fu_789      |    0    |    0    |    18   |
|          |       exp_sum_V_fu_793      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln1651_fu_332     |    0    |    0    |    13   |
|   icmp   |     icmp_ln1651_1_fu_338    |    0    |    0    |    13   |
|          |     icmp_ln1651_2_fu_366    |    0    |    0    |    13   |
|          |     icmp_ln1651_3_fu_386    |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |     mul_ln1270_4_fu_177     |    1    |    0    |    5    |
|          |      mul_ln1270_fu_178      |    1    |    0    |    5    |
|    mul   |     mul_ln1270_3_fu_179     |    1    |    0    |    5    |
|          |     mul_ln1270_2_fu_180     |    1    |    0    |    5    |
|          |     mul_ln1270_1_fu_181     |    1    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|          |      xor_ln1651_fu_344      |    0    |    0    |    2    |
|          |     xor_ln1651_1_fu_355     |    0    |    0    |    2    |
|          |     xor_ln1651_2_fu_372     |    0    |    0    |    2    |
|          |     xor_ln1651_3_fu_391     |    0    |    0    |    2    |
|          |       xor_ln895_fu_432      |    0    |    0    |    2    |
|          |       xor_ln302_fu_444      |    0    |    0    |    2    |
|    xor   |      xor_ln895_1_fu_475     |    0    |    0    |    2    |
|          |      xor_ln302_1_fu_487     |    0    |    0    |    2    |
|          |      xor_ln895_2_fu_518     |    0    |    0    |    2    |
|          |      xor_ln302_2_fu_530     |    0    |    0    |    2    |
|          |      xor_ln895_3_fu_561     |    0    |    0    |    2    |
|          |      xor_ln302_3_fu_573     |    0    |    0    |    2    |
|          |      xor_ln895_4_fu_604     |    0    |    0    |    2    |
|          |      xor_ln302_4_fu_616     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       overflow_fu_438       |    0    |    0    |    2    |
|          |      overflow_1_fu_481      |    0    |    0    |    2    |
|    and   |      overflow_2_fu_524      |    0    |    0    |    2    |
|          |      overflow_3_fu_567      |    0    |    0    |    2    |
|          |      overflow_4_fu_610      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   | layer11_out_read_read_fu_90 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln246_write_fu_96   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln199_fu_288     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     trunc_ln199_3_fu_292    |    0    |    0    |    0    |
|          |     trunc_ln199_4_fu_302    |    0    |    0    |    0    |
|          |          tmp_fu_312         |    0    |    0    |    0    |
|          |         tmp_s_fu_322        |    0    |    0    |    0    |
|          |         tmp_3_fu_630        |    0    |    0    |    0    |
|          |         tmp_4_fu_661        |    0    |    0    |    0    |
|          |         tmp_5_fu_692        |    0    |    0    |    0    |
|partselect|         tmp_6_fu_723        |    0    |    0    |    0    |
|          |         tmp_7_fu_754        |    0    |    0    |    0    |
|          |      p_Result_5_fu_798      |    0    |    0    |    0    |
|          |       trunc_ln2_fu_825      |    0    |    0    |    0    |
|          |     trunc_ln818_1_fu_847    |    0    |    0    |    0    |
|          |     trunc_ln818_2_fu_861    |    0    |    0    |    0    |
|          |         tmp_1_fu_871        |    0    |    0    |    0    |
|          |         tmp_2_fu_881        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln1348_fu_404     |    0    |    0    |    0    |
|          |     sext_ln1348_1_fu_407    |    0    |    0    |    0    |
|          |     sext_ln1348_2_fu_450    |    0    |    0    |    0    |
|          |     sext_ln1348_3_fu_493    |    0    |    0    |    0    |
|          |     sext_ln1348_4_fu_536    |    0    |    0    |    0    |
|   sext   |     sext_ln1348_5_fu_579    |    0    |    0    |    0    |
|          |      sext_ln1273_fu_813     |    0    |    0    |    0    |
|          |     sext_ln1273_1_fu_821    |    0    |    0    |    0    |
|          |     sext_ln1273_2_fu_835    |    0    |    0    |    0    |
|          |     sext_ln1273_3_fu_839    |    0    |    0    |    0    |
|          |     sext_ln1273_4_fu_843    |    0    |    0    |    0    |
|          |     sext_ln1273_5_fu_857    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_16_fu_416     |    0    |    0    |    0    |
|          |      p_Result_17_fu_424     |    0    |    0    |    0    |
|          |      p_Result_18_fu_459     |    0    |    0    |    0    |
|          |      p_Result_19_fu_467     |    0    |    0    |    0    |
| bitselect|      p_Result_20_fu_502     |    0    |    0    |    0    |
|          |      p_Result_21_fu_510     |    0    |    0    |    0    |
|          |      p_Result_22_fu_545     |    0    |    0    |    0    |
|          |      p_Result_23_fu_553     |    0    |    0    |    0    |
|          |      p_Result_24_fu_588     |    0    |    0    |    0    |
|          |      p_Result_25_fu_596     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln225_fu_648      |    0    |    0    |    0    |
|          |     zext_ln225_1_fu_679     |    0    |    0    |    0    |
|   zext   |     zext_ln225_2_fu_710     |    0    |    0    |    0    |
|          |     zext_ln225_3_fu_741     |    0    |    0    |    0    |
|          |     zext_ln225_4_fu_772     |    0    |    0    |    0    |
|          |      zext_ln235_fu_808      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|          p_0_fu_891         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |    0    |   466   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln813_2_reg_999   |   18   |
| exp_table_addr_1_reg_952 |   10   |
| exp_table_addr_2_reg_957 |   10   |
| exp_table_addr_3_reg_962 |   10   |
| exp_table_addr_4_reg_967 |   10   |
|  exp_table_addr_reg_947  |   10   |
|   icmp_ln1651_1_reg_937  |    1   |
|    icmp_ln1651_reg_932   |    1   |
|  inv_exp_sum_V_reg_1009  |   18   |
|invert_table_addr_reg_1004|   10   |
|       r_V_1_reg_978      |   18   |
|       r_V_2_reg_984      |   18   |
|       r_V_3_reg_989      |   18   |
|       r_V_4_reg_994      |   18   |
|        r_V_reg_972       |   18   |
|      tmp_1_reg_1029      |   16   |
|      tmp_2_reg_1034      |   16   |
|        tmp_reg_920       |   16   |
|       tmp_s_reg_926      |   16   |
|   trunc_ln199_3_reg_907  |   16   |
|   trunc_ln199_4_reg_913  |   16   |
|    trunc_ln199_reg_901   |   16   |
|    trunc_ln2_reg_1014    |   16   |
|  trunc_ln818_1_reg_1019  |   16   |
|  trunc_ln818_2_reg_1024  |   16   |
|      x_max_V_reg_942     |   16   |
+--------------------------+--------+
|           Total          |   364  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_110 |  p5  |   2  |  18  |   36   ||    9    |
| grp_access_fu_110 |  p8  |   2  |  10  |   20   ||    9    |
| grp_access_fu_110 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_171 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  2.322  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   466  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   364  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   364  |   520  |
+-----------+--------+--------+--------+--------+
