# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../../lib/axis/rtl/arbiter.v" \
"../../../../../../../../rtl/arp.v" \
"../../../../../../../../rtl/arp_cache.v" \
"../../../../../../../../rtl/arp_eth_rx.v" \
"../../../../../../../../rtl/arp_eth_tx.v" \
"../../../../../../../../lib/axis/rtl/axis_async_fifo.v" \
"../../../../../../../../lib/axis/rtl/axis_async_fifo_adapter.v" \
"../../../../../../../../lib/axis/rtl/axis_fifo.v" \
"../../../../../../../../rtl/axis_xgmii_rx_64.v" \
"../../../../../../../../rtl/axis_xgmii_tx_64.v" \
"../../../../../../../../rtl/eth_arb_mux.v" \
"../../../../../../../../rtl/eth_axis_rx.v" \
"../../../../../../../../rtl/eth_axis_tx.v" \
"../../../../../../../../rtl/eth_mac_10g.v" \
"../../../../../../../../rtl/eth_mac_10g_fifo.v" \
"../../../../../rtl/fpga_core.v" \
"../../../../../../../../../../Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/new/hdl_algorithm_wrapper.v" \
"../../../../../../../../rtl/ip_64.v" \
"../../../../../../../../rtl/ip_arb_mux.v" \
"../../../../../../../../rtl/ip_complete_64.v" \
"../../../../../../../../rtl/ip_eth_rx_64.v" \
"../../../../../../../../rtl/ip_eth_tx_64.v" \
"../../../../../../../../../../Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/new/ldpc_output_serializer.v" \
"../../../../../../../../rtl/lfsr.v" \
"../../../../../../../../../../Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/new/llr_input_controller.v" \
"../../../../../../../../lib/axis/rtl/priority_encoder.v" \
"../../../../../../../../rtl/udp_64.v" \
"../../../../../../../../rtl/udp_checksum_gen_64.v" \
"../../../../../../../../rtl/udp_complete_64.v" \
"../../../../../../../../rtl/udp_ip_rx_64.v" \
"../../../../../../../../rtl/udp_ip_tx_64.v" \
"../../../../../../../../../../Documents/verilog-ethernet/example/NetFPGA_SUME/fpga/fpga/fpga.srcs/sources_1/new/tb_ldpc_multi_packet_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
