{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 199 06/26/2003 SJ Full Version " "Info: Version 3.0 Build 199 06/26/2003 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 25 10:44:12 2003 " "Info: Processing started: Mon Aug 25 10:44:12 2003" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --lower_priority --import_settings_files=on --export_settings_files=off dom -c dom --analyze_file=C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\data_buffer.vhd " "Info: Command: quartus_map --lower_priority --import_settings_files=on --export_settings_files=off dom -c dom --analyze_file=C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\data_buffer.vhd" {  } {  } 0 }
{  "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "launch_mode_a trigger.vhd(39) " "Error: VHDL error at trigger.vhd(39): name launch_mode_a cannot be used because it is already used for a previously declared item" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 39 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "discspe trigger.vhd(51) " "Error: VHDL error at trigger.vhd(51): object discspe is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 51 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "discspe trigger.vhd(53) " "Error: VHDL error at trigger.vhd(53): object discspe is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 53 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rst_trigger_spe trigger.vhd(50) " "Error: VHDL error at trigger.vhd(50): object rst_trigger_spe is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 50 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rst_trigger_spe trigger.vhd(48) " "Error: VHDL error at trigger.vhd(48): object rst_trigger_spe is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 48 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "discspe_latch trigger.vhd(60) " "Error: VHDL error at trigger.vhd(60): object discspe_latch is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 60 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "discspe_pulse trigger.vhd(61) " "Error: VHDL error at trigger.vhd(61): object discspe_pulse is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 61 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "discspe_latch trigger.vhd(63) " "Error: VHDL error at trigger.vhd(63): object discspe_latch is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 63 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "discspe_pulse trigger.vhd(64) " "Error: VHDL error at trigger.vhd(64): object discspe_pulse is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 64 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rst_trigger_spe trigger.vhd(67) " "Error: VHDL error at trigger.vhd(67): object rst_trigger_spe is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 67 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "disc_ff_spe trigger.vhd(69) " "Error: VHDL error at trigger.vhd(69): name disc_ff_spe cannot be used because it is already used for a previously declared item" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 69 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "discspe trigger.vhd(72) " "Error: VHDL error at trigger.vhd(72): object discspe is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 72 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "discspe trigger.vhd(74) " "Error: VHDL error at trigger.vhd(74): object discspe is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 74 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rst_trigger_spe trigger.vhd(71) " "Error: VHDL error at trigger.vhd(71): object rst_trigger_spe is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 71 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rst_trigger_spe trigger.vhd(69) " "Error: VHDL error at trigger.vhd(69): object rst_trigger_spe is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 69 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "discmpe_latch trigger.vhd(81) " "Error: VHDL error at trigger.vhd(81): object discmpe_latch is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 81 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "discmpe_pulse trigger.vhd(82) " "Error: VHDL error at trigger.vhd(82): object discmpe_pulse is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 82 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "discmpe_latch trigger.vhd(84) " "Error: VHDL error at trigger.vhd(84): object discmpe_latch is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 84 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "discmpe_pulse trigger.vhd(85) " "Error: VHDL error at trigger.vhd(85): object discmpe_pulse is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\trigger.vhd" 85 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "we FADC_interface.vhd(38) " "Error: VHDL error at FADC_interface.vhd(38): object we is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 38 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wr_addr FADC_interface.vhd(39) " "Error: VHDL error at FADC_interface.vhd(39): object wr_addr is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 39 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "fadc_busy FADC_interface.vhd(40) " "Error: VHDL error at FADC_interface.vhd(40): object fadc_busy is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 40 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "done FADC_interface.vhd(41) " "Error: VHDL error at FADC_interface.vhd(41): object done is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 41 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "we FADC_interface.vhd(43) " "Error: VHDL error at FADC_interface.vhd(43): object we is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 43 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wr_addr FADC_interface.vhd(44) " "Error: VHDL error at FADC_interface.vhd(44): object wr_addr is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 44 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "fadc_busy FADC_interface.vhd(45) " "Error: VHDL error at FADC_interface.vhd(45): object fadc_busy is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 45 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "done FADC_interface.vhd(46) " "Error: VHDL error at FADC_interface.vhd(46): object done is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 46 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wr_addr FADC_interface.vhd(37) " "Error: VHDL error at FADC_interface.vhd(37): object wr_addr is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 37 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "fadc_busy FADC_interface.vhd(37) " "Error: VHDL error at FADC_interface.vhd(37): object fadc_busy is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 37 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "we FADC_interface.vhd(49) " "Error: VHDL error at FADC_interface.vhd(49): object we is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 49 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wr_addr FADC_interface.vhd(50) " "Error: VHDL error at FADC_interface.vhd(50): object wr_addr is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 50 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "fadc_busy FADC_interface.vhd(51) " "Error: VHDL error at FADC_interface.vhd(51): object fadc_busy is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 51 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "done FADC_interface.vhd(52) " "Error: VHDL error at FADC_interface.vhd(52): object done is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 52 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "trigger FADC_interface.vhd(36) " "Error: VHDL error at FADC_interface.vhd(36): object trigger is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 36 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "localcincidence FADC_interface.vhd(36) " "Error: VHDL error at FADC_interface.vhd(36): object localcincidence is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 36 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wr_data FADC_interface.vhd(57) " "Error: VHDL error at FADC_interface.vhd(57): object wr_data is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 57 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wr_data FADC_interface.vhd(58) " "Error: VHDL error at FADC_interface.vhd(58): object wr_data is used but not declared" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 58 0 0 } }  } 0 }
{  "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\"; expecting \"!\" or \"=>\" FADC_interface.vhd(59) " "Error: VHDL syntax error at FADC_interface.vhd(59) near text \"=\"; expecting \"!\" or \"=>\"" {  } { { "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" "" "" { Text "C:\\cygwin\\home\\thorsten\\build\\dom-fpga\\dom\\FADC_interface.vhd" 59 0 0 } }  } 0 }
{  "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 38 s 0 s " "Error: Quartus II Analysis & Synthesis was unsuccessful. 38 errors, 0 warnings" { { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 25 10:44:36 2003 " "Error: Processing ended: Mon Aug 25 10:44:36 2003" {  } {  } 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Error: Elapsed time: 00:00:24" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "dom.map.rpt " "Info: Writing report file dom.map.rpt" {  } {  } 0 }
