# Analog-and-Digital-VLSI-Design
![Fab_design](https://github.com/Jash-2000/Analog-and-Digital-VLSI-Design/blob/main/Pics/IMG-20201005-WA0010.jpg)

This repository contains the final report of my ADVD final assignment, wherein I designed 4 input PSUEDO NMOS NOR logic for 180nm SCL technology.

The working schematic is as shown below :
## NOR turend OFF
![NOR OFF](https://github.com/Jash-2000/Analog-and-Digital-VLSI-Design/blob/main/Pics/NOR_off.png)

## NOR turned ON
![NOR ON](https://github.com/Jash-2000/Analog-and-Digital-VLSI-Design/blob/main/Pics/NOR_on.png)
