
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 814046                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486796                       # Number of bytes of host memory used
host_op_rate                                   943308                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3451.01                       # Real time elapsed on the host
host_tick_rate                              299421175                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2809276808                       # Number of instructions simulated
sim_ops                                    3255362625                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304676515                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    45                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       885182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1770346                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 151099455                       # Number of branches fetched
system.switch_cpus.committedInsts           809276807                       # Number of instructions committed
system.switch_cpus.committedOps             937353676                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2477948863                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2477948863                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    265962765                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    260060747                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    115002002                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            26608008                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     786584906                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            786584906                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1304153041                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    677346820                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           175869200                       # Number of load instructions
system.switch_cpus.num_mem_refs             306322018                       # number of memory refs
system.switch_cpus.num_store_insts          130452818                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     109769171                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            109769171                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    136767224                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     80423453                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         540731792     57.69%     57.69% # Class of executed instruction
system.switch_cpus.op_class::IntMult         27999451      2.99%     60.67% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     60.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        12266017      1.31%     61.98% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         8115101      0.87%     62.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3339069      0.36%     63.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       11065969      1.18%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     13316227      1.42%     65.81% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1863020      0.20%     66.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       11551242      1.23%     67.24% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           737709      0.08%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           46106      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::MemRead        175869200     18.76%     86.08% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       130452818     13.92%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          937353721                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2886492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          645                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5772984                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            645                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             873748                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       486730                       # Transaction distribution
system.membus.trans_dist::CleanEvict           398434                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11434                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11434                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        873748                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1329282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1326246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2655528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2655528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     87893760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     87710976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    175604736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               175604736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            885182                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  885182    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              885182                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3243497445                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3236749646                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8437400888                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2868204                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1736382                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2035677                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18288                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2868204                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8659476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8659476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    529426432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              529426432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          885567                       # Total snoops (count)
system.tol2bus.snoopTraffic                  62301440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3772059                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000176                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013257                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3771396     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    663      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3772059                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4491753864                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6018335820                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     56715648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          56715648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     31178112                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       31178112                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       443091                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             443091                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       243579                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            243579                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     54887633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             54887633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      30173203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            30173203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      30173203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     54887633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            85060836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    487158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    884465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000590964864                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        27438                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        27438                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1831437                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            460037                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     443091                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    243579                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   886182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  487158                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1717                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            55984                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            49078                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            48074                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            46376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            46660                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            50580                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            47076                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            42080                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            45942                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            55147                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           65188                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           71435                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           71921                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           60647                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           63236                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           65041                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            28326                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            27231                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            26552                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            26922                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            27552                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            30540                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            28378                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            27948                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            27002                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            31784                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           39368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           36322                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           37492                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           27638                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           30168                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           33910                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 20361917276                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4422325000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            36945636026                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23021.73                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41771.73                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  447073                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 229609                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.55                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               47.13                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               886182                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              487158                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 442271                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 442194                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 23971                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 24034                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 27442                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 27451                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 27443                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 27444                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 27443                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 27440                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 27440                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 27440                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 27438                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 27441                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 27442                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 27445                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 27444                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 27438                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 27438                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 27438                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    71                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       694915                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   126.320692                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.715542                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    26.539352                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127        49401      7.11%      7.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191       630023     90.66%     97.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255         2087      0.30%     98.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319        12292      1.77%     99.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383          234      0.03%     99.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447          760      0.11%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511           19      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575           76      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-959            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       694915                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        27438                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     32.234383                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    30.610813                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.246177                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-3              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              6      0.02%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            81      0.30%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          507      1.85%      2.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1578      5.75%      7.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2827     10.30%     18.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         4118     15.01%     33.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         4407     16.06%     49.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         4122     15.02%     64.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         3358     12.24%     76.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         2432      8.86%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1674      6.10%     91.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1057      3.85%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          551      2.01%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          347      1.26%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          180      0.66%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          105      0.38%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           51      0.19%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           21      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            8      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        27438                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        27438                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.753954                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.740680                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.667369                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3408     12.42%     12.42% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              60      0.22%     12.64% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           23877     87.02%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              61      0.22%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              32      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        27438                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              56605760                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 109888                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               31176512                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               56715648                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            31178112                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       54.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       30.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    54.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    30.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.66                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033299964188                       # Total gap between requests
system.mem_ctrls0.avgGap                   1504798.47                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     56605760                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     31176512                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 54781286.958763010800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 30171654.797061614692                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       886182                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       487158                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  36945636026                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23914026872515                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41690.80                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  49088851.82                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   49.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2723952840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1447811475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3559696980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1376430480                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    251996001930                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    184578846240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      527250385065                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       510.256459                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 477313698525                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 521486897990                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2237747400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1189390950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2755383120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1166403780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    234775471440                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    199081819680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      522773861490                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       505.924219                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 515145832620                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 483654763895                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     56587648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          56587648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     31123328                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       31123328                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       442091                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             442091                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       243151                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            243151                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     54763759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             54763759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      30120185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            30120185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      30120185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     54763759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            84883944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    486302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    882361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000626137146                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        27392                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        27392                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1827818                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            459229                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     442091                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    243151                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   884182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  486302                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1821                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            57164                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            48778                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            49602                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            47200                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            46024                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            49347                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            47476                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            40769                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            44275                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            55320                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           64918                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           71919                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           70591                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           60670                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           62506                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           65802                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            29354                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            26222                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            28644                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            26810                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            27844                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            29714                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            28940                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            26118                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            26448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            32300                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           39510                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           35347                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           34378                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           27902                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           30976                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           35770                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 20216048203                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4411805000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            36760316953                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22911.31                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41661.31                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  446086                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 229298                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.56                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               47.15                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               884182                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              486302                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 441226                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 441135                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 23919                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 23968                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 27398                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 27408                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 27399                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 27395                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 27394                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 27394                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 27393                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 27398                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 27398                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 27395                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 27396                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 27401                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 27399                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 27392                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 27392                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 27392                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    56                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       693253                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   126.350270                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   123.725257                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    26.812623                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        49330      7.12%      7.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       630533     90.95%     98.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        12438      1.79%     99.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          802      0.12%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          128      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       693253                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        27392                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     32.211558                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    30.565177                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.351433                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              3      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            92      0.34%      0.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          509      1.86%      2.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1575      5.75%      7.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         2989     10.91%     18.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         3993     14.58%     33.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         4462     16.29%     49.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         4041     14.75%     64.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3265     11.92%     76.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         2435      8.89%     85.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         1712      6.25%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          963      3.52%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          622      2.27%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          328      1.20%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          198      0.72%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           96      0.35%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           57      0.21%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           26      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           19      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        27392                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        27392                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.752519                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.739172                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.669223                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3426     12.51%     12.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              48      0.18%     12.68% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           23833     87.01%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              49      0.18%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              36      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        27392                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              56471104                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 116544                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               31121728                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               56587648                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            31123328                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       54.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       30.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    54.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    30.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.66                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033298384175                       # Total gap between requests
system.mem_ctrls1.avgGap                   1507932.07                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     56471104                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     31121728                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 54650971.086725972593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 30118636.552544645965                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       884182                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       486302                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  36760316953                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23913046168545                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     41575.51                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  49173242.49                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2712214680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1441572495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3541447140                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1370933820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    250650593310                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    185713541760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      526997948325                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       510.012158                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 480268184779                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 518532411736                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2237618880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1189322640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2758610400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1167432120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    234302654160                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    199479288480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      522702571800                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       505.855227                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 516185129066                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 482615467449                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2001310                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2001310                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2001310                       # number of overall hits
system.l2.overall_hits::total                 2001310                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       885182                       # number of demand (read+write) misses
system.l2.demand_misses::total                 885182                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       885182                       # number of overall misses
system.l2.overall_misses::total                885182                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  81855771438                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      81855771438                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  81855771438                       # number of overall miss cycles
system.l2.overall_miss_latency::total     81855771438                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2886492                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2886492                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2886492                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2886492                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.306664                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.306664                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.306664                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.306664                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 92473.379981                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92473.379981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92473.379981                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92473.379981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              486730                       # number of writebacks
system.l2.writebacks::total                    486730                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       885182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            885182                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       885182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           885182                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  74283600617                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  74283600617                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  74283600617                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  74283600617                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.306664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.306664                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.306664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.306664                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83919.013962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83919.013962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83919.013962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83919.013962                       # average overall mshr miss latency
system.l2.replacements                         885567                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1249652                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1249652                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1249652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1249652                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          242                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           242                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6854                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        11434                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11434                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1060522740                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1060522740                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        18288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18288                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.625219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.625219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92751.682701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92751.682701                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    962729715                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    962729715                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.625219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.625219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84198.855606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84198.855606                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1994456                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1994456                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       873748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          873748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  80795248698                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  80795248698                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2868204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2868204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.304632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.304632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92469.738069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92469.738069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       873748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       873748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  73320870902                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  73320870902                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.304632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.304632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83915.351912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83915.351912                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     9000218                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    889663                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.116435                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.030794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       247.124770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3842.844436                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.060333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.938194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          609                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  93253023                       # Number of tag accesses
system.l2.tags.data_accesses                 93253023                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695323485                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304676515                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    809276853                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2809481247                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204394                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    809276853                       # number of overall hits
system.cpu.icache.overall_hits::total      2809481247                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          864                       # number of overall misses
system.cpu.icache.overall_misses::total           864                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    809276853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2809482111                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    809276853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2809482111                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    809276853                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2809481247                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           864                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    809276853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2809482111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2809482111                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3251715.406250                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.943781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      109569803193                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     109569803193                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    716478634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    290987330                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1007465964                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    716478634                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    290987330                       # number of overall hits
system.cpu.dcache.overall_hits::total      1007465964                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7227019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2886458                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10113477                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7227019                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2886458                       # number of overall misses
system.cpu.dcache.overall_misses::total      10113477                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 105457378881                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 105457378881                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 105457378881                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 105457378881                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723705653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    293873788                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1017579441                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723705653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    293873788                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1017579441                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009822                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009939                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009822                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009939                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 36535.220288                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10427.410759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 36535.220288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10427.410759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4810791                       # number of writebacks
system.cpu.dcache.writebacks::total           4810791                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2886458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2886458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2886458                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2886458                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 103050072909                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 103050072909                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 103050072909                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 103050072909                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002837                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009822                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002837                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 35701.220288                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35701.220288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 35701.220288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35701.220288                       # average overall mshr miss latency
system.cpu.dcache.replacements               10113354                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    410224979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    167192459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       577417438                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6782974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2868170                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9651144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 104298288183                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 104298288183                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    417007953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    170060629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    587068582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016866                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36364.053798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10806.831624                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2868170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2868170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 101906234403                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 101906234403                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004886                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35530.053798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35530.053798                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306253655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    123794871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      430048526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        18288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       462333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1159090698                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1159090698                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    123813159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    430510859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000148                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 63379.850066                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2507.047297                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        18288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1143838506                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1143838506                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 62545.850066                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62545.850066                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027681                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      6639625                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22667306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           34                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       379053                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       379053                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      6639659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22667439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11148.617647                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2850.022556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           34                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       350697                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       350697                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10314.617647                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10314.617647                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027780                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      6639659                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22667439                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027780                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      6639659                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22667439                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1062914319                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10113610                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.097420                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   143.297776                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   112.701544                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.559757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.440240                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       34023371818                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      34023371818                       # Number of data accesses

---------- End Simulation Statistics   ----------
