#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Feb  1 15:27:19 2019
# Process ID: 9112
# Current directory: D:/Projects/zedboard_cortex_m1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9684 D:\Projects\zedboard_cortex_m1\m1_for_arty_a7.xpr
# Log file: D:/Projects/zedboard_cortex_m1/vivado.log
# Journal file: D:/Projects/zedboard_cortex_m1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m1_for_arty_a7_i/ila_0"}]]
open_bd_design {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/m1_for_arty_a7.bd}
delete_bd_objs [get_bd_nets xlconstant_2_dout]
delete_bd_objs [get_bd_cells xlconstant_2]
launch_sdk -workspace D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.sdk -hwspec D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.sdk/m1_for_arty_a7_wrapper.hdf
open_bd_design {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/m1_for_arty_a7.bd}
delete_bd_objs [get_bd_nets xlconstant_3_dout]
delete_bd_objs [get_bd_cells xlconstant_3]
connect_bd_net [get_bd_pins axi_uartlite_0/tx] [get_bd_pins xlconcat_1/In0]
startgroup
set_property -dict [list CONFIG.IN0_WIDTH {1}] [get_bd_cells xlconcat_1]
endgroup
reset_target all [get_files  D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/m1_for_arty_a7.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/m1_for_arty_a7.bd] -sync -no_script -force -quiet
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
import_files -norecurse {C:/Users/Andreas/Downloads/FailsafeECU-master/Design/Hardware/BusMonitor/src/vhdl/top.vhd C:/Users/Andreas/Downloads/FailsafeECU-master/Design/Hardware/BusMonitor/src/vhdl/bus_monitor_timeout.vhd C:/Users/Andreas/Downloads/FailsafeECU-master/Design/Hardware/BusMonitor/src/vhdl/uart_rx.vhd C:/Users/Andreas/Downloads/FailsafeECU-master/Design/Hardware/BusMonitor/src/vhdl/bus_monitor_error.vhd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.IN0_WIDTH {4}] [get_bd_cells xlconcat_1]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_target all [get_files  D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/m1_for_arty_a7.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/m1_for_arty_a7.bd] -sync -no_script -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
create_bd_cell -type module -reference top top_0
set_property location {5.5 1751 588} [get_bd_cells top_0]
copy_bd_objs /  [get_bd_cells {xlconstant_0}]
set_property location {5 1539 602} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins top_0/EN]
connect_bd_net [get_bd_ports reset_0] [get_bd_pins top_0/RST]
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins top_0/CLK]
connect_bd_net [get_bd_pins axi_uartlite_0/tx] [get_bd_pins top_0/UART_TX_INT]
connect_bd_net [get_bd_pins top_0/UART_RX_INT] [get_bd_pins axi_uartlite_0/rx]
save_bd_design
update_compile_order -fileset sources_1
startgroup
make_bd_pins_external  [get_bd_pins top_0/UART_RX_EXT]
endgroup
set_property name UART_RX [get_bd_ports UART_RX_EXT_0]
set_property location {1181 675} [get_bd_ports UART_RX]
undo
set_property location {1595 661} [get_bd_ports UART_RX]
set_property location {1632 908} [get_bd_ports UART_RX]
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m1_for_arty_a7_i/ila_0"}]]
open_bd_design {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/m1_for_arty_a7.bd}
startgroup
set_property -dict [list CONFIG.IN3_WIDTH.VALUE_SRC USER CONFIG.IN4_WIDTH.VALUE_SRC USER CONFIG.IN2_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.NUM_PORTS {5} CONFIG.IN0_WIDTH {1} CONFIG.IN1_WIDTH {1} CONFIG.IN4_WIDTH {4}] [get_bd_cells xlconcat_1]
endgroup
delete_bd_objs [get_bd_nets axi_gpio_2_gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins xlconcat_1/In4]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {4} CONFIG.IN2_WIDTH {2} CONFIG.IN3_WIDTH {4}] [get_bd_cells xlconcat_1]
delete_bd_objs [get_bd_nets axi_gpio_2_gpio_io_o]
endgroup
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins xlconcat_1/In3]
connect_bd_net [get_bd_pins top_0/RECFG] [get_bd_pins xlconcat_1/In2]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {1} CONFIG.CONST_VAL {1}] [get_bd_cells xlconstant_2]
endgroup
connect_bd_net [get_bd_pins top_0/UART_TX_EXT] [get_bd_pins xlconcat_1/In1]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {5} CONFIG.IN2_WIDTH {1} CONFIG.IN3_WIDTH {1}] [get_bd_cells xlconcat_1]
endgroup
delete_bd_objs [get_bd_nets axi_gpio_2_gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins xlconcat_1/In4]
delete_bd_objs [get_bd_nets top_0_RECFG]
connect_bd_net [get_bd_ports UART_RX] [get_bd_pins xlconcat_1/In2]
copy_bd_objs /  [get_bd_cells {invert_singleValue_0}]
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
connect_bd_net [get_bd_pins axi_uartlite_0/tx] [get_bd_pins top_0/UART_TX_INT]
connect_bd_net [get_bd_pins axi_uartlite_0/tx] [get_bd_pins invert_singleValue_1/i_signal]
connect_bd_net [get_bd_pins invert_singleValue_1/o_signal] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins top_0/RECFG] [get_bd_pins xlconcat_1/In3]
save_bd_design
open_bd_design {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/m1_for_arty_a7.bd}
reset_target all [get_files  D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/m1_for_arty_a7.bd]
export_ip_user_files -of_objects  [get_files  D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/m1_for_arty_a7.bd] -sync -no_script -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"m1_for_arty_a7_i/ila_0"}]]
open_bd_design {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/m1_for_arty_a7.bd}
set_property name UART_RX [get_bd_nets UART_RX_EXT_0_1]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.runs/impl_1/m1_for_arty_a7_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/Projects/zedboard_cortex_m1/m1_for_arty_a7.srcs/sources_1/bd/block_diagram/m1_for_arty_a7.bd}
delete_bd_objs [get_bd_ports UART_RX]
undo
undo
undo
undo
redo
redo
redo
redo
undo
open_run impl_1
save_bd_design
