// Seed: 1039492294
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2
);
  assign id_0 = 1;
  localparam id_4 = 1'h0;
  and primCall (id_0, id_1, id_2, id_4, id_5);
  wire id_5;
  module_2 modCall_1 ();
  parameter id_6 = id_6;
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input wor id_2,
    input wire id_3,
    input logic id_4,
    output wor id_5
);
  module_0 modCall_1 (
      id_5,
      id_2,
      id_2
  );
  always #id_7 id_1 <= id_4;
endmodule
module module_2;
  tri id_2;
  wire id_4, id_5;
  assign id_3 = 1;
  initial id_1 = id_1 && id_2;
  assign id_2 = -1;
endmodule
