Analysis & Synthesis Status : Successful - Mon Aug 21 16:00:10 2023
Quartus Prime Version : 22.1std.2 Build 922 07/20/2023 SC Lite Edition
Revision Name : Verilog_Ld_Lab
Top-level Entity Name : Verilog_Ld_Lab
Family : MAX 10
Total logic elements : 1
    Total combinational functions : 1
    Dedicated logic registers : 0
Total registers : 0
Total pins : 5
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
