<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="nrvgap.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="counter2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="debouncer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="debouncer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="debouncer.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/user_logic_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/user_logic_synthesis.v"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="nrvgap.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="nrvgap.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nrvgap.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="nrvgap.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="nrvgap.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="nrvgap.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nrvgap_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="nrvgap_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="nrvgap_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="nrvgap_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="user_logic.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="user_logic.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="user_logic.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="user_logic.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="user_logic.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="user_logic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="user_logic.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="user_logic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="user_logic.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="user_logic.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="user_logic.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="user_logic.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="user_logic.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="user_logic.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="user_logic.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="user_logic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="user_logic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="user_logic.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="user_logic.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="user_logic.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="user_logic.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="user_logic.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="user_logic.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="user_logic_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="user_logic_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="user_logic_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="user_logic_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="user_logic_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="user_logic_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="user_logic_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="user_logic_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="user_logic_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="user_logic_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="user_logic_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="user_logic_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="user_logic_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="user_logic_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="user_logic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgacore.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="vgacore.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="vgacore.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1668614393" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1668614393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668614673" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4951509887718048538" xil_pn:start_ts="1668614673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668614673" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9024891187569518434" xil_pn:start_ts="1668614673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668614673" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1668614673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668614673" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6603751698967497826" xil_pn:start_ts="1668614673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668614673" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1668614673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668614673" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7869158348971182636" xil_pn:start_ts="1668614673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668614679" xil_pn:in_ck="4106842428835851676" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-4366701326846515806" xil_pn:start_ts="1668614673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="user_logic.lso"/>
      <outfile xil_pn:name="user_logic.ngc"/>
      <outfile xil_pn:name="user_logic.ngr"/>
      <outfile xil_pn:name="user_logic.prj"/>
      <outfile xil_pn:name="user_logic.stx"/>
      <outfile xil_pn:name="user_logic.syr"/>
      <outfile xil_pn:name="user_logic.xst"/>
      <outfile xil_pn:name="user_logic_vhdl.prj"/>
      <outfile xil_pn:name="user_logic_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1668615880" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5951151244454902259" xil_pn:start_ts="1668615880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668616535" xil_pn:in_ck="-4015236469118095470" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3374740443421331776" xil_pn:start_ts="1668616531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="user_logic.bld"/>
      <outfile xil_pn:name="user_logic.ngd"/>
      <outfile xil_pn:name="user_logic_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1668616540" xil_pn:in_ck="-4015236469118095469" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1502724157172790344" xil_pn:start_ts="1668616535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="user_logic.pcf"/>
      <outfile xil_pn:name="user_logic_map.map"/>
      <outfile xil_pn:name="user_logic_map.mrp"/>
      <outfile xil_pn:name="user_logic_map.ncd"/>
      <outfile xil_pn:name="user_logic_map.ngm"/>
      <outfile xil_pn:name="user_logic_map.xrpt"/>
      <outfile xil_pn:name="user_logic_summary.xml"/>
      <outfile xil_pn:name="user_logic_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1668616549" xil_pn:in_ck="-2967223898996862932" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5592077876867041805" xil_pn:start_ts="1668616540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="user_logic.ncd"/>
      <outfile xil_pn:name="user_logic.pad"/>
      <outfile xil_pn:name="user_logic.par"/>
      <outfile xil_pn:name="user_logic.ptwx"/>
      <outfile xil_pn:name="user_logic.unroutes"/>
      <outfile xil_pn:name="user_logic.xpi"/>
      <outfile xil_pn:name="user_logic_pad.csv"/>
      <outfile xil_pn:name="user_logic_pad.txt"/>
      <outfile xil_pn:name="user_logic_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1668616554" xil_pn:in_ck="-4015236469118095601" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1668616549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="user_logic.bgn"/>
      <outfile xil_pn:name="user_logic.bit"/>
      <outfile xil_pn:name="user_logic.drc"/>
      <outfile xil_pn:name="user_logic.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1668616549" xil_pn:in_ck="-4015236469118095601" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1668616547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="user_logic.twr"/>
      <outfile xil_pn:name="user_logic.twx"/>
    </transform>
    <transform xil_pn:end_ts="1668615882" xil_pn:in_ck="-4015236469118095470" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="2356910151007339264" xil_pn:start_ts="1668615880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/user_logic_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/user_logic_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
