;redcode
;assert 1
	SPL 0, <402
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @121, 100
	SUB #0, @-106
	CMP @121, 100
	JMN 0, -6
	SUB #0, 0
	SUB #0, 0
	SUB #0, 0
	CMP @121, 100
	SUB -1, <-20
	SUB @121, 106
	JMN 0, -6
	CMP -1, <-20
	JMP -710, 651
	CMP -1, <-20
	CMP -1, <-20
	MOV 100, 9
	CMP @127, 106
	CMP #121, 100
	CMP @121, 100
	CMP #121, 100
	JMP 0, 91
	JMP 100, 9
	JMP 0, 91
	JMP 100, 9
	CMP 0, @2
	SUB #0, 0
	JMP 0, 91
	JMP 0, 91
	SUB #0, @-106
	SLT -0, 503
	SUB #0, @-106
	DJN -1, @-20
	CMP -0, 301
	JMP @100, 511
	DJN -1, @-20
	JMP @100, 511
	SUB -1, <-20
	JMP 210, 6
	SLT #0, 0
	JMP 210, 6
	JMN -1, @-20
	SUB 0, 91
	ADD 210, 0
	ADD 210, 0
	SUB #121, 100
	SUB #121, 100
