Partition Merge report for Computer_Integration_HW_test
Sat Jun 04 16:33:50 2016
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Sat Jun 04 16:33:50 2016           ;
; Quartus Prime Version           ; 15.1.1 Build 189 12/02/2015 SJ Standard Edition ;
; Revision Name                   ; Computer_Integration_HW_test                    ;
; Top-level Entity Name           ; computer_integration_HW_test                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 9,175 / 32,070 ( 29 % )                         ;
; Total registers                 ; 14580                                           ;
; Total pins                      ; 67 / 457 ( 15 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 180,480 / 4,065,280 ( 4 % )                     ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 97.53% (11421 / 11710)         ; 94.76% (11096 / 11710)        ;       ;
; sld_hub:auto_hub               ; Engaged                ; 96.14% (299 / 311)             ; 62.70% (195 / 311)            ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 43.22% (6807 / 15750)          ; 34.66% (5459 / 15750)         ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (23 / 23)              ; 100.00% (23 / 23)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                ; Number of Changed Nodes ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |computer_integration_HW_test|computer_integration:Computer|dataForwarding:DF_HAZ_CONTROL                                                                                                                                                                                                                             ; 159                     ;
; |computer_integration_HW_test|computer_integration:Computer|alu:Arithmetic                                                                                                                                                                                                                                            ; 66                      ;
; |computer_integration_HW_test                                                                                                                                                                                                                                                                                         ; 64                      ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub              ; 28                      ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                        ; 3136                    ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; 1792                    ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; 1346                    ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b884:auto_generated                                                                                                                                            ; 962                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; 452                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; 200                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated                                                        ; 42                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; 29                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; 10                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1 ; 3                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This list only includes the top 50 out of 457 changed logic entities


+---------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                       ;
+---------------------------------+---------------------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                                      ; Previous Value ; Current Value      ;
+---------------------------------+---------------------------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[0]  ; --             ; acq_trigger_in[39] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[0]  ; --             ; acq_data_in[39]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[10] ; --             ; acq_trigger_in[40] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[10] ; --             ; acq_data_in[40]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[11] ; --             ; acq_trigger_in[41] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[11] ; --             ; acq_data_in[41]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[12] ; --             ; acq_trigger_in[42] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[12] ; --             ; acq_data_in[42]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[13] ; --             ; acq_trigger_in[43] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[13] ; --             ; acq_data_in[43]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[14] ; --             ; acq_trigger_in[44] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[14] ; --             ; acq_data_in[44]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[15] ; --             ; acq_trigger_in[45] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[15] ; --             ; acq_data_in[45]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[16] ; --             ; acq_trigger_in[46] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[16] ; --             ; acq_data_in[46]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[17] ; --             ; acq_trigger_in[47] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[17] ; --             ; acq_data_in[47]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[18] ; --             ; acq_trigger_in[48] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[18] ; --             ; acq_data_in[48]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[19] ; --             ; acq_trigger_in[49] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[19] ; --             ; acq_data_in[49]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[1]  ; --             ; acq_trigger_in[50] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[1]  ; --             ; acq_data_in[50]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[20] ; --             ; acq_trigger_in[51] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[20] ; --             ; acq_data_in[51]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[21] ; --             ; acq_trigger_in[52] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[21] ; --             ; acq_data_in[52]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[22] ; --             ; acq_trigger_in[53] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[22] ; --             ; acq_data_in[53]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[23] ; --             ; acq_trigger_in[54] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[23] ; --             ; acq_data_in[54]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[24] ; --             ; acq_trigger_in[55] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[24] ; --             ; acq_data_in[55]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[25] ; --             ; acq_trigger_in[56] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[25] ; --             ; acq_data_in[56]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[26] ; --             ; acq_trigger_in[57] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[26] ; --             ; acq_data_in[57]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[27] ; --             ; acq_trigger_in[58] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[27] ; --             ; acq_data_in[58]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[28] ; --             ; acq_trigger_in[59] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[28] ; --             ; acq_data_in[59]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[29] ; --             ; acq_trigger_in[60] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[29] ; --             ; acq_data_in[60]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[2]  ; --             ; acq_trigger_in[61] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[2]  ; --             ; acq_data_in[61]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[30] ; --             ; acq_trigger_in[62] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[30] ; --             ; acq_data_in[62]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[31] ; --             ; acq_trigger_in[63] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; computer_integration:Computer|alu0_data[31] ; --             ; acq_data_in[63]    ;
+---------------------------------+---------------------------------------------+----------------+--------------------+
This list only includes the top 50 out of 1815 changed assignments


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                       ; Details                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[0]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[0]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[1]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[1]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[2]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[2]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[3]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[3]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[4]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[4]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[5]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[5]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[6]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|counter[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|counter[6]                                                                    ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[0]~50                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[0]~50                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[10]~94                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[10]~94                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[11]~138                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[11]~138                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[12]~182                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[12]~182                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[14]~227                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[14]~227                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[16]~271                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[16]~271                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[17]~315                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[17]~315                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[19]~358                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[19]~358                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[1]~402                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[1]~402                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[21]~446                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[21]~446                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[24]~490                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[24]~490                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[26]~535                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[26]~535                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[27]~580                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[27]~580                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[28]~625                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[28]~625                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[29]~670                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[29]~670                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[2]~715                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[2]~715                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[31]~760                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[31]~760                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[3]~804                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[3]~804                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[4]~848                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[4]~848                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[5]~891                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[5]~891                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[6]~934                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[6]~934                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[7]~976                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[7]~976                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[8]~1018                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[8]~1018                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[9]~1060                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|Program_Control:PC_InstrMem|instruction[9]~1060                                                           ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu0_data[0]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[0]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[10]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[10]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[11]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[11]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[12]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[12]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[13]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[13]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[14]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[14]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[15]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[15]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[16]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[16]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[17]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[17]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[18]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[18]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[19]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[19]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[1]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[1]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[20]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[20]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[21]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[21]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[22]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[22]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[23]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[23]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[24]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[24]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[25]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[25]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[26]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[26]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[27]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[27]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[28]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[28]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[29]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[29]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[2]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[2]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[30]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[30]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[31]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[31]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[3]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[3]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[4]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[4]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[5]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[5]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[6]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[6]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[7]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[7]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[8]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[8]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[9]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu0_data[9]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[0]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[0]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[10]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[10]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[11]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[11]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[12]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[12]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[13]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[13]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[14]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[14]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[15]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[15]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[16]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[16]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[17]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[17]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[18]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[18]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[19]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[19]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[1]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[1]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[20]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[20]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[21]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[21]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[22]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[22]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[23]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[23]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[24]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[24]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[25]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[25]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[26]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[26]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[27]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[27]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[28]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[28]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[29]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[29]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[2]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[2]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[30]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[30]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[31]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[31]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[3]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[3]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[4]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[4]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[5]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[5]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[6]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[6]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[7]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[7]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[8]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[8]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[9]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu1_data[9]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu:Arithmetic|operand0[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[0]~32                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[0]~32                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[10]~33                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[10]~33                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[11]~34                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[11]~34                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[12]~35                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[12]~35                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[13]~36                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[13]~36                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[14]~37                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[14]~37                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[15]~38                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[15]~38                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[16]~39                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[16]~39                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[17]~40                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[17]~40                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[18]~41                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[18]~41                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[19]~42                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[19]~42                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[1]~43                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[1]~43                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[20]~44                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[20]~44                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[21]~45                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[21]~45                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[22]~46                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[22]~46                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[23]~47                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[23]~47                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[24]~48                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[24]~48                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[25]~49                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[25]~49                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[26]~50                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[26]~50                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[27]~51                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[27]~51                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[28]~52                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[28]~52                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[29]~53                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[29]~53                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[2]~54                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[2]~54                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[30]~55                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[30]~55                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[31]~56                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[31]~56                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[3]~57                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[3]~57                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[4]~58                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[4]~58                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[5]~59                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[5]~59                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[6]~60                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[6]~60                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[7]~61                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[7]~61                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[8]~62                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[8]~62                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[9]~63                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand0[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand0[9]~63                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[0]~56                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[0]~56                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[10]~57                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[10]~57                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[11]~58                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[11]~58                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[12]~59                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[12]~59                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[13]~60                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[13]~60                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[14]~61                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[14]~61                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[15]~62                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[15]~62                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[16]~63                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[16]~63                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[17]~64                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[17]~64                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[18]~65                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[18]~65                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[19]~66                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[19]~66                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[1]~67                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[1]~67                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[20]~68                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[20]~68                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[21]~69                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[21]~69                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[22]~70                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[22]~70                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[23]~71                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[23]~71                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[24]~72                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[24]~72                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[25]~73                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[25]~73                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[26]~74                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[26]~74                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[27]~75                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[27]~75                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[28]~76                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[28]~76                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[29]~77                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[29]~77                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[2]~78                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[2]~78                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[30]~79                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[30]~79                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[31]~80                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[31]~80                                                                            ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[3]~81                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[3]~81                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[4]~82                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[4]~82                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[5]~83                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[5]~83                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[6]~84                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[6]~84                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[7]~85                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[7]~85                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[8]~86                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[8]~86                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[9]~87                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu:Arithmetic|operand1[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|alu:Arithmetic|operand1[9]~87                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|alu_data_exmem[0]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[0]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[10]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[10]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[11]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[11]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[12]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[12]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[13]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[13]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[14]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[14]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[15]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[15]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[16]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[16]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[17]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[17]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[18]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[18]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[19]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[19]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[1]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[1]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[20]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[20]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[21]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[21]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[22]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[22]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[23]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[23]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[24]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[24]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[25]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[25]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[26]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[26]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[27]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[27]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[28]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[28]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[29]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[29]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[2]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[2]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[30]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[30]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[31]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[31]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[3]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[3]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[4]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[4]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[5]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[5]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[6]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[6]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[7]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[7]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[8]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[8]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[9]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_exmem[9]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[0]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[0]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[10]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[10]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[11]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[11]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[12]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[12]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[13]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[13]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[14]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[14]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[15]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[15]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[16]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[16]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[17]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[17]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[18]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[18]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[19]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[19]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[1]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[1]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[20]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[20]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[21]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[21]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[22]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[22]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[23]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[23]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[24]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[24]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[25]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[25]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[26]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[26]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[27]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[27]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[28]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[28]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[29]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[29]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[2]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[2]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[30]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[30]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[31]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[31]                                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[3]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[3]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[4]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[4]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[5]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[5]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[6]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[6]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[7]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[7]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[8]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[8]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[9]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_data_memwb[9]                                                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[0]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[0]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[10]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[10]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[11]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[11]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[12]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[12]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[13]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[13]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[14]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[14]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[15]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[15]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[16]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[16]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[17]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[17]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[18]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[18]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[19]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[19]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[1]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[1]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[20]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[20]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[21]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[21]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[22]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[22]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[23]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[23]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[24]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[24]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[25]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[25]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[26]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[26]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[27]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[27]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[28]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[28]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[29]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[29]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[2]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[2]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[30]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[30]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[31]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[31]                                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[3]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[3]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[4]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[4]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[5]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[5]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[6]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[6]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[7]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[7]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[8]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[8]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[9]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|alu_result[9]                                                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[0].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[0].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[10].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[10].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[11].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[11].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[12].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[12].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[13].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[13].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[14].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[14].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[15].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[15].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[16].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[16].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[17].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[17].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[18].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[18].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[19].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[19].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[1].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[1].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[20].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[20].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[21].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[21].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[22].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[22].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[23].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[23].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[24].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[24].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[25].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[25].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[26].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[26].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[27].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[27].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[28].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[28].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[29].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[29].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[2].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[2].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[30].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[30].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[31].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[31].FF|q ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[3].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[3].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[4].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[4].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[5].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[5].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[6].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[6].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[7].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[7].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[8].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[8].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[9].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[10].F_REG|Q[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[10].F_REG|d_flipflop:REGISTER[9].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[0].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[0].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[10].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[10].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[11].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[11].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[12].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[12].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[13].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[13].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[14].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[14].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[15].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[15].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[16].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[16].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[17].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[17].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[18].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[18].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[19].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[19].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[1].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[1].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[20].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[20].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[21].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[21].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[22].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[22].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[23].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[23].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[24].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[24].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[25].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[25].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[26].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[26].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[27].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[27].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[28].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[28].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[29].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[29].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[2].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[2].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[30].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[30].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[31].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[31].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[3].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[3].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[4].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[4].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[5].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[5].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[6].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[6].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[7].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[7].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[8].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[8].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[9].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[8].F_REG|Q[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[8].F_REG|d_flipflop:REGISTER[9].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[0].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[0].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[10].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[10].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[11].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[11].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[12].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[12].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[13].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[13].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[14].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[14].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[15].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[15].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[16].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[16].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[17].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[17].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[18].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[18].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[19].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[19].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[1].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[1].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[20].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[20].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[21].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[21].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[22].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[22].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[23].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[23].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[24].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[24].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[25].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[25].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[26].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[26].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[27].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[27].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[28].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[28].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[29].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[29].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[2].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[2].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[30].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[30].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[31].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[31].FF|q  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[3].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[3].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[4].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[4].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[5].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[5].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[6].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[6].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[7].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[7].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[8].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[8].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[9].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|file_register:General_Registers|register_32bit:FILE_REGISTER[9].F_REG|Q[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|file_register:General_Registers|synch_register_32bit:FILE_REGISTER[9].F_REG|d_flipflop:REGISTER[9].FF|q   ; N/A                                                                                                                                                 ;
; computer_integration:Computer|instruction_exmem[0]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[0]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[10]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[10]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[11]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[11]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[12]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[12]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[13]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[13]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[14]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[14]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[15]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[15]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[16]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[16]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[17]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[17]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[18]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[18]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[19]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[19]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[1]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[1]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[20]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[20]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[21]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[21]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[22]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[22]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[23]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[23]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[24]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[24]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[25]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[25]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[26]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[26]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[27]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[27]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[28]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[28]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[29]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[29]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[2]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[2]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[30]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[30]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[31]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[31]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[3]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[3]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[4]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[4]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[5]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[5]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[6]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[6]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[7]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[7]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[8]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[8]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[9]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_exmem[9]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[0]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[0]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[10]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[10]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[11]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[11]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[12]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[12]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[13]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[13]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[14]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[14]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[15]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[15]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[16]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[16]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[17]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[17]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[18]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[18]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[19]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[19]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[1]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[1]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[20]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[20]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[21]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[21]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[22]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[22]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[23]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[23]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[24]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[24]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[25]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[25]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[26]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[26]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[27]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[27]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[28]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[28]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[29]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[29]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[2]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[2]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[30]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[30]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[31]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[31]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[3]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[3]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[4]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[4]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[5]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[5]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[6]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[6]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[7]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[7]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[8]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[8]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[9]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_idex[9]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[0]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[0]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[10]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[10]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[11]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[11]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[12]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[12]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[13]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[13]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[14]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[14]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[15]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[15]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[16]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[16]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[17]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[17]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[18]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[18]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[19]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[19]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[1]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[1]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[20]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[20]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[21]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[21]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[22]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[22]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[23]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[23]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[24]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[24]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[25]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[25]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[26]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[26]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[27]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[27]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[28]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[28]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[29]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[29]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[2]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[2]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[30]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[30]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[31]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[31]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[3]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[3]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[4]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[4]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[5]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[5]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[6]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[6]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[7]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[7]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[8]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[8]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[9]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_ifid[9]                                                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[0]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[0]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[10]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[10]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[11]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[11]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[12]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[12]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[13]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[13]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[14]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[14]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[15]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[15]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[16]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[16]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[17]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[17]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[18]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[18]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[19]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[19]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[1]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[1]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[20]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[20]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[21]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[21]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[22]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[22]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[23]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[23]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[24]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[24]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[25]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[25]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[26]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[26]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[27]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[27]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[28]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[28]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[29]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[29]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[2]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[2]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[30]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[30]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[31]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[31]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[3]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[3]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[4]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[4]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[5]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[5]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[6]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[6]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[7]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[7]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[8]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[8]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[9]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|instruction_memwb[9]                                                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[0]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[0]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[10]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[10]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[11]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[11]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[12]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[12]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[13]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[13]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[14]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[14]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[15]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[15]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[16]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[16]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[17]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[17]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[18]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[18]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[19]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[19]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[1]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[1]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[20]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[20]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[21]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[21]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[22]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[22]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[23]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[23]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[24]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[24]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[25]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[25]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[26]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[26]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[27]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[27]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[28]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[28]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[29]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[29]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[2]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[2]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[30]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[30]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[31]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[31]                                                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[3]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[3]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[4]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[4]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[5]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[5]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[6]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[6]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[7]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[7]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[8]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[8]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[9]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data[9]                                                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[0]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[0]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[10]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[10]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[11]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[11]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[12]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[12]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[13]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[13]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[14]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[14]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[15]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[15]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[16]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[16]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[17]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[17]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[18]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[18]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[19]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[19]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[1]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[1]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[20]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[20]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[21]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[21]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[22]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[22]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[23]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[23]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[24]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[24]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[25]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[25]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[26]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[26]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[27]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[27]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[28]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[28]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[29]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[29]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[2]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[2]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[30]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[30]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[31]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[31]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[3]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[3]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[4]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[4]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[5]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[5]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[6]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[6]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[7]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[7]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[8]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[8]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[9]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_exmem[9]                                                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[0]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[0]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[10]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[10]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[11]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[11]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[12]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[12]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[13]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[13]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[14]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[14]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[15]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[15]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[16]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[16]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[17]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[17]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[18]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[18]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[19]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[19]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[1]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[1]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[20]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[20]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[21]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[21]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[22]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[22]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[23]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[23]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[24]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[24]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[25]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[25]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[26]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[26]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[27]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[27]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[28]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[28]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[29]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[29]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[2]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[2]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[30]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[30]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[31]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[31]                                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[3]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[3]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[4]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[4]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[5]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[5]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[6]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[6]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[7]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[7]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[8]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[8]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[9]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|mem_data_fwd_memory[9]                                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; computer_integration:Computer|sram:Memory|memory[0][0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][0]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][0]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][10]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][10]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][11]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][11]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][12]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][12]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][13]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][13]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][14]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][14]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][15]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][15]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][1]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][1]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][2]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][2]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][3]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][3]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][4]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][4]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][5]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][5]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][6]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][6]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][7]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][7]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][8]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][8]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][9]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[0][9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[0][9]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][0]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][0]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][10]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][10]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][11]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][11]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][12]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][12]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][13]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][13]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][14]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][14]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][15]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][15]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][1]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][1]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][2]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][2]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][3]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][3]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][4]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][4]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][5]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][5]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][6]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][6]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][7]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][7]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][8]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][8]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][9]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[1][9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[1][9]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][0]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][0]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][10]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][10]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][11]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][11]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][12]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][12]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][13]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][13]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][14]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][14]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][15]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][15]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][1]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][1]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][2]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][2]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][3]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][3]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][4]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][4]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][5]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][5]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][6]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][6]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][7]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][7]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][8]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][8]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][9]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[2][9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[2][9]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][0]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][0]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][10]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][10]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][11]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][11]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][12]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][12]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][13]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][13]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][14]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][14]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][15]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][15]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][1]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][1]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][2]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][2]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][3]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][3]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][4]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][4]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][5]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][5]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][6]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][6]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][7]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][7]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][8]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][8]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][9]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[3][9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[3][9]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][0]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][0]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][0]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][10]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][10]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][10]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][11]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][11]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][11]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][12]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][12]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][12]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][13]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][13]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][13]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][14]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][14]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][14]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][15]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][15]                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][15]                                                                                 ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][1]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][1]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][1]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][2]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][2]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][2]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][3]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][3]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][3]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][4]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][4]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][4]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][5]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][5]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][5]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][6]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][6]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][6]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][7]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][7]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][7]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][8]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][8]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][8]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][9]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|sram:Memory|memory[4][9]                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration:Computer|sram:Memory|memory[4][9]                                                                                  ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[0]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[0]                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[0]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[0]                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[10]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[10]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[10]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[10]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[11]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[11]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[11]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[11]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[12]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[12]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[12]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[12]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[13]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[13]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[14]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[14]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[14]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[14]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[15]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[15]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[16]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[16]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[16]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[16]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[17]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[17]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[17]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[17]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[18]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[18]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[19]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[19]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[19]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[19]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[1]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[1]                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[1]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[1]                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[20]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[20]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[21]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[21]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[21]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[21]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[22]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[22]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[23]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[23]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[24]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[24]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[24]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[24]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[25]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[25]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[26]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[26]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[26]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[26]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[27]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[27]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[27]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[27]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[28]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[28]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[28]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[28]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[29]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[29]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[29]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[29]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[2]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[2]                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[2]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[2]                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[30]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[30]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                     ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[31]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[31]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[31]                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[31]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[3]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[3]                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[3]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[3]                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[4]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[4]                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[4]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[4]                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[5]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[5]                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[5]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[5]                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[6]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[10]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[6]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[10]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[7]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[10]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[7]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[10]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[8]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[10]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[8]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[10]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[9]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[10]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr[9]                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr[10]                                                                             ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[0]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[0]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[0]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[0]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[1]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[1]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[1]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[1]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[2]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[2]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[2]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[2]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[3]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[3]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[3]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[3]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[4]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[4]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[4]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[4]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[5]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[5]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[5]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[5]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[6]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[6]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_addr[6]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_addr[6]                                                                         ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_en                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_en                                                                              ; N/A                                                                                                                                                 ;
; computer_integration:Computer|wr_instr_en                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|wr_instr_en                                                                              ; N/A                                                                                                                                                 ;
; computer_integration_HW_SM:Computer_Control_SM|comp_en                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|comp_en~_wirecell                                                                        ; N/A                                                                                                                                                 ;
; computer_integration_HW_SM:Computer_Control_SM|comp_en                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; computer_integration_HW_SM:Computer_Control_SM|comp_en~_wirecell                                                                        ; N/A                                                                                                                                                 ;
; div_clock:clock_divider|div_clks[18]~reg0                                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; div_clock:clock_divider|div_clks[18]                                                                                                    ; N/A                                                                                                                                                 ;
; sys_clk                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_clk                                                                                                                                 ; N/A                                                                                                                                                 ;
; sys_clk                                                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_clk                                                                                                                                 ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc                                                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                     ; N/A                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                           ;
+---------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                                                                ; Partition ; Type          ; Location           ; Status                                      ;
+---------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; CLOCK_50                                                            ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK_50                                                     ; Top       ; Input Pad     ; IOPAD_X32_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK_50~input                                               ; Top       ; Input Buffer  ; IOIBUF_X32_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX0[0]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[0]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y8_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[0]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX0[1]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[1]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y11_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[1]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y11_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX0[2]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[2]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y11_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[2]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y11_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX0[3]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[3]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y4_N77   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[3]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y4_N79  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX0[4]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[4]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y13_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[4]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y13_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX0[5]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[5]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y13_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[5]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y13_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX0[6]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[6]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y4_N94   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[6]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y4_N96  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX1[0]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[0]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y6_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[0]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y6_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX1[1]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[1]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y6_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[1]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y6_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX1[2]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[2]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y16_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[2]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y16_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX1[3]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[3]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y16_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[3]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y16_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX1[4]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[4]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y15_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[4]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y15_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX1[5]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[5]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y15_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[5]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y15_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX1[6]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[6]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y8_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[6]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX2[0]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[0]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y9_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[0]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX2[1]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[1]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y23_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[1]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y23_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX2[2]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[2]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y23_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[2]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y23_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX2[3]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[3]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y20_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[3]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y20_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX2[4]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[4]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y25_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[4]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y25_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX2[5]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[5]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y20_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[5]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y20_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX2[6]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[6]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y25_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[6]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y25_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX3[0]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[0]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y16_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[0]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y16_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX3[1]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[1]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y16_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[1]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y16_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX3[2]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[2]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y4_N43   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[2]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y4_N45  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX3[3]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[3]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y4_N60   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[3]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y4_N62  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX3[4]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[4]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y21_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[4]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y21_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX3[5]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[5]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y11_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[5]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y11_N62 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX3[6]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[6]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y9_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[6]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX4[0]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[0]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y11_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[0]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y11_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX4[1]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[1]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y13_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[1]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y13_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX4[2]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[2]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y13_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[2]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y13_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX4[3]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[3]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y8_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[3]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX4[4]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[4]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y15_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[4]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y15_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX4[5]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[5]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y15_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[5]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y15_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX4[6]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[6]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y20_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[6]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y20_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX5[0]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[0]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y20_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[0]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y20_N62 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX5[1]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[1]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y21_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[1]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y21_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX5[2]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[2]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y25_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[2]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y25_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX5[3]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[3]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y23_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[3]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y23_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX5[4]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[4]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y9_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[4]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX5[5]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[5]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y23_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[5]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y23_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; HEX5[6]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[6]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y9_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[6]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y9_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; KEY[0]                                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[0]                                                       ; Top       ; Input Pad     ; IOPAD_X36_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[0]~input                                                 ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; KEY[1]                                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[1]                                                       ; Top       ; Input Pad     ; IOPAD_X36_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[1]~input                                                 ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; KEY[2]                                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[2]                                                       ; Top       ; Input Pad     ; IOPAD_X40_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[2]~input                                                 ; Top       ; Input Buffer  ; IOIBUF_X40_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; KEY[3]                                                              ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[3]                                                       ; Top       ; Input Pad     ; IOPAD_X40_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[3]~input                                                 ; Top       ; Input Buffer  ; IOIBUF_X40_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; LEDR[0]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[0]                                                      ; Top       ; Output Pad    ; IOPAD_X52_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[0]~output                                               ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; LEDR[1]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[1]                                                      ; Top       ; Output Pad    ; IOPAD_X52_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[1]~output                                               ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; LEDR[2]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[2]                                                      ; Top       ; Output Pad    ; IOPAD_X60_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[2]~output                                               ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; LEDR[3]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[3]                                                      ; Top       ; Output Pad    ; IOPAD_X80_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[3]~output                                               ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; LEDR[4]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[4]                                                      ; Top       ; Output Pad    ; IOPAD_X60_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[4]~output                                               ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; LEDR[5]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[5]                                                      ; Top       ; Output Pad    ; IOPAD_X80_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[5]~output                                               ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; LEDR[6]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[6]                                                      ; Top       ; Output Pad    ; IOPAD_X84_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[6]~output                                               ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; LEDR[7]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[7]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y6_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[7]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y6_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; LEDR[8]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[8]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y8_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[8]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y8_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; LEDR[9]                                                             ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[9]                                                      ; Top       ; Output Pad    ; IOPAD_X89_Y6_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[9]~output                                               ; Top       ; Output Buffer ; IOOBUF_X89_Y6_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; SW[0]                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[0]                                                        ; Top       ; Input Pad     ; IOPAD_X12_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[0]~input                                                  ; Top       ; Input Buffer  ; IOIBUF_X12_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; SW[1]                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[1]                                                        ; Top       ; Input Pad     ; IOPAD_X16_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[1]~input                                                  ; Top       ; Input Buffer  ; IOIBUF_X16_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; SW[2]                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[2]                                                        ; Top       ; Input Pad     ; IOPAD_X8_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[2]~input                                                  ; Top       ; Input Buffer  ; IOIBUF_X8_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; SW[3]                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[3]                                                        ; Top       ; Input Pad     ; IOPAD_X4_Y0_N51    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[3]~input                                                  ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N52   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; SW[4]                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[4]                                                        ; Top       ; Input Pad     ; IOPAD_X2_Y0_N40    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[4]~input                                                  ; Top       ; Input Buffer  ; IOIBUF_X2_Y0_N41   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; SW[5]                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[5]                                                        ; Top       ; Input Pad     ; IOPAD_X16_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[5]~input                                                  ; Top       ; Input Buffer  ; IOIBUF_X16_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; SW[6]                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[6]                                                        ; Top       ; Input Pad     ; IOPAD_X4_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[6]~input                                                  ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; SW[7]                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[7]                                                        ; Top       ; Input Pad     ; IOPAD_X4_Y0_N0     ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[7]~input                                                  ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; SW[8]                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[8]                                                        ; Top       ; Input Pad     ; IOPAD_X4_Y0_N17    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[8]~input                                                  ; Top       ; Input Buffer  ; IOIBUF_X4_Y0_N18   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; SW[9]                                                               ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[9]                                                        ; Top       ; Input Pad     ; IOPAD_X2_Y0_N57    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[9]~input                                                  ; Top       ; Input Buffer  ; IOIBUF_X2_Y0_N58   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                     ;           ;               ;                    ;                                             ;
; altera_reserved_tck                                                 ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                          ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                    ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                     ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                                                 ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                          ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                    ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                     ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                          ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                   ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                     ;           ;               ;                    ;                                             ;
; altera_reserved_tms                                                 ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                          ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                    ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_0_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_10_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_11_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_12_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_13_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_14_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_15_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_16_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_17_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_18_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_19_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_1_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_20_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_21_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_22_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_23_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_24_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_25_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_26_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_27_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_28_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_29_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_2_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_30_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_31_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_3_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_4_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_5_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_6_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_7_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_8_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand0_9_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_0_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_10_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_11_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_12_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_13_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_14_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_15_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_16_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_17_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_18_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_19_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_1_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_20_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_21_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_22_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_23_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_24_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_25_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_26_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_27_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_28_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_29_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_2_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_30_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_31_                         ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_3_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_4_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_5_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_6_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_7_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_8_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Arithmetic_operand1_9_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Control_SM_comp_en                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_0_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_10_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_11_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_12_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_13_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_14_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_15_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_16_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_17_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_18_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_19_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_1_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_20_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_21_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_22_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_23_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_24_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_25_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_26_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_27_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_28_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_29_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_2_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_30_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_31_ ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_3_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_4_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_5_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_6_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_7_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_8_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_10_.F_REG_Q_9_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_0_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_10_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_11_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_12_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_13_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_14_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_15_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_16_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_17_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_18_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_19_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_1_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_20_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_21_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_22_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_23_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_24_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_25_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_26_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_27_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_28_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_29_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_2_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_30_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_31_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_3_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_4_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_5_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_6_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_7_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_8_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_8_.F_REG_Q_9_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_0_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_10_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_11_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_12_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_13_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_14_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_15_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_16_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_17_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_18_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_19_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_1_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_20_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_21_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_22_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_23_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_24_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_25_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_26_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_27_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_28_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_29_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_2_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_30_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_31_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_3_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_4_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_5_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_6_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_7_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_8_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_General_Registers_FILE_REGISTER_9_.F_REG_Q_9_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__0_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__10_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__11_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__12_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__13_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__14_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__15_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__1_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__2_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__3_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__4_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__5_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__6_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__7_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__8_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_0__9_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__0_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__10_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__11_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__12_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__13_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__14_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__15_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__1_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__2_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__3_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__4_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__5_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__6_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__7_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__8_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_1__9_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__0_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__10_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__11_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__12_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__13_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__14_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__15_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__1_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__2_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__3_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__4_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__5_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__6_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__7_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__8_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_2__9_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__0_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__10_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__11_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__12_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__13_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__14_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__15_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__1_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__2_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__3_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__4_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__5_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__6_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__7_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__8_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_3__9_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__0_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__10_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__11_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__12_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__13_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__14_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__15_                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__1_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__2_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__3_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__4_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__5_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__6_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__7_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__8_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_Memory_memory_4__9_                             ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_counter_0_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_counter_1_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_counter_2_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_counter_3_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_counter_4_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_counter_5_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_counter_6_                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_0_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_10_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_11_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_12_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_13_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_14_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_15_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_16_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_17_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_18_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_19_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_1_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_20_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_21_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_22_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_23_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_24_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_25_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_26_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_27_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_28_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_29_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_2_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_30_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_31_                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_3_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_4_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_5_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_6_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_7_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_8_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_PC_InstrMem_instruction_9_                      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_0_                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_10_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_11_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_12_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_13_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_14_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_15_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_16_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_17_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_18_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_19_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_1_                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_20_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_21_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_22_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_23_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_24_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_25_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_26_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_27_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_28_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_29_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_2_                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_30_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_31_                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_3_                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_4_                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_5_                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_6_                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_7_                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_8_                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_9_                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_addr_0_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_addr_1_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_addr_2_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_addr_3_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_addr_4_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_addr_5_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_addr_6_                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.Computer_wr_instr_en                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.clock_divider_div_clks_18_~reg0                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
; pre_syn.bp.sys_clk                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                     ;           ;               ;                    ;                                             ;
+---------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                             ;
+---------------------------------------------+--------------------------------------+
; Resource                                    ; Usage                                ;
+---------------------------------------------+--------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 8832                                 ;
;                                             ;                                      ;
; Combinational ALUT usage for logic          ; 4794                                 ;
;     -- 7 input functions                    ; 13                                   ;
;     -- 6 input functions                    ; 2342                                 ;
;     -- 5 input functions                    ; 1140                                 ;
;     -- 4 input functions                    ; 362                                  ;
;     -- <=3 input functions                  ; 937                                  ;
;                                             ;                                      ;
; Dedicated logic registers                   ; 14580                                ;
;                                             ;                                      ;
; I/O pins                                    ; 67                                   ;
; Total MLAB memory bits                      ; 0                                    ;
; Total block memory bits                     ; 180480                               ;
;                                             ;                                      ;
; Total DSP Blocks                            ; 0                                    ;
;                                             ;                                      ;
; Maximum fan-out node                        ; div_clock:clock_divider|div_clks[18] ;
; Maximum fan-out                             ; 6461                                 ;
; Total fan-out                               ; 87548                                ;
; Average fan-out                             ; 3.70                                 ;
+---------------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 705          ; 256          ; 705          ; 180480 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition
    Info: Processing started: Sat Jun 04 16:33:37 2016
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off Computer_Integration_HW_test -c Computer_Integration_HW_test --merge=on --recompile=on
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 675 of its 1443 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 768 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv Line: 26
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv Line: 26
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv Line: 26
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv Line: 26
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv Line: 27
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/git/EE469/Lab5/verilog/computer_integration_HW/computer_integration_HW_test.sv Line: 27
Info (21057): Implemented 19305 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 18525 logic cells
    Info (21064): Implemented 705 RAM segments
Warning (20013): Ignored 1 assignments for entity "altsyncram_g884" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_g884 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1457 megabytes
    Info: Processing ended: Sat Jun 04 16:33:51 2016
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:15


