{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535406472799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535406472799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 27 14:47:52 2018 " "Processing started: Mon Aug 27 14:47:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535406472799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535406472799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MainActivity -c MainActivity " "Command: quartus_map --read_settings_files=on --write_settings_files=off MainActivity -c MainActivity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535406472799 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535406473171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgainterface.v 1 1 " "Found 1 design units, including 1 entities, in source file vgainterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAInterface " "Found entity 1: VGAInterface" {  } { { "VGAInterface.v" "" { Text "C:/altera/13.1/projects/spi_vga/VGAInterface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535406473217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535406473217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file pixcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixCounter " "Found entity 1: PixCounter" {  } { { "PixCounter.v" "" { Text "C:/altera/13.1/projects/spi_vga/PixCounter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535406473219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535406473219 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MainActivity.v(54) " "Verilog HDL information at MainActivity.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1535406473222 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MainActivity.v(111) " "Verilog HDL information at MainActivity.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1535406473223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainactivity.v 1 1 " "Found 1 design units, including 1 entities, in source file mainactivity.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainActivity " "Found entity 1: MainActivity" {  } { { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535406473223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535406473223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file led_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_7seg " "Found entity 1: LED_7seg" {  } { { "LED_7seg.v" "" { Text "C:/altera/13.1/projects/spi_vga/LED_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535406473230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535406473230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/altera/13.1/projects/spi_vga/Counter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535406473233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535406473233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/altera/13.1/projects/spi_vga/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535406473238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535406473238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk MainActivity.v(14) " "Verilog HDL Implicit Net warning at MainActivity.v(14): created implicit net for \"clk\"" {  } { { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535406473239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainActivity " "Elaborating entity \"MainActivity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535406473289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSEL_endmessage MainActivity.v(80) " "Verilog HDL or VHDL warning at MainActivity.v(80): object \"SSEL_endmessage\" assigned a value but never read" {  } { { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1535406473291 "|MainActivity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAInterface VGAInterface:VGA " "Elaborating entity \"VGAInterface\" for hierarchy \"VGAInterface:VGA\"" {  } { { "MainActivity.v" "VGA" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter VGAInterface:VGA\|Counter:TimeCounterHorizontal " "Elaborating entity \"Counter\" for hierarchy \"VGAInterface:VGA\|Counter:TimeCounterHorizontal\"" {  } { { "VGAInterface.v" "TimeCounterHorizontal" { Text "C:/altera/13.1/projects/spi_vga/VGAInterface.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.v(23) " "Verilog HDL assignment warning at Counter.v(23): truncated value with size 32 to match size of target (10)" {  } { { "Counter.v" "" { Text "C:/altera/13.1/projects/spi_vga/Counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535406473296 "|MainActivity|VGAInterface:VGA|Counter:TimeCounterHorizontal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.v(31) " "Verilog HDL assignment warning at Counter.v(31): truncated value with size 32 to match size of target (10)" {  } { { "Counter.v" "" { Text "C:/altera/13.1/projects/spi_vga/Counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535406473296 "|MainActivity|VGAInterface:VGA|Counter:TimeCounterHorizontal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter VGAInterface:VGA\|Counter:TimeCounterVertical " "Elaborating entity \"Counter\" for hierarchy \"VGAInterface:VGA\|Counter:TimeCounterVertical\"" {  } { { "VGAInterface.v" "TimeCounterVertical" { Text "C:/altera/13.1/projects/spi_vga/VGAInterface.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.v(23) " "Verilog HDL assignment warning at Counter.v(23): truncated value with size 32 to match size of target (10)" {  } { { "Counter.v" "" { Text "C:/altera/13.1/projects/spi_vga/Counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535406473298 "|MainActivity|VGAInterface:VGA|Counter:TimeCounterVertical"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Counter.v(31) " "Verilog HDL assignment warning at Counter.v(31): truncated value with size 32 to match size of target (10)" {  } { { "Counter.v" "" { Text "C:/altera/13.1/projects/spi_vga/Counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535406473298 "|MainActivity|VGAInterface:VGA|Counter:TimeCounterVertical"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixCounter VGAInterface:VGA\|PixCounter:HorzPix " "Elaborating entity \"PixCounter\" for hierarchy \"VGAInterface:VGA\|PixCounter:HorzPix\"" {  } { { "VGAInterface.v" "HorzPix" { Text "C:/altera/13.1/projects/spi_vga/VGAInterface.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PixCounter.v(43) " "Verilog HDL assignment warning at PixCounter.v(43): truncated value with size 32 to match size of target (10)" {  } { { "PixCounter.v" "" { Text "C:/altera/13.1/projects/spi_vga/PixCounter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535406473300 "|MainActivity|VGAInterface:VGA|PixCounter:HorzPix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixCounter VGAInterface:VGA\|PixCounter:VertPix " "Elaborating entity \"PixCounter\" for hierarchy \"VGAInterface:VGA\|PixCounter:VertPix\"" {  } { { "VGAInterface.v" "VertPix" { Text "C:/altera/13.1/projects/spi_vga/VGAInterface.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PixCounter.v(43) " "Verilog HDL assignment warning at PixCounter.v(43): truncated value with size 32 to match size of target (9)" {  } { { "PixCounter.v" "" { Text "C:/altera/13.1/projects/spi_vga/PixCounter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1535406473302 "|MainActivity|VGAInterface:VGA|PixCounter:VertPix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:r1 " "Elaborating entity \"ram\" for hierarchy \"ram:r1\"" {  } { { "MainActivity.v" "r1" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:r1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:r1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/altera/13.1/projects/spi_vga/ram.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:r1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:r1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/altera/13.1/projects/spi_vga/ram.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:r1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:r1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473633 ""}  } { { "ram.v" "" { Text "C:/altera/13.1/projects/spi_vga/ram.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1535406473633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdo1 " "Found entity 1: altsyncram_tdo1" {  } { { "db/altsyncram_tdo1.tdf" "" { Text "C:/altera/13.1/projects/spi_vga/db/altsyncram_tdo1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535406473865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535406473865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdo1 ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated " "Elaborating entity \"altsyncram_tdo1\" for hierarchy \"ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406473866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ara.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ara.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ara " "Found entity 1: decode_ara" {  } { { "db/decode_ara.tdf" "" { Text "C:/altera/13.1/projects/spi_vga/db/decode_ara.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535406474316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535406474316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ara ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|decode_ara:decode2 " "Elaborating entity \"decode_ara\" for hierarchy \"ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|decode_ara:decode2\"" {  } { { "db/altsyncram_tdo1.tdf" "decode2" { Text "C:/altera/13.1/projects/spi_vga/db/altsyncram_tdo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406474317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9nb " "Found entity 1: mux_9nb" {  } { { "db/mux_9nb.tdf" "" { Text "C:/altera/13.1/projects/spi_vga/db/mux_9nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535406474400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535406474400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9nb ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|mux_9nb:mux3 " "Elaborating entity \"mux_9nb\" for hierarchy \"ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|mux_9nb:mux3\"" {  } { { "db/altsyncram_tdo1.tdf" "mux3" { Text "C:/altera/13.1/projects/spi_vga/db/altsyncram_tdo1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1535406474400 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a12 " "Synthesized away node \"ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_tdo1.tdf" "" { Text "C:/altera/13.1/projects/spi_vga/db/altsyncram_tdo1.tdf" 418 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/altera/13.1/projects/spi_vga/ram.v" 90 0 0 } } { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 138 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535406475274 "|MainActivity|ram:r1|altsyncram:altsyncram_component|altsyncram_tdo1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a13 " "Synthesized away node \"ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_tdo1.tdf" "" { Text "C:/altera/13.1/projects/spi_vga/db/altsyncram_tdo1.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/altera/13.1/projects/spi_vga/ram.v" 90 0 0 } } { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 138 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535406475274 "|MainActivity|ram:r1|altsyncram:altsyncram_component|altsyncram_tdo1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a14 " "Synthesized away node \"ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_tdo1.tdf" "" { Text "C:/altera/13.1/projects/spi_vga/db/altsyncram_tdo1.tdf" 480 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/altera/13.1/projects/spi_vga/ram.v" 90 0 0 } } { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 138 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535406475274 "|MainActivity|ram:r1|altsyncram:altsyncram_component|altsyncram_tdo1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a15 " "Synthesized away node \"ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_tdo1.tdf" "" { Text "C:/altera/13.1/projects/spi_vga/db/altsyncram_tdo1.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/altera/13.1/projects/spi_vga/ram.v" 90 0 0 } } { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 138 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535406475274 "|MainActivity|ram:r1|altsyncram:altsyncram_component|altsyncram_tdo1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a28 " "Synthesized away node \"ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_tdo1.tdf" "" { Text "C:/altera/13.1/projects/spi_vga/db/altsyncram_tdo1.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/altera/13.1/projects/spi_vga/ram.v" 90 0 0 } } { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 138 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535406475274 "|MainActivity|ram:r1|altsyncram:altsyncram_component|altsyncram_tdo1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a29 " "Synthesized away node \"ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_tdo1.tdf" "" { Text "C:/altera/13.1/projects/spi_vga/db/altsyncram_tdo1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/altera/13.1/projects/spi_vga/ram.v" 90 0 0 } } { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 138 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535406475274 "|MainActivity|ram:r1|altsyncram:altsyncram_component|altsyncram_tdo1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a30 " "Synthesized away node \"ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_tdo1.tdf" "" { Text "C:/altera/13.1/projects/spi_vga/db/altsyncram_tdo1.tdf" 976 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/altera/13.1/projects/spi_vga/ram.v" 90 0 0 } } { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 138 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535406475274 "|MainActivity|ram:r1|altsyncram:altsyncram_component|altsyncram_tdo1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a31 " "Synthesized away node \"ram:r1\|altsyncram:altsyncram_component\|altsyncram_tdo1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_tdo1.tdf" "" { Text "C:/altera/13.1/projects/spi_vga/db/altsyncram_tdo1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.v" "" { Text "C:/altera/13.1/projects/spi_vga/ram.v" 90 0 0 } } { "MainActivity.v" "" { Text "C:/altera/13.1/projects/spi_vga/MainActivity.v" 138 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535406475274 "|MainActivity|ram:r1|altsyncram:altsyncram_component|altsyncram_tdo1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1535406475274 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1535406475274 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1535406476549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1535406476838 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1535406477214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/projects/spi_vga/output_files/MainActivity.map.smsg " "Generated suppressed messages file C:/altera/13.1/projects/spi_vga/output_files/MainActivity.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1535406477561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535406478480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535406478480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "300 " "Implemented 300 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535406481141 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535406481141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1535406481141 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1535406481141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535406481141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535406481200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 27 14:48:01 2018 " "Processing ended: Mon Aug 27 14:48:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535406481200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535406481200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535406481200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535406481200 ""}
