{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731656553931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731656553935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 23:42:33 2024 " "Processing started: Thu Nov 14 23:42:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731656553935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656553935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656553936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731656554840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731656554841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/extend.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/register_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALU.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUDecoder.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mempreprocess.sv 1 1 " "Found 1 design units, including 1 entities, in source file mempreprocess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mempreprocess " "Found entity 1: mempreprocess" {  } { { "mempreprocess.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/mempreprocess.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mempostprocess.sv 1 1 " "Found 1 design units, including 1 entities, in source file mempostprocess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mempostprocess " "Found entity 1: mempostprocess" {  } { { "mempostprocess.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/mempostprocess.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gshare.sv 1 1 " "Found 1 design units, including 1 entities, in source file gshare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gshare " "Found entity 1: gshare" {  } { { "gshare.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/gshare.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchIndex.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchIndex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchIndex " "Found entity 1: branchIndex" {  } { { "branchIndex.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchIndex.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BTB.sv 1 1 " "Found 1 design units, including 1 entities, in source file BTB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTB " "Found entity 1: BTB" {  } { { "BTB.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/BTB.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_status.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_status.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_status " "Found entity 1: register_status" {  } { { "register_status.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/register_status.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "infodecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file infodecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 infodecoder " "Found entity 1: infodecoder" {  } { { "infodecoder.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/infodecoder.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodeextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodeextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodeextend " "Found entity 1: decodeextend" {  } { { "decodeextend.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionValues.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionValues.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionValues " "Found entity 1: instructionValues" {  } { { "instructionValues.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instructionValues.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROBrenamebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ROBrenamebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROBrenamebuffer " "Found entity 1: ROBrenamebuffer" {  } { { "ROBrenamebuffer.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ROBrenamebuffer.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reorderBuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file reorderBuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reorderBuffer " "Found entity 1: reorderBuffer" {  } { { "reorderBuffer.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBuffer.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchALU " "Found entity 1: branchALU" {  } { { "branchALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchALU.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob CDBArbiter.sv(34) " "Verilog HDL Declaration information at CDBArbiter.sv(34): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731656574795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CDBArbiter.sv 2 2 " "Found 2 design units, including 2 entities, in source file CDBArbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 commonDataBus " "Found entity 1: commonDataBus" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574796 ""} { "Info" "ISGN_ENTITY_NAME" "2 CDBArbiter " "Found entity 2: CDBArbiter" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALURStationEntry.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALURStationEntry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALURStationEntry " "Found entity 1: ALURStationEntry" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchRSEntry.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchRSEntry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchRSEntry " "Found entity 1: branchRSEntry" {  } { { "branchRSEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchRSEntry.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchTargetResolve.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchTargetResolve.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchTargetResolve " "Found entity 1: branchTargetResolve" {  } { { "branchTargetResolve.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchTargetResolve.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731656574803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656574803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALURStationEntry " "Elaborating entity \"ALURStationEntry\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731656575005 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disable2 ALURStationEntry.sv(39) " "Verilog HDL or VHDL warning at ALURStationEntry.sv(39): object \"disable2\" assigned a value but never read" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731656575008 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[0\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[0\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575018 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[1\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[1\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575019 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[2\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[2\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575019 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[3\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[3\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575019 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[4\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[4\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575020 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[5\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[5\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575020 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[6\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[6\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575020 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[7\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[7\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575020 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[8\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[8\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575021 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[9\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[9\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575021 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[10\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[10\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575021 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[11\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[11\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575021 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[12\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[12\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575022 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[13\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[13\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575022 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[14\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[14\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575022 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[15\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[15\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575022 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[16\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[16\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575022 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[17\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[17\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575023 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[18\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[18\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575023 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[19\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[19\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575023 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[20\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[20\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575024 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[21\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[21\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575024 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[22\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[22\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575024 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[23\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[23\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575024 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[24\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[24\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575025 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[25\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[25\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575025 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[26\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[26\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575025 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[27\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[27\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575025 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[28\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[28\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575025 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[29\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[29\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575026 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[30\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[30\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575026 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2\[31\] ALURStationEntry.sv(71) " "Inferred latch for \"src2\[31\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575026 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[0\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[0\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575026 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[1\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[1\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575027 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[2\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[2\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575027 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[3\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[3\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575027 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[4\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[4\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575027 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[5\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[5\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575028 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[6\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[6\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575028 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[7\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[7\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575028 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[8\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[8\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575028 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[9\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[9\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575029 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[10\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[10\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575029 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[11\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[11\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575029 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[12\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[12\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575029 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[13\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[13\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575030 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[14\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[14\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575030 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[15\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[15\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575030 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[16\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[16\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575031 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[17\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[17\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575031 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[18\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[18\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575031 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[19\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[19\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575031 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[20\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[20\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575032 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[21\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[21\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575032 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[22\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[22\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575032 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[23\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[23\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575032 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[24\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[24\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575033 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[25\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[25\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575033 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[26\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[26\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575033 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[27\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[27\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575033 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[28\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[28\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575034 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[29\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[29\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575034 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[30\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[30\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575034 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1\[31\] ALURStationEntry.sv(71) " "Inferred latch for \"src1\[31\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575034 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy ALURStationEntry.sv(71) " "Inferred latch for \"busy\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575035 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readySelect2 ALURStationEntry.sv(71) " "Inferred latch for \"readySelect2\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575035 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readySelect1 ALURStationEntry.sv(71) " "Inferred latch for \"readySelect1\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575035 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value2Latched ALURStationEntry.sv(71) " "Inferred latch for \"value2Latched\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575035 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1Latched ALURStationEntry.sv(71) " "Inferred latch for \"value1Latched\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575036 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrRob\[0\] ALURStationEntry.sv(71) " "Inferred latch for \"instrRob\[0\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575036 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrRob\[1\] ALURStationEntry.sv(71) " "Inferred latch for \"instrRob\[1\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575036 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrRob\[2\] ALURStationEntry.sv(71) " "Inferred latch for \"instrRob\[2\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575036 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrInfo\[0\] ALURStationEntry.sv(71) " "Inferred latch for \"instrInfo\[0\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575036 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrInfo\[1\] ALURStationEntry.sv(71) " "Inferred latch for \"instrInfo\[1\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575037 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrInfo\[2\] ALURStationEntry.sv(71) " "Inferred latch for \"instrInfo\[2\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575037 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrInfo\[3\] ALURStationEntry.sv(71) " "Inferred latch for \"instrInfo\[3\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575037 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2Rob\[0\] ALURStationEntry.sv(71) " "Inferred latch for \"src2Rob\[0\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575037 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2Rob\[1\] ALURStationEntry.sv(71) " "Inferred latch for \"src2Rob\[1\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575037 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src2Rob\[2\] ALURStationEntry.sv(71) " "Inferred latch for \"src2Rob\[2\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575037 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1Rob\[0\] ALURStationEntry.sv(71) " "Inferred latch for \"src1Rob\[0\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575038 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1Rob\[1\] ALURStationEntry.sv(71) " "Inferred latch for \"src1Rob\[1\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575038 "|ALURStationEntry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src1Rob\[2\] ALURStationEntry.sv(71) " "Inferred latch for \"src1Rob\[2\]\" at ALURStationEntry.sv(71)" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656575038 "|ALURStationEntry"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instrRob\[0\]\$latch " "Latch instrRob\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576643 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instrRob\[1\]\$latch " "Latch instrRob\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576643 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instrRob\[2\]\$latch " "Latch instrRob\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576643 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instrInfo\[0\]\$latch " "Latch instrInfo\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576643 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instrInfo\[1\]\$latch " "Latch instrInfo\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576644 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instrInfo\[2\]\$latch " "Latch instrInfo\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576644 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instrInfo\[3\]\$latch " "Latch instrInfo\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576644 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readySelect2 " "Latch readySelect2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576644 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576644 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "readySelect1 " "Latch readySelect1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576645 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576645 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[0\]\$latch " "Latch src1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576645 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[1\]\$latch " "Latch src1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576645 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[2\]\$latch " "Latch src1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576646 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[3\]\$latch " "Latch src1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576646 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[4\]\$latch " "Latch src1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576646 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[5\]\$latch " "Latch src1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576647 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[6\]\$latch " "Latch src1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576647 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[7\]\$latch " "Latch src1\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576647 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[8\]\$latch " "Latch src1\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576647 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[9\]\$latch " "Latch src1\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576647 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[10\]\$latch " "Latch src1\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576648 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[11\]\$latch " "Latch src1\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576648 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[12\]\$latch " "Latch src1\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576648 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[13\]\$latch " "Latch src1\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576648 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[14\]\$latch " "Latch src1\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576649 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[15\]\$latch " "Latch src1\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576649 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[16\]\$latch " "Latch src1\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576649 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[17\]\$latch " "Latch src1\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576649 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[18\]\$latch " "Latch src1\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576649 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[19\]\$latch " "Latch src1\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576650 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[20\]\$latch " "Latch src1\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576650 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[21\]\$latch " "Latch src1\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576650 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[22\]\$latch " "Latch src1\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576650 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[23\]\$latch " "Latch src1\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576651 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[24\]\$latch " "Latch src1\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576651 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[25\]\$latch " "Latch src1\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576651 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[26\]\$latch " "Latch src1\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576651 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[27\]\$latch " "Latch src1\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576651 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[28\]\$latch " "Latch src1\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576652 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[29\]\$latch " "Latch src1\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576652 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[30\]\$latch " "Latch src1\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576652 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1\[31\]\$latch " "Latch src1\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576652 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[0\]\$latch " "Latch src2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576653 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[1\]\$latch " "Latch src2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576653 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[2\]\$latch " "Latch src2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576653 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[3\]\$latch " "Latch src2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576654 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[4\]\$latch " "Latch src2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576654 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[5\]\$latch " "Latch src2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576654 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[6\]\$latch " "Latch src2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576654 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[7\]\$latch " "Latch src2\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576654 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[8\]\$latch " "Latch src2\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576655 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[9\]\$latch " "Latch src2\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576655 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[10\]\$latch " "Latch src2\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576655 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[11\]\$latch " "Latch src2\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576655 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[12\]\$latch " "Latch src2\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576656 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[13\]\$latch " "Latch src2\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576656 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[14\]\$latch " "Latch src2\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576656 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[15\]\$latch " "Latch src2\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576656 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[16\]\$latch " "Latch src2\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576656 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[17\]\$latch " "Latch src2\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576657 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[18\]\$latch " "Latch src2\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576657 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[19\]\$latch " "Latch src2\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576657 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[20\]\$latch " "Latch src2\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576657 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[21\]\$latch " "Latch src2\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576657 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[22\]\$latch " "Latch src2\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576658 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[23\]\$latch " "Latch src2\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576658 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[24\]\$latch " "Latch src2\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576658 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[25\]\$latch " "Latch src2\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576658 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[26\]\$latch " "Latch src2\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576658 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[27\]\$latch " "Latch src2\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576659 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[28\]\$latch " "Latch src2\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576659 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[29\]\$latch " "Latch src2\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576659 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[30\]\$latch " "Latch src2\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576659 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2\[31\]\$latch " "Latch src2\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA writeReq " "Ports D and ENA on the latch are fed by the same signal writeReq" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576660 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2Rob\[0\] " "Latch src2Rob\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576660 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2Rob\[1\] " "Latch src2Rob\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576660 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src2Rob\[2\] " "Latch src2Rob\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576661 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1Rob\[0\] " "Latch src1Rob\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576661 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1Rob\[1\] " "Latch src1Rob\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576661 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "src1Rob\[2\] " "Latch src1Rob\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576661 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "value1Latched " "Latch value1Latched has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR clk " "Ports ENA and CLR on the latch are fed by the same signal clk" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731656576662 ""}  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731656576662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731656577093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/voidknight/Downloads/CPU_Q/output_files/RISC-V.map.smsg " "Generated suppressed messages file /home/voidknight/Downloads/CPU_Q/output_files/RISC-V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656577886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731656578224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731656578224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "357 " "Implemented 357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "118 " "Implemented 118 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731656578412 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731656578412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731656578412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731656578412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731656578444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 23:42:58 2024 " "Processing ended: Thu Nov 14 23:42:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731656578444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731656578444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731656578444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731656578444 ""}
