Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug  2 15:46:15 2021
| Host         : DESKTOP-AU45JBF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mainInstantiation_timing_summary_routed.rpt -pb mainInstantiation_timing_summary_routed.pb -rpx mainInstantiation_timing_summary_routed.rpx -warn_on_violation
| Design       : mainInstantiation
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (167)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: frameInputP (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inputClockP (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/Aux_Register_reg[9]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/FallEdgeCounter_reg[0]__0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/FallEdgeCounter_reg[1]__0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FiniteStateMachine_BitAllign/FallEdgeCounter_reg[2]__0/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FiniteStateMachine_BitAllign/PhaseCounter_reg[0]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FiniteStateMachine_BitAllign/PhaseCounter_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FiniteStateMachine_BitAllign/PhaseCounter_reg[1]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FiniteStateMachine_BitAllign/PhaseCounter_reg[1]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: FiniteStateMachine_BitAllign/State_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Master_inst/Q1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Master_inst/Q2 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Master_inst/Q3 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Master_inst/Q4 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Master_inst/Q5 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Master_inst/Q6 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Master_inst/Q7 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Master_inst/Q8 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Slave_inst/Q3 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Slave_inst/Q4 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Slave_inst/Q5 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Slave_inst/Q6 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Slave_inst/Q7 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SERDES_inst/ISERDESE2_Slave_inst/Q8 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (167)
--------------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


