<?xml version="1.0" encoding="UTF-8"?>
<!-- This file was autogenerated by Socrates Bitwise, Duolog Technologies Ltd. -->
<module id="IOC" HW_revision="" XML_version="1.0" description="Register fields should be considered static unless otherwise noted as dynamic." xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="PA0_SEL" width="32" description="Peripheral select control for PA0" id="PA0_SEL" offset="0x0" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PA0." id="PA0_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA1_SEL" width="32" description="Peripheral select control for PA1" id="PA1_SEL" offset="0x4" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PA1." id="PA1_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA2_SEL" width="32" description="Peripheral select control for PA2" id="PA2_SEL" offset="0x8" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PA2." id="PA2_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA3_SEL" width="32" description="Peripheral select control for PA3" id="PA3_SEL" offset="0xc" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PA3." id="PA3_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA4_SEL" width="32" description="Peripheral select control for PA4" id="PA4_SEL" offset="0x10" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PA4." id="PA4_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA5_SEL" width="32" description="Peripheral select control for PA5" id="PA5_SEL" offset="0x14" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PA5." id="PA5_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA6_SEL" width="32" description="Peripheral select control for PA6" id="PA6_SEL" offset="0x18" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PA6." id="PA6_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA7_SEL" width="32" description="Peripheral select control for PA7" id="PA7_SEL" offset="0x1c" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PA7." id="PA7_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB0_SEL" width="32" description="Peripheral select control for PB0" id="PB0_SEL" offset="0x20" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PB0." id="PB0_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB1_SEL" width="32" description="Peripheral select control for PB1" id="PB1_SEL" offset="0x24" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PB1." id="PB1_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB2_SEL" width="32" description="Peripheral select control for PB2" id="PB2_SEL" offset="0x28" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PB2." id="PB2_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB3_SEL" width="32" description="Peripheral select control for PB3" id="PB3_SEL" offset="0x2c" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PB3." id="PB3_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB4_SEL" width="32" description="Peripheral select control for PB4" id="PB4_SEL" offset="0x30" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PB4." id="PB4_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB5_SEL" width="32" description="Peripheral select control for PB5" id="PB5_SEL" offset="0x34" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PB5." id="PB5_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB6_SEL" width="32" description="Peripheral select control for PB6" id="PB6_SEL" offset="0x38" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PB6." id="PB6_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB7_SEL" width="32" description="Peripheral select control for PB7" id="PB7_SEL" offset="0x3c" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PB7." id="PB7_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC0_SEL" width="32" description="Peripheral select control for PC0" id="PC0_SEL" offset="0x40" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PC0." id="PC0_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC1_SEL" width="32" description="Peripheral select control for PC1" id="PC1_SEL" offset="0x44" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PC1." id="PC1_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC2_SEL" width="32" description="Peripheral select control for PC2" id="PC2_SEL" offset="0x48" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PC2." id="PC2_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC3_SEL" width="32" description="Peripheral select control for PC3" id="PC3_SEL" offset="0x4c" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PC3." id="PC3_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC4_SEL" width="32" description="Peripheral select control for PC4" id="PC4_SEL" offset="0x50" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PC4." id="PC4_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC5_SEL" width="32" description="Peripheral select control for PC5" id="PC5_SEL" offset="0x54" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PC5." id="PC5_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC6_SEL" width="32" description="Peripheral select control for PC6" id="PC6_SEL" offset="0x58" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PC6." id="PC6_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC7_SEL" width="32" description="Peripheral select control for PC7" id="PC7_SEL" offset="0x5c" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PC7." id="PC7_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD0_SEL" width="32" description="Peripheral select control for PD0" id="PD0_SEL" offset="0x60" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PD0." id="PD0_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD1_SEL" width="32" description="Peripheral select control for PD1" id="PD1_SEL" offset="0x64" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PD1." id="PD1_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD2_SEL" width="32" description="Peripheral select control for PD2" id="PD2_SEL" offset="0x68" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PD2." id="PD2_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD3_SEL" width="32" description="Peripheral select control for PD3" id="PD3_SEL" offset="0x6c" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PD3." id="PD3_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD4_SEL" width="32" description="Peripheral select control for PD4" id="PD4_SEL" offset="0x70" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PD4." id="PD4_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD5_SEL" width="32" description="Peripheral select control for PD5" id="PD5_SEL" offset="0x74" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PD5." id="PD5_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD6_SEL" width="32" description="Peripheral select control for PD6" id="PD6_SEL" offset="0x78" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PD6." id="PD6_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD7_SEL" width="32" description="Peripheral select control for PD7" id="PD7_SEL" offset="0x7c" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="Select one peripheral signal output for PD7." id="PD7_sel" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA0_OVER" width="32" description="This is the overide configuration register for each pad." id="PA0_OVER" offset="0x80" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PA0_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA1_OVER" width="32" description="This is the overide configuration register for each pad." id="PA1_OVER" offset="0x84" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PA1_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA2_OVER" width="32" description="This is the overide configuration register for each pad." id="PA2_OVER" offset="0x88" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PA2_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA3_OVER" width="32" description="This is the overide configuration register for each pad." id="PA3_OVER" offset="0x8c" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PA3_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA4_OVER" width="32" description="This is the overide configuration register for each pad." id="PA4_OVER" offset="0x90" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PA4_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA5_OVER" width="32" description="This is the overide configuration register for each pad." id="PA5_OVER" offset="0x94" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PA5_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA6_OVER" width="32" description="This is the overide configuration register for each pad." id="PA6_OVER" offset="0x98" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PA6_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PA7_OVER" width="32" description="This is the overide configuration register for each pad." id="PA7_OVER" offset="0x9c" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PA7_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB0_OVER" width="32" description="This is the overide configuration register for each pad." id="PB0_OVER" offset="0xa0" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PB0_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB1_OVER" width="32" description="This is the overide configuration register for each pad." id="PB1_OVER" offset="0xa4" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PB1_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB2_OVER" width="32" description="This is the overide configuration register for each pad." id="PB2_OVER" offset="0xa8" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PB2_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB3_OVER" width="32" description="This is the overide configuration register for each pad." id="PB3_OVER" offset="0xac" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PB3_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB4_OVER" width="32" description="This is the overide configuration register for each pad." id="PB4_OVER" offset="0xb0" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PB4_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB5_OVER" width="32" description="This is the overide configuration register for each pad." id="PB5_OVER" offset="0xb4" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PB5_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB6_OVER" width="32" description="This is the overide configuration register for each pad." id="PB6_OVER" offset="0xb8" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PB6_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PB7_OVER" width="32" description="This is the overide configuration register for each pad." id="PB7_OVER" offset="0xbc" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PB7_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC0_OVER" width="32" description="This is the overide configuration register for each pad. PC0 has high drive capability." id="PC0_OVER" offset="0xc0" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="0: output disable
1: oe - output enable" id="PC0_over" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="Reserved" id="Reserved3" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC1_OVER" width="32" description="This is the overide configuration register for each pad. PC1 has high drive capability." id="PC1_OVER" offset="0xc4" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="0: output disable
1: oe - output enable" id="PC1_over" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="Reserved" id="Reserved3" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC2_OVER" width="32" description="This is the overide configuration register for each pad. PC2 has high drive capability." id="PC2_OVER" offset="0xc8" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="0: output disable
1: oe - output enable" id="PC2_over" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="Reserved" id="Reserved3" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC3_OVER" width="32" description="This is the overide configuration register for each pad. PC3 has high drive capability." id="PC3_OVER" offset="0xcc" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="0: output disable
1: oe - output enable" id="PC3_over" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="Reserved" id="Reserved3" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC4_OVER" width="32" description="This is the overide configuration register for each pad." id="PC4_OVER" offset="0xd0" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PC4_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC5_OVER" width="32" description="This is the overide configuration register for each pad." id="PC5_OVER" offset="0xd4" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PC5_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC6_OVER" width="32" description="This is the overide configuration register for each pad." id="PC6_OVER" offset="0xd8" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PC6_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PC7_OVER" width="32" description="This is the overide configuration register for each pad." id="PC7_OVER" offset="0xdc" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PC7_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD0_OVER" width="32" description="This is the overide configuration register for each pad." id="PD0_OVER" offset="0xe0" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PD0_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD1_OVER" width="32" description="This is the overide configuration register for each pad." id="PD1_OVER" offset="0xe4" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PD1_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD2_OVER" width="32" description="This is the overide configuration register for each pad." id="PD2_OVER" offset="0xe8" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PD2_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD3_OVER" width="32" description="This is the overide configuration register for each pad." id="PD3_OVER" offset="0xec" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PD3_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD4_OVER" width="32" description="This is the overide configuration register for each pad." id="PD4_OVER" offset="0xf0" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PD4_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD5_OVER" width="32" description="This is the overide configuration register for each pad." id="PD5_OVER" offset="0xf4" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PD5_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD6_OVER" width="32" description="This is the overide configuration register for each pad." id="PD6_OVER" offset="0xf8" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PD6_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="PD7_OVER" width="32" description="This is the overide configuration register for each pad." id="PD7_OVER" offset="0xfc" >
        <bitfield range="" begin="31" width="28" end="4" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="0x8: oe - output enable
0x4: pue - pullup enable
0x2: pde - pulldown enable
0x1: ana - analog enable" id="PD7_over" resetval="" >
        </bitfield>
    </register>
    <register acronym="UARTRXD_UART0" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the UART0 RX." id="UARTRXD_UART0" offset="0x100" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as UART0 RX
1: PA1 selected as UART0 RX
...
31: PD7 selected as UART0 RX" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="UARTCTS_UART1" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the UART1 CTS." id="UARTCTS_UART1" offset="0x104" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as UART1 CTS
1: PA1 selected as UART1 CTS
...
31: PD7 selected as UART1 CTS" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="UARTRXD_UART1" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the UART1 RX." id="UARTRXD_UART1" offset="0x108" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as UART1 RX
1: PA1 selected as UART1 RX
...
31: PD7 selected as UART1 RX" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="CLK_SSI_SSI0" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the SSI0 CLK." id="CLK_SSI_SSI0" offset="0x10c" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as SSI0 CLK
1: PA1 selected as SSI0 CLK
...
31: PD7 selected as SSI0 CLK" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="SSIRXD_SSI0" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the SSI0 RX." id="SSIRXD_SSI0" offset="0x110" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as SSI0 RX
1: PA1 selected as SSI0 RX
...
31: PD7 selected as SSI0 RX" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="SSIFSSIN_SSI0" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the SSI0 FSSIN." id="SSIFSSIN_SSI0" offset="0x114" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as SSI0 FSSIN
1: PA1 selected as SSI0 FSSIN
...
31: PD7 selected as SSI0 FSSIN" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="CLK_SSIIN_SSI0" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the SSI0 CLK_SSIN." id="CLK_SSIIN_SSI0" offset="0x118" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as SSI0 CLK_SSIN
1: PA1 selected as SSI0 CLK_SSIN
...
31: PD7 selected as SSI0 CLK_SSIN" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="CLK_SSI_SSI1" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the SSI1 CLK." id="CLK_SSI_SSI1" offset="0x11c" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as SSI1 CLK
1: PA1 selected as SSI1 CLK
...
31: PD7 selected as SSI1 CLK" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="SSIRXD_SSI1" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the SSI1 RX." id="SSIRXD_SSI1" offset="0x120" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as SSI1 RX
1: PA1 selected as SSI1 RX
...
31: PD7 selected as SSI1 RX" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="SSIFSSIN_SSI1" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the SSI1 FSSIN." id="SSIFSSIN_SSI1" offset="0x124" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as SSI1 FSSIN
1: PA1 selected as SSI1 FSSIN
...
31: PD7 selected as SSI1 FSSIN" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="CLK_SSIIN_SSI1" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the SSI1 CLK_SSIN." id="CLK_SSIIN_SSI1" offset="0x128" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as SSI1 CLK_SSIN
1: PA1 selected as SSI1 CLK_SSIN
...
31: PD7 selected as SSI1 CLK_SSIN" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="I2CMSSDA" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the I2C SDA." id="I2CMSSDA" offset="0x12c" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as I2C SDA
1: PA1 selected as I2C SDA
...
31: PD7 selected as I2C SDA" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="I2CMSSCL" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the I2C SCL." id="I2CMSSCL" offset="0x130" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as I2C SCL
1: PA1 selected as I2C SCL
...
31: PD7 selected as I2C SCL" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPT0OCP1" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the GPT0OCP1." id="GPT0OCP1" offset="0x134" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as GPT0OCP1
1: PA1 selected as GPT0OCP1
...
31: PD7 selected as GPT0OCP1" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPT0OCP2" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the GPT0OCP2." id="GPT0OCP2" offset="0x138" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as GPT0OCP2
1: PA1 selected as GPT0OCP2
...
31: PD7 selected as GPT0OCP2" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPT1OCP1" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the GPT1OCP1." id="GPT1OCP1" offset="0x13c" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as GPT1OCP1
1: PA1 selected as GPT1OCP1
...
31: PD7 selected as GPT1OCP1" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPT1OCP2" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the GPT1OCP2." id="GPT1OCP2" offset="0x140" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as GPT1OCP2
1: PA1 selected as GPT1OCP2
...
31: PD7 selected as GPT1OCP2" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPT2OCP1" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the GPT2OCP1." id="GPT2OCP1" offset="0x144" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as GPT2OCP1
1: PA1 selected as GPT2OCP1
...
31: PD7 selected as GPT2OCP1" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPT2OCP2" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the GPT2OCP2." id="GPT2OCP2" offset="0x148" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as GPT2OCP2
1: PA1 selected as GPT2OCP2
...
31: PD7 selected as GPT2OCP2" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPT3OCP1" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the GPT3OCP1." id="GPT3OCP1" offset="0x14c" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as GPT3OCP1
1: PA1 selected as GPT3OCP1
...
31: PD7 selected as GPT3OCP1" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="GPT3OCP2" width="32" description="Selects one of the 32 pins on the four 8-pin I/O-ports (port A, port B, port C, and port D) to be the GPT3OCP2." id="GPT3OCP2" offset="0x150" >
        <bitfield range="" begin="31" width="27" end="5" rwaccess="RO" description="Reserved" id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="0: PA0 selected as GPT3OCP2
1: PA1 selected as GPT3OCP2
...
31: PD7 selected as GPT3OCP2" id="INPUT_SEL" resetval="" >
        </bitfield>
    </register>
</module>
