// Seed: 777755063
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wand id_2,
    input wor id_3,
    input tri id_4,
    input wor id_5,
    output supply0 id_6,
    input tri id_7,
    output tri0 id_8,
    input wor id_9,
    output supply1 id_10,
    input tri0 id_11,
    output wand id_12,
    output uwire id_13,
    input wand id_14,
    input wand id_15,
    input wire id_16,
    input tri id_17,
    input tri id_18,
    input wand id_19,
    input wand id_20
);
  reg id_22;
  always begin
    id_22 <= 1;
  end
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6
);
  assign id_2 = id_3;
  module_0(
      id_3,
      id_2,
      id_6,
      id_0,
      id_5,
      id_0,
      id_2,
      id_1,
      id_2,
      id_5,
      id_2,
      id_4,
      id_2,
      id_2,
      id_1,
      id_6,
      id_1,
      id_3,
      id_3,
      id_6,
      id_1
  );
endmodule
