<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: CLKPWR Public Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>CLKPWR Public Macros<br>
<small>
[<a class="el" href="group___c_l_k_p_w_r.html">CLKPWR</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g336ff9ef63221ddb5d2306637434b988">CLKPWR_PCLKSEL_WDT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gb1acc813f04ade492704686390180d0e">CLKPWR_PCLKSEL_TIMER0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g6f40e91e37d638a7005abc64f0f339f7">CLKPWR_PCLKSEL_TIMER1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gb55e1cb2751a05bac54292939ce3937b">CLKPWR_PCLKSEL_UART0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g1e565a2eb1621b007b3f11725637474d">CLKPWR_PCLKSEL_UART1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g2ce2c973644d4ddfcc6651d4d2665492">CLKPWR_PCLKSEL_PWM1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(12))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g43fd50253c56be7a7fd2f93cd2684078">CLKPWR_PCLKSEL_I2C0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(14))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gb9cf1de13d64711004e44ed10356c9a6">CLKPWR_PCLKSEL_SPI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(16))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g67471573e91ebf70da511d54d4a7c808">CLKPWR_PCLKSEL_SSP1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(20))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gd78e9911438a7b9006e89a11ab747de5">CLKPWR_PCLKSEL_DAC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(22))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g842dc1922e983d1eaff58fced88f79f0">CLKPWR_PCLKSEL_ADC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(24))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g9965dea28c73dfce6c594edde50fe70c">CLKPWR_PCLKSEL_CAN1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(26))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gbc314973cc2becbd8cfcf4f4813c6dd4">CLKPWR_PCLKSEL_CAN2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(28))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gf5e32f4e62e29f6ebc2c4f32fa3121ce">CLKPWR_PCLKSEL_ACF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(30))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gcdf0446e521b6cdec979ffece2ba73f5">CLKPWR_PCLKSEL_QEI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(32))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gd35b3535118164485e75806a6ef1f6e6">CLKPWR_PCLKSEL_PCB</a>&nbsp;&nbsp;&nbsp;((uint32_t)(36))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gb662479578bb2af89f683e17517b9a5e">CLKPWR_PCLKSEL_I2C1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(38))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gda2d54badb0a1592f68643aba04cb4ba">CLKPWR_PCLKSEL_SSP0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(42))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gfb146ae5ab7a0fbc2c95924f3a50456d">CLKPWR_PCLKSEL_TIMER2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(44))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g0df581997c3365eee4a5a0503e513066">CLKPWR_PCLKSEL_TIMER3</a>&nbsp;&nbsp;&nbsp;((uint32_t)(46))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g2b7eb179fdd09c99ddadac8c4d144142">CLKPWR_PCLKSEL_UART2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(48))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g47e9c387422d28ed7d667b7a4abd9096">CLKPWR_PCLKSEL_UART3</a>&nbsp;&nbsp;&nbsp;((uint32_t)(50))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gfbf149f2011d8691c7e1b9c3fe1383f4">CLKPWR_PCLKSEL_I2C2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(52))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gbaeef97fdbabc0fee54c07786ee6e1ba">CLKPWR_PCLKSEL_I2S</a>&nbsp;&nbsp;&nbsp;((uint32_t)(54))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g7017b827f2ec5d3b822371ab3eb43bd9">CLKPWR_PCLKSEL_RIT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(58))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g5e87768ef5afcdeb8e4c2a9085fa381e">CLKPWR_PCLKSEL_SYSCON</a>&nbsp;&nbsp;&nbsp;((uint32_t)(60))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g6f1c261af43582c0e9b2bc3ac5e603d1">CLKPWR_PCLKSEL_MC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(62))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gf7b612823ab87d3d6358df977364b547">CLKPWR_PCLKSEL_CCLK_DIV_4</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g9aaf02f3090e8a9208d261c0f984c165">CLKPWR_PCLKSEL_CCLK_DIV_1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g07e1e67993eb7f67f2b9bca8e7a1d8c8">CLKPWR_PCLKSEL_CCLK_DIV_2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g8fcd9a64da1ce162e567fd58f93361e9">CLKPWR_PCONP_PCTIM0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gbb4fde316626be32ef910804a4f1e89f">CLKPWR_PCONP_PCTIM1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g25e8807a1107e45cb604e0cdf82da4dd">CLKPWR_PCONP_PCUART0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ga4d6d3d86ee08058a5879fc8a3eeab25">CLKPWR_PCONP_PCUART1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g0f01e679f3b6eec995d0fd1ad43dc2d7">CLKPWR_PCONP_PCPWM1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gca155b41f55c089a8480ec160135ffe8">CLKPWR_PCONP_PCI2C0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#ge299e815a1e4239a3e6bb5ca4a24b14f">CLKPWR_PCONP_PCSPI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g6fdc3d2935f1bf706c91320c455ba839">CLKPWR_PCONP_PCRTC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g77f74b342abfbb8ede495727a588ee1b">CLKPWR_PCONP_PCSSP1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;10))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gcf0b90f108501745297500318d00dbaa">CLKPWR_PCONP_PCAD</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;12))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g73d78caa1e5f33ff4f878a4a4188d4f1">CLKPWR_PCONP_PCAN1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;13))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g0359c82f11514929d6981bd3b2c97633">CLKPWR_PCONP_PCAN2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;14))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g8f0ed88b2c85cc248595d7071a2df815">CLKPWR_PCONP_PCGPIO</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;15))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gaa16c9b9d220721a6ca8cacf74c77a2c">CLKPWR_PCONP_PCRIT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;16))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g5a8749edeb4ea582cd48f5f35f2088e6">CLKPWR_PCONP_PCMC</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;17))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g0f0ae9eef9bdd20cbeb8789430f6c3ee">CLKPWR_PCONP_PCQEI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;18))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g533db7f7c151a115b487585d29889199">CLKPWR_PCONP_PCI2C1</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;19))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g4e542d17bed4b5833d41985770a6b44b">CLKPWR_PCONP_PCSSP0</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;21))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g5ad76b83dd27e58d257f43dc400fa4eb">CLKPWR_PCONP_PCTIM2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;22))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g6d8a03a7e3535a783b132bb8755ca554">CLKPWR_PCONP_PCTIM3</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;23))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gc87ef2376877891f6694a6c033d299db">CLKPWR_PCONP_PCUART2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;24))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gb3c180bc0be3f8ddb32d526262ef0da6">CLKPWR_PCONP_PCUART3</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;25))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g4882ffb6a89fe73a1fa8817e1a5b54e0">CLKPWR_PCONP_PCI2C2</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;26))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gc20f68e14f2d54ccfef205d5ad7373e0">CLKPWR_PCONP_PCI2S</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;27))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g84bfe568fbcc02ffc13cccfc0226eff9">CLKPWR_PCONP_PCGPDMA</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;29))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#gf5641763b6a54ad0b80c97ed1c70f838">CLKPWR_PCONP_PCENET</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;30))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_k_p_w_r___public___macros.html#g05926f84706fa15dfc9228650d62ce26">CLKPWR_PCONP_PCUSB</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;31))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="gf5e32f4e62e29f6ebc2c4f32fa3121ce"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_ACF" ref="gf5e32f4e62e29f6ebc2c4f32fa3121ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_ACF&nbsp;&nbsp;&nbsp;((uint32_t)(30))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for ACF 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00080">80</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g842dc1922e983d1eaff58fced88f79f0"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_ADC" ref="g842dc1922e983d1eaff58fced88f79f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_ADC&nbsp;&nbsp;&nbsp;((uint32_t)(24))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for ADC 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00074">74</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9965dea28c73dfce6c594edde50fe70c"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_CAN1" ref="g9965dea28c73dfce6c594edde50fe70c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_CAN1&nbsp;&nbsp;&nbsp;((uint32_t)(26))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for CAN1 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00076">76</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbc314973cc2becbd8cfcf4f4813c6dd4"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_CAN2" ref="gbc314973cc2becbd8cfcf4f4813c6dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_CAN2&nbsp;&nbsp;&nbsp;((uint32_t)(28))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for CAN2 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00078">78</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9aaf02f3090e8a9208d261c0f984c165"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_CCLK_DIV_1" ref="g9aaf02f3090e8a9208d261c0f984c165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_CCLK_DIV_1&nbsp;&nbsp;&nbsp;((uint32_t)(1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider is the same with CCLK 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00115">115</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g07e1e67993eb7f67f2b9bca8e7a1d8c8"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_CCLK_DIV_2" ref="g07e1e67993eb7f67f2b9bca8e7a1d8c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_CCLK_DIV_2&nbsp;&nbsp;&nbsp;((uint32_t)(2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider is set to 2 from CCLK 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00117">117</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf7b612823ab87d3d6358df977364b547"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_CCLK_DIV_4" ref="gf7b612823ab87d3d6358df977364b547" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_CCLK_DIV_4&nbsp;&nbsp;&nbsp;((uint32_t)(0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro for Peripheral Clock Selection register bit values Note: When CCLK_DIV_8, Peripheral’s clock is selected to PCLK_xyz = CCLK/8 except for CAN1, CAN2, and CAN filtering when ’11’selects PCLK_xyz = CCLK/6 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00113">113</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd78e9911438a7b9006e89a11ab747de5"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_DAC" ref="gd78e9911438a7b9006e89a11ab747de5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_DAC&nbsp;&nbsp;&nbsp;((uint32_t)(22))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for DAC 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00072">72</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g43fd50253c56be7a7fd2f93cd2684078"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_I2C0" ref="g43fd50253c56be7a7fd2f93cd2684078" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_I2C0&nbsp;&nbsp;&nbsp;((uint32_t)(14))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for I2C0 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00066">66</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb662479578bb2af89f683e17517b9a5e"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_I2C1" ref="gb662479578bb2af89f683e17517b9a5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_I2C1&nbsp;&nbsp;&nbsp;((uint32_t)(38))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for I2C1 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00086">86</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfbf149f2011d8691c7e1b9c3fe1383f4"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_I2C2" ref="gfbf149f2011d8691c7e1b9c3fe1383f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_I2C2&nbsp;&nbsp;&nbsp;((uint32_t)(52))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for I2C2 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00098">98</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbaeef97fdbabc0fee54c07786ee6e1ba"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_I2S" ref="gbaeef97fdbabc0fee54c07786ee6e1ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_I2S&nbsp;&nbsp;&nbsp;((uint32_t)(54))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for I2S 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00100">100</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6f1c261af43582c0e9b2bc3ac5e603d1"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_MC" ref="g6f1c261af43582c0e9b2bc3ac5e603d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_MC&nbsp;&nbsp;&nbsp;((uint32_t)(62))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for MC 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00106">106</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd35b3535118164485e75806a6ef1f6e6"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_PCB" ref="gd35b3535118164485e75806a6ef1f6e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_PCB&nbsp;&nbsp;&nbsp;((uint32_t)(36))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for PCB 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00084">84</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2ce2c973644d4ddfcc6651d4d2665492"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_PWM1" ref="g2ce2c973644d4ddfcc6651d4d2665492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_PWM1&nbsp;&nbsp;&nbsp;((uint32_t)(12))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for PWM1 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00064">64</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcdf0446e521b6cdec979ffece2ba73f5"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_QEI" ref="gcdf0446e521b6cdec979ffece2ba73f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_QEI&nbsp;&nbsp;&nbsp;((uint32_t)(32))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for QEI 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00082">82</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7017b827f2ec5d3b822371ab3eb43bd9"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_RIT" ref="g7017b827f2ec5d3b822371ab3eb43bd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_RIT&nbsp;&nbsp;&nbsp;((uint32_t)(58))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for RIT 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00102">102</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb9cf1de13d64711004e44ed10356c9a6"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_SPI" ref="gb9cf1de13d64711004e44ed10356c9a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_SPI&nbsp;&nbsp;&nbsp;((uint32_t)(16))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for SPI 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00068">68</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gda2d54badb0a1592f68643aba04cb4ba"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_SSP0" ref="gda2d54badb0a1592f68643aba04cb4ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_SSP0&nbsp;&nbsp;&nbsp;((uint32_t)(42))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for SSP0 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00088">88</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g67471573e91ebf70da511d54d4a7c808"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_SSP1" ref="g67471573e91ebf70da511d54d4a7c808" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_SSP1&nbsp;&nbsp;&nbsp;((uint32_t)(20))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for SSP1 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00070">70</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5e87768ef5afcdeb8e4c2a9085fa381e"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_SYSCON" ref="g5e87768ef5afcdeb8e4c2a9085fa381e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_SYSCON&nbsp;&nbsp;&nbsp;((uint32_t)(60))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for SYSCON 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00104">104</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb1acc813f04ade492704686390180d0e"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_TIMER0" ref="gb1acc813f04ade492704686390180d0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_TIMER0&nbsp;&nbsp;&nbsp;((uint32_t)(2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for TIMER0 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00056">56</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6f40e91e37d638a7005abc64f0f339f7"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_TIMER1" ref="g6f40e91e37d638a7005abc64f0f339f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_TIMER1&nbsp;&nbsp;&nbsp;((uint32_t)(4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for TIMER1 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00058">58</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfb146ae5ab7a0fbc2c95924f3a50456d"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_TIMER2" ref="gfb146ae5ab7a0fbc2c95924f3a50456d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_TIMER2&nbsp;&nbsp;&nbsp;((uint32_t)(44))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for TIMER2 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00090">90</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0df581997c3365eee4a5a0503e513066"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_TIMER3" ref="g0df581997c3365eee4a5a0503e513066" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_TIMER3&nbsp;&nbsp;&nbsp;((uint32_t)(46))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for TIMER3 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00092">92</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb55e1cb2751a05bac54292939ce3937b"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_UART0" ref="gb55e1cb2751a05bac54292939ce3937b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_UART0&nbsp;&nbsp;&nbsp;((uint32_t)(6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for UART0 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00060">60</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1e565a2eb1621b007b3f11725637474d"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_UART1" ref="g1e565a2eb1621b007b3f11725637474d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_UART1&nbsp;&nbsp;&nbsp;((uint32_t)(8))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for UART1 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00062">62</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2b7eb179fdd09c99ddadac8c4d144142"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_UART2" ref="g2b7eb179fdd09c99ddadac8c4d144142" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_UART2&nbsp;&nbsp;&nbsp;((uint32_t)(48))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for UART2 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00094">94</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g47e9c387422d28ed7d667b7a4abd9096"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_UART3" ref="g47e9c387422d28ed7d667b7a4abd9096" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_UART3&nbsp;&nbsp;&nbsp;((uint32_t)(50))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for UART3 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00096">96</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g336ff9ef63221ddb5d2306637434b988"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCLKSEL_WDT" ref="g336ff9ef63221ddb5d2306637434b988" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCLKSEL_WDT&nbsp;&nbsp;&nbsp;((uint32_t)(0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Peripheral clock divider bit position for WDT 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00054">54</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcf0b90f108501745297500318d00dbaa"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCAD" ref="gcf0b90f108501745297500318d00dbaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCAD&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;12))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A/D converter 0 (ADC0) power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00142">142</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g73d78caa1e5f33ff4f878a4a4188d4f1"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCAN1" ref="g73d78caa1e5f33ff4f878a4a4188d4f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCAN1&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;13))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CAN Controller 1 power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00144">144</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0359c82f11514929d6981bd3b2c97633"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCAN2" ref="g0359c82f11514929d6981bd3b2c97633" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCAN2&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;14))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CAN Controller 2 power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00146">146</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf5641763b6a54ad0b80c97ed1c70f838"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCENET" ref="gf5641763b6a54ad0b80c97ed1c70f838" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCENET&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;30))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Ethernet block power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00174">174</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g84bfe568fbcc02ffc13cccfc0226eff9"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCGPDMA" ref="g84bfe568fbcc02ffc13cccfc0226eff9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCGPDMA&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;29))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
GP DMA function power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00172">172</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8f0ed88b2c85cc248595d7071a2df815"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCGPIO" ref="g8f0ed88b2c85cc248595d7071a2df815" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCGPIO&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;15))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
GPIO power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00148">148</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gca155b41f55c089a8480ec160135ffe8"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCI2C0" ref="gca155b41f55c089a8480ec160135ffe8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCI2C0&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The I2C0 interface power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00134">134</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g533db7f7c151a115b487585d29889199"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCI2C1" ref="g533db7f7c151a115b487585d29889199" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCI2C1&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;19))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The I2C1 interface power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00156">156</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4882ffb6a89fe73a1fa8817e1a5b54e0"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCI2C2" ref="g4882ffb6a89fe73a1fa8817e1a5b54e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCI2C2&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;26))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2C interface 2 power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00168">168</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc20f68e14f2d54ccfef205d5ad7373e0"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCI2S" ref="gc20f68e14f2d54ccfef205d5ad7373e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCI2S&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;27))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
I2S interface power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00170">170</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5a8749edeb4ea582cd48f5f35f2088e6"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCMC" ref="g5a8749edeb4ea582cd48f5f35f2088e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCMC&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;17))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Motor Control PWM 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00152">152</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0f01e679f3b6eec995d0fd1ad43dc2d7"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCPWM1" ref="g0f01e679f3b6eec995d0fd1ad43dc2d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCPWM1&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PWM1 power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00132">132</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0f0ae9eef9bdd20cbeb8789430f6c3ee"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCQEI" ref="g0f0ae9eef9bdd20cbeb8789430f6c3ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCQEI&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;18))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Quadrature Encoder Interface power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00154">154</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaa16c9b9d220721a6ca8cacf74c77a2c"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCRIT" ref="gaa16c9b9d220721a6ca8cacf74c77a2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCRIT&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;16))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Repetitive Interrupt Timer power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00150">150</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6fdc3d2935f1bf706c91320c455ba839"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCRTC" ref="g6fdc3d2935f1bf706c91320c455ba839" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCRTC&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;9))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The RTC power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00138">138</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge299e815a1e4239a3e6bb5ca4a24b14f"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCSPI" ref="ge299e815a1e4239a3e6bb5ca4a24b14f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCSPI&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;8))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The SPI interface power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00136">136</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4e542d17bed4b5833d41985770a6b44b"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCSSP0" ref="g4e542d17bed4b5833d41985770a6b44b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCSSP0&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;21))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The SSP0 interface power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00158">158</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g77f74b342abfbb8ede495727a588ee1b"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCSSP1" ref="g77f74b342abfbb8ede495727a588ee1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCSSP1&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;10))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The SSP1 interface power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00140">140</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8fcd9a64da1ce162e567fd58f93361e9"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCTIM0" ref="g8fcd9a64da1ce162e567fd58f93361e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCTIM0&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Timer/Counter 0 power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00124">124</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbb4fde316626be32ef910804a4f1e89f"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCTIM1" ref="gbb4fde316626be32ef910804a4f1e89f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCTIM1&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00126">126</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5ad76b83dd27e58d257f43dc400fa4eb"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCTIM2" ref="g5ad76b83dd27e58d257f43dc400fa4eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCTIM2&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;22))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Timer 2 power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00160">160</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6d8a03a7e3535a783b132bb8755ca554"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCTIM3" ref="g6d8a03a7e3535a783b132bb8755ca554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCTIM3&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;23))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Timer 3 power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00162">162</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g25e8807a1107e45cb604e0cdf82da4dd"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCUART0" ref="g25e8807a1107e45cb604e0cdf82da4dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCUART0&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART0 power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00128">128</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga4d6d3d86ee08058a5879fc8a3eeab25"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCUART1" ref="ga4d6d3d86ee08058a5879fc8a3eeab25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCUART1&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART1 power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00130">130</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc87ef2376877891f6694a6c033d299db"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCUART2" ref="gc87ef2376877891f6694a6c033d299db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCUART2&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;24))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART 2 power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00164">164</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb3c180bc0be3f8ddb32d526262ef0da6"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCUART3" ref="gb3c180bc0be3f8ddb32d526262ef0da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCUART3&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;25))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
UART 3 power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00166">166</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g05926f84706fa15dfc9228650d62ce26"></a><!-- doxytag: member="lpc17xx_clkpwr.h::CLKPWR_PCONP_PCUSB" ref="g05926f84706fa15dfc9228650d62ce26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKPWR_PCONP_PCUSB&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;31))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USB interface power/clock control bit 
<p>Definition at line <a class="el" href="lpc17xx__clkpwr_8h_source.html#l00176">176</a> of file <a class="el" href="lpc17xx__clkpwr_8h_source.html">lpc17xx_clkpwr.h</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:59:32 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
