Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:35:05 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postplace_timing_max.rpt
| Design       : sv_chip0_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.640ns (32.703%)  route 1.317ns (67.297%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.326     3.789    tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y136                                                      r  vert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.043 r  vert_reg[0]/Q
                         net (fo=14, estimated)       0.518     4.561    n_0_vert_reg[0]
    SLICE_X7Y136                                                      r  tm3_vidout_red[1]_i_51/I0
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.604 r  tm3_vidout_red[1]_i_51/O
                         net (fo=1, routed)           0.000     4.604    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136                                                      r  tm3_vidout_red_reg[1]_i_15/S[0]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.855 r  tm3_vidout_red_reg[1]_i_15/CO[3]
                         net (fo=1, estimated)        0.000     4.855    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137                                                      r  tm3_vidout_red_reg[1]_i_3/CI
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.904 r  tm3_vidout_red_reg[1]_i_3/CO[3]
                         net (fo=2, estimated)        0.451     5.355    tm3_vidout_red2
    SLICE_X10Y135                                                     r  tm3_vidout_red[9]_i_1/I2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.398 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.348     5.746    n_0_tm3_vidout_red[9]_i_1
    SLICE_X11Y135        FDRE                                         r  tm3_vidout_green_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    AF30                                              0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     3.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.206     4.957    tm3_clk_v0_IBUF_BUFG
    SLICE_X11Y135                                                     r  tm3_vidout_green_reg[7]/C
                         clock pessimism              0.285     5.242    
                         clock uncertainty           -0.035     5.206    
    SLICE_X11Y135        FDRE (Setup_fdre_C_R)       -0.295     4.911    tm3_vidout_green_reg[7]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                 -0.834    

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.640ns (32.703%)  route 1.317ns (67.297%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.326     3.789    tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y136                                                      r  vert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.043 r  vert_reg[0]/Q
                         net (fo=14, estimated)       0.518     4.561    n_0_vert_reg[0]
    SLICE_X7Y136                                                      r  tm3_vidout_red[1]_i_51/I0
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.604 r  tm3_vidout_red[1]_i_51/O
                         net (fo=1, routed)           0.000     4.604    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136                                                      r  tm3_vidout_red_reg[1]_i_15/S[0]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.855 r  tm3_vidout_red_reg[1]_i_15/CO[3]
                         net (fo=1, estimated)        0.000     4.855    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137                                                      r  tm3_vidout_red_reg[1]_i_3/CI
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.904 r  tm3_vidout_red_reg[1]_i_3/CO[3]
                         net (fo=2, estimated)        0.451     5.355    tm3_vidout_red2
    SLICE_X10Y135                                                     r  tm3_vidout_red[9]_i_1/I2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.398 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.348     5.746    n_0_tm3_vidout_red[9]_i_1
    SLICE_X11Y135        FDSE                                         r  tm3_vidout_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    AF30                                              0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     3.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.206     4.957    tm3_clk_v0_IBUF_BUFG
    SLICE_X11Y135                                                     r  tm3_vidout_red_reg[3]/C
                         clock pessimism              0.285     5.242    
                         clock uncertainty           -0.035     5.206    
    SLICE_X11Y135        FDSE (Setup_fdse_C_S)       -0.295     4.911    tm3_vidout_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                 -0.834    

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.640ns (32.703%)  route 1.317ns (67.297%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.326     3.789    tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y136                                                      r  vert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.043 r  vert_reg[0]/Q
                         net (fo=14, estimated)       0.518     4.561    n_0_vert_reg[0]
    SLICE_X7Y136                                                      r  tm3_vidout_red[1]_i_51/I0
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.604 r  tm3_vidout_red[1]_i_51/O
                         net (fo=1, routed)           0.000     4.604    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136                                                      r  tm3_vidout_red_reg[1]_i_15/S[0]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.855 r  tm3_vidout_red_reg[1]_i_15/CO[3]
                         net (fo=1, estimated)        0.000     4.855    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137                                                      r  tm3_vidout_red_reg[1]_i_3/CI
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.904 r  tm3_vidout_red_reg[1]_i_3/CO[3]
                         net (fo=2, estimated)        0.451     5.355    tm3_vidout_red2
    SLICE_X10Y135                                                     r  tm3_vidout_red[9]_i_1/I2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.398 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.348     5.746    n_0_tm3_vidout_red[9]_i_1
    SLICE_X11Y135        FDSE                                         r  tm3_vidout_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    AF30                                              0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     3.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.206     4.957    tm3_clk_v0_IBUF_BUFG
    SLICE_X11Y135                                                     r  tm3_vidout_red_reg[7]/C
                         clock pessimism              0.285     5.242    
                         clock uncertainty           -0.035     5.206    
    SLICE_X11Y135        FDSE (Setup_fdse_C_S)       -0.295     4.911    tm3_vidout_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                 -0.834    

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.640ns (32.703%)  route 1.317ns (67.297%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.326     3.789    tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y136                                                      r  vert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.043 r  vert_reg[0]/Q
                         net (fo=14, estimated)       0.518     4.561    n_0_vert_reg[0]
    SLICE_X7Y136                                                      r  tm3_vidout_red[1]_i_51/I0
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.604 r  tm3_vidout_red[1]_i_51/O
                         net (fo=1, routed)           0.000     4.604    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136                                                      r  tm3_vidout_red_reg[1]_i_15/S[0]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.855 r  tm3_vidout_red_reg[1]_i_15/CO[3]
                         net (fo=1, estimated)        0.000     4.855    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137                                                      r  tm3_vidout_red_reg[1]_i_3/CI
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.904 r  tm3_vidout_red_reg[1]_i_3/CO[3]
                         net (fo=2, estimated)        0.451     5.355    tm3_vidout_red2
    SLICE_X10Y135                                                     r  tm3_vidout_red[9]_i_1/I2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.398 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.348     5.746    n_0_tm3_vidout_red[9]_i_1
    SLICE_X11Y135        FDSE                                         r  tm3_vidout_red_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    AF30                                              0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     3.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.206     4.957    tm3_clk_v0_IBUF_BUFG
    SLICE_X11Y135                                                     r  tm3_vidout_red_reg[8]/C
                         clock pessimism              0.285     5.242    
                         clock uncertainty           -0.035     5.206    
    SLICE_X11Y135        FDSE (Setup_fdse_C_S)       -0.295     4.911    tm3_vidout_red_reg[8]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                 -0.834    

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.640ns (32.703%)  route 1.317ns (67.297%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.326     3.789    tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y136                                                      r  vert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.043 r  vert_reg[0]/Q
                         net (fo=14, estimated)       0.518     4.561    n_0_vert_reg[0]
    SLICE_X7Y136                                                      r  tm3_vidout_red[1]_i_51/I0
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.604 r  tm3_vidout_red[1]_i_51/O
                         net (fo=1, routed)           0.000     4.604    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136                                                      r  tm3_vidout_red_reg[1]_i_15/S[0]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.855 r  tm3_vidout_red_reg[1]_i_15/CO[3]
                         net (fo=1, estimated)        0.000     4.855    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137                                                      r  tm3_vidout_red_reg[1]_i_3/CI
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.904 r  tm3_vidout_red_reg[1]_i_3/CO[3]
                         net (fo=2, estimated)        0.451     5.355    tm3_vidout_red2
    SLICE_X10Y135                                                     r  tm3_vidout_red[9]_i_1/I2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.398 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.348     5.746    n_0_tm3_vidout_red[9]_i_1
    SLICE_X11Y135        FDSE                                         r  tm3_vidout_red_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    AF30                                              0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     3.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.206     4.957    tm3_clk_v0_IBUF_BUFG
    SLICE_X11Y135                                                     r  tm3_vidout_red_reg[9]/C
                         clock pessimism              0.285     5.242    
                         clock uncertainty           -0.035     5.206    
    SLICE_X11Y135        FDSE (Setup_fdse_C_S)       -0.295     4.911    tm3_vidout_red_reg[9]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                 -0.834    

Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.640ns (32.686%)  route 1.318ns (67.314%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 4.959 - 1.500 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.326     3.789    tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y136                                                      r  vert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.043 r  vert_reg[0]/Q
                         net (fo=14, estimated)       0.518     4.561    n_0_vert_reg[0]
    SLICE_X7Y136                                                      r  tm3_vidout_red[1]_i_51/I0
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.604 r  tm3_vidout_red[1]_i_51/O
                         net (fo=1, routed)           0.000     4.604    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136                                                      r  tm3_vidout_red_reg[1]_i_15/S[0]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.855 r  tm3_vidout_red_reg[1]_i_15/CO[3]
                         net (fo=1, estimated)        0.000     4.855    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137                                                      r  tm3_vidout_red_reg[1]_i_3/CI
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.904 r  tm3_vidout_red_reg[1]_i_3/CO[3]
                         net (fo=2, estimated)        0.451     5.355    tm3_vidout_red2
    SLICE_X10Y135                                                     r  tm3_vidout_red[9]_i_1/I2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.398 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.349     5.747    n_0_tm3_vidout_red[9]_i_1
    SLICE_X11Y136        FDRE                                         r  tm3_vidout_green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    AF30                                              0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     3.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.208     4.959    tm3_clk_v0_IBUF_BUFG
    SLICE_X11Y136                                                     r  tm3_vidout_green_reg[3]/C
                         clock pessimism              0.285     5.244    
                         clock uncertainty           -0.035     5.208    
    SLICE_X11Y136        FDRE (Setup_fdre_C_R)       -0.295     4.913    tm3_vidout_green_reg[3]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                 -0.833    

Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.640ns (32.686%)  route 1.318ns (67.314%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 4.959 - 1.500 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.326     3.789    tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y136                                                      r  vert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.043 r  vert_reg[0]/Q
                         net (fo=14, estimated)       0.518     4.561    n_0_vert_reg[0]
    SLICE_X7Y136                                                      r  tm3_vidout_red[1]_i_51/I0
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.604 r  tm3_vidout_red[1]_i_51/O
                         net (fo=1, routed)           0.000     4.604    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136                                                      r  tm3_vidout_red_reg[1]_i_15/S[0]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.855 r  tm3_vidout_red_reg[1]_i_15/CO[3]
                         net (fo=1, estimated)        0.000     4.855    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137                                                      r  tm3_vidout_red_reg[1]_i_3/CI
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.904 r  tm3_vidout_red_reg[1]_i_3/CO[3]
                         net (fo=2, estimated)        0.451     5.355    tm3_vidout_red2
    SLICE_X10Y135                                                     r  tm3_vidout_red[9]_i_1/I2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.398 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.349     5.747    n_0_tm3_vidout_red[9]_i_1
    SLICE_X11Y136        FDRE                                         r  tm3_vidout_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    AF30                                              0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     3.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.208     4.959    tm3_clk_v0_IBUF_BUFG
    SLICE_X11Y136                                                     r  tm3_vidout_green_reg[9]/C
                         clock pessimism              0.285     5.244    
                         clock uncertainty           -0.035     5.208    
    SLICE_X11Y136        FDRE (Setup_fdre_C_R)       -0.295     4.913    tm3_vidout_green_reg[9]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                 -0.833    

Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.640ns (32.686%)  route 1.318ns (67.314%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 4.959 - 1.500 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.326     3.789    tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y136                                                      r  vert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.043 r  vert_reg[0]/Q
                         net (fo=14, estimated)       0.518     4.561    n_0_vert_reg[0]
    SLICE_X7Y136                                                      r  tm3_vidout_red[1]_i_51/I0
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.604 r  tm3_vidout_red[1]_i_51/O
                         net (fo=1, routed)           0.000     4.604    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136                                                      r  tm3_vidout_red_reg[1]_i_15/S[0]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.855 r  tm3_vidout_red_reg[1]_i_15/CO[3]
                         net (fo=1, estimated)        0.000     4.855    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137                                                      r  tm3_vidout_red_reg[1]_i_3/CI
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.904 r  tm3_vidout_red_reg[1]_i_3/CO[3]
                         net (fo=2, estimated)        0.451     5.355    tm3_vidout_red2
    SLICE_X10Y135                                                     r  tm3_vidout_red[9]_i_1/I2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.398 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.349     5.747    n_0_tm3_vidout_red[9]_i_1
    SLICE_X11Y136        FDSE                                         r  tm3_vidout_red_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    AF30                                              0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     3.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.208     4.959    tm3_clk_v0_IBUF_BUFG
    SLICE_X11Y136                                                     r  tm3_vidout_red_reg[2]/C
                         clock pessimism              0.285     5.244    
                         clock uncertainty           -0.035     5.208    
    SLICE_X11Y136        FDSE (Setup_fdse_C_S)       -0.295     4.913    tm3_vidout_red_reg[2]
  -------------------------------------------------------------------
                         required time                          4.913    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                 -0.833    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.640ns (32.753%)  route 1.314ns (67.247%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.326     3.789    tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y136                                                      r  vert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.043 r  vert_reg[0]/Q
                         net (fo=14, estimated)       0.518     4.561    n_0_vert_reg[0]
    SLICE_X7Y136                                                      r  tm3_vidout_red[1]_i_51/I0
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.604 r  tm3_vidout_red[1]_i_51/O
                         net (fo=1, routed)           0.000     4.604    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136                                                      r  tm3_vidout_red_reg[1]_i_15/S[0]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.855 r  tm3_vidout_red_reg[1]_i_15/CO[3]
                         net (fo=1, estimated)        0.000     4.855    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137                                                      r  tm3_vidout_red_reg[1]_i_3/CI
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.904 r  tm3_vidout_red_reg[1]_i_3/CO[3]
                         net (fo=2, estimated)        0.451     5.355    tm3_vidout_red2
    SLICE_X10Y135                                                     r  tm3_vidout_red[9]_i_1/I2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.398 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.345     5.743    n_0_tm3_vidout_red[9]_i_1
    SLICE_X11Y134        FDRE                                         r  tm3_vidout_green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    AF30                                              0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     3.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.206     4.957    tm3_clk_v0_IBUF_BUFG
    SLICE_X11Y134                                                     r  tm3_vidout_green_reg[2]/C
                         clock pessimism              0.285     5.242    
                         clock uncertainty           -0.035     5.206    
    SLICE_X11Y134        FDRE (Setup_fdre_C_R)       -0.295     4.911    tm3_vidout_green_reg[2]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                 -0.831    

Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 vert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.640ns (32.753%)  route 1.314ns (67.247%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns = ( 4.957 - 1.500 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.591     0.591 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.792     2.383    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.463 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.326     3.789    tm3_clk_v0_IBUF_BUFG
    SLICE_X8Y136                                                      r  vert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.254     4.043 r  vert_reg[0]/Q
                         net (fo=14, estimated)       0.518     4.561    n_0_vert_reg[0]
    SLICE_X7Y136                                                      r  tm3_vidout_red[1]_i_51/I0
    SLICE_X7Y136         LUT4 (Prop_lut4_I0_O)        0.043     4.604 r  tm3_vidout_red[1]_i_51/O
                         net (fo=1, routed)           0.000     4.604    n_0_tm3_vidout_red[1]_i_51
    SLICE_X7Y136                                                      r  tm3_vidout_red_reg[1]_i_15/S[0]
    SLICE_X7Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.855 r  tm3_vidout_red_reg[1]_i_15/CO[3]
                         net (fo=1, estimated)        0.000     4.855    n_0_tm3_vidout_red_reg[1]_i_15
    SLICE_X7Y137                                                      r  tm3_vidout_red_reg[1]_i_3/CI
    SLICE_X7Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.904 r  tm3_vidout_red_reg[1]_i_3/CO[3]
                         net (fo=2, estimated)        0.451     5.355    tm3_vidout_red2
    SLICE_X10Y135                                                     r  tm3_vidout_red[9]_i_1/I2
    SLICE_X10Y135        LUT5 (Prop_lut5_I2_O)        0.043     5.398 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.345     5.743    n_0_tm3_vidout_red[9]_i_1
    SLICE_X11Y134        FDRE                                         r  tm3_vidout_green_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    AF30                                              0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.476     1.976 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        1.702     3.679    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.751 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9322, estimated)     1.206     4.957    tm3_clk_v0_IBUF_BUFG
    SLICE_X11Y134                                                     r  tm3_vidout_green_reg[4]/C
                         clock pessimism              0.285     5.242    
                         clock uncertainty           -0.035     5.206    
    SLICE_X11Y134        FDRE (Setup_fdre_C_R)       -0.295     4.911    tm3_vidout_green_reg[4]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                 -0.831    




