# Ashreta-Sahay
Design and Analysis of 2-Bit Asynchronous Down Counter using SCL 180nm technology
Designed a negative edge triggered Toggle Flipflop using master - slave configuration
Designed a 2-Bit asynchronous down counter using T Flipflop
Main tasks : Schematic design, Pre-layout simulation, Layout, Layout verification, Post layout simulation
