
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 405.766 ; gain = 101.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/top.v:29]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'video_pll' [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.runs/synth_1/.Xil/Vivado-3048-PC-201805041311/realtime/video_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'video_pll' (2#1) [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.runs/synth_1/.Xil/Vivado-3048-PC-201805041311/realtime/video_pll_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'color_bar' [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/color_bar.v:33]
	Parameter H_ACTIVE bound to: 16'b0000010000000000 
	Parameter H_FP bound to: 16'b0000000000011000 
	Parameter H_SYNC bound to: 16'b0000000010001000 
	Parameter H_BP bound to: 16'b0000000010100000 
	Parameter V_ACTIVE bound to: 16'b0000001100000000 
	Parameter V_FP bound to: 16'b0000000000000011 
	Parameter V_SYNC bound to: 16'b0000000000000110 
	Parameter V_BP bound to: 16'b0000000000011101 
	Parameter HS_POL bound to: 1'b0 
	Parameter VS_POL bound to: 1'b0 
	Parameter H_TOTAL bound to: 16'b0000010101000000 
	Parameter V_TOTAL bound to: 16'b0000001100100110 
	Parameter WHITE_R bound to: 8'b11111111 
	Parameter WHITE_G bound to: 8'b11111111 
	Parameter WHITE_B bound to: 8'b11111111 
	Parameter YELLOW_R bound to: 8'b11111111 
	Parameter YELLOW_G bound to: 8'b11111111 
	Parameter YELLOW_B bound to: 8'b00000000 
	Parameter CYAN_R bound to: 8'b00000000 
	Parameter CYAN_G bound to: 8'b11111111 
	Parameter CYAN_B bound to: 8'b11111111 
	Parameter GREEN_R bound to: 8'b00000000 
	Parameter GREEN_G bound to: 8'b11111111 
	Parameter GREEN_B bound to: 8'b00000000 
	Parameter MAGENTA_R bound to: 8'b11111111 
	Parameter MAGENTA_G bound to: 8'b00000000 
	Parameter MAGENTA_B bound to: 8'b11111111 
	Parameter RED_R bound to: 8'b11111111 
	Parameter RED_G bound to: 8'b00000000 
	Parameter RED_B bound to: 8'b00000000 
	Parameter BLUE_R bound to: 8'b00000000 
	Parameter BLUE_G bound to: 8'b00000000 
	Parameter BLUE_B bound to: 8'b11111111 
	Parameter BLACK_R bound to: 8'b00000000 
	Parameter BLACK_G bound to: 8'b00000000 
	Parameter BLACK_B bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'color_bar' (3#1) [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/color_bar.v:33]
INFO: [Synth 8-638] synthesizing module 'osd_display' [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/osd_display.v:29]
	Parameter OSD_WIDTH bound to: 12'b000010010000 
	Parameter OSD_HEGIHT bound to: 12'b000000100000 
INFO: [Synth 8-638] synthesizing module 'osd_rom' [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.runs/synth_1/.Xil/Vivado-3048-PC-201805041311/realtime/osd_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'osd_rom' (4#1) [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.runs/synth_1/.Xil/Vivado-3048-PC-201805041311/realtime/osd_rom_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (11) of module 'osd_rom' [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/osd_display.v:127]
INFO: [Synth 8-638] synthesizing module 'timing_gen_xy' [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/timing_gen_xy.v:29]
INFO: [Synth 8-256] done synthesizing module 'timing_gen_xy' (5#1) [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/timing_gen_xy.v:29]
WARNING: [Synth 8-6014] Unused sequential element region_active_d1_reg was removed.  [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/osd_display.v:84]
WARNING: [Synth 8-6014] Unused sequential element region_active_d2_reg was removed.  [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/osd_display.v:85]
INFO: [Synth 8-256] done synthesizing module 'osd_display' (6#1) [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/osd_display.v:29]
WARNING: [Synth 8-350] instance 'osd_display_m0' of module 'osd_display' requires 15 connections, but only 10 given [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/top.v:87]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/top.v:29]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[23]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[22]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[21]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[20]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[19]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[18]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[17]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[16]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[15]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[14]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[13]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[12]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[11]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[10]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[9]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[8]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[7]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[6]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[5]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[4]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[3]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[2]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[1]
WARNING: [Synth 8-3331] design osd_display has unconnected port wave_color[0]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_clk
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_wr
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_addr[11]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_addr[10]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_addr[9]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_addr[8]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_addr[7]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_addr[6]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_addr[5]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_addr[4]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_addr[3]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_addr[2]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_addr[1]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_addr[0]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_data[7]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_data[6]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_data[5]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_data[4]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_data[3]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_data[2]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_data[1]
WARNING: [Synth 8-3331] design osd_display has unconnected port adc_buf_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 458.023 ; gain = 153.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 458.023 ; gain = 153.945
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.runs/synth_1/.Xil/Vivado-3048-PC-201805041311/dcp2/video_pll_in_context.xdc] for cell 'video_pll_m0'
Finished Parsing XDC File [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.runs/synth_1/.Xil/Vivado-3048-PC-201805041311/dcp2/video_pll_in_context.xdc] for cell 'video_pll_m0'
Parsing XDC File [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.runs/synth_1/.Xil/Vivado-3048-PC-201805041311/dcp3/osd_rom_in_context.xdc] for cell 'osd_display_m0/osd_rom_m0'
Finished Parsing XDC File [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.runs/synth_1/.Xil/Vivado-3048-PC-201805041311/dcp3/osd_rom_in_context.xdc] for cell 'osd_display_m0/osd_rom_m0'
Parsing XDC File [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/constrs_1/new/vga_char.xdc]
Finished Parsing XDC File [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/constrs_1/new/vga_char.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/constrs_1/new/vga_char.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 809.711 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'osd_display_m0/osd_rom_m0' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 809.711 ; gain = 505.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 809.711 ; gain = 505.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for osd_display_m0/osd_rom_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for video_pll_m0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 809.711 ; gain = 505.633
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_active" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_cnt_reg was removed.  [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/timing_gen_xy.v:75]
WARNING: [Synth 8-6014] Unused sequential element y_cnt_reg was removed.  [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/timing_gen_xy.v:84]
WARNING: [Synth 8-6014] Unused sequential element osd_x_reg was removed.  [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/osd_display.v:99]
WARNING: [Synth 8-6014] Unused sequential element osd_ram_addr_reg was removed.  [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/osd_display.v:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 809.711 ; gain = 505.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module color_bar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
Module timing_gen_xy 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module osd_display 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "color_bar_m0/h_active" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element osd_display_m0/timing_gen_xy_m0/x_cnt_reg was removed.  [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/timing_gen_xy.v:75]
WARNING: [Synth 8-6014] Unused sequential element osd_display_m0/timing_gen_xy_m0/y_cnt_reg was removed.  [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/timing_gen_xy.v:84]
WARNING: [Synth 8-6014] Unused sequential element osd_display_m0/osd_x_reg was removed.  [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/osd_display.v:99]
WARNING: [Synth 8-6014] Unused sequential element osd_display_m0/osd_ram_addr_reg was removed.  [D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.srcs/sources_1/src/osd_display.v:107]
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[3]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[4]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[5]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_b_reg_reg[6]' (FDCE) to 'color_bar_m0/rgb_b_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[2]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[3]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[4]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[5]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_g_reg_reg[6]' (FDCE) to 'color_bar_m0/rgb_g_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[3]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[4]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[5]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'color_bar_m0/rgb_r_reg_reg[6]' (FDCE) to 'color_bar_m0/rgb_r_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[3]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[4]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[5]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[6]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[7]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[10]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[11]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[12]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[13]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[14]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[19]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[20]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[21]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[3]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[5]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[6]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[10]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[11]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[12]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[13]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[19]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[20]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[21]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]' (FD) to 'osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[23]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[3]' (FDR) to 'osd_display_m0/v_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[4]' (FDR) to 'osd_display_m0/v_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[5]' (FDR) to 'osd_display_m0/v_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[6]' (FDR) to 'osd_display_m0/v_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[10]' (FDR) to 'osd_display_m0/v_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[11]' (FDR) to 'osd_display_m0/v_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[12]' (FDR) to 'osd_display_m0/v_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[13]' (FDR) to 'osd_display_m0/v_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[14]' (FDR) to 'osd_display_m0/v_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[19]' (FDS) to 'osd_display_m0/v_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[20]' (FDS) to 'osd_display_m0/v_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[21]' (FDS) to 'osd_display_m0/v_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'osd_display_m0/v_data_reg[22]' (FDS) to 'osd_display_m0/v_data_reg[23]'
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/osd_x_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/osd_x_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/osd_x_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/osd_x_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/osd_x_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/osd_x_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/osd_x_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/osd_x_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/osd_x_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_b_reg_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_b_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_b_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_g_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_g_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_r_reg_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_r_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (color_bar_m0/rgb_r_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/v_data_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/v_data_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/v_data_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/v_data_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/v_data_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/v_data_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/v_data_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/v_data_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/osd_ram_addr_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (osd_display_m0/osd_ram_addr_reg[15]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 809.711 ; gain = 505.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'video_pll_m0/clk_out1' to pin 'video_pll_m0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'video_pll_m0/clk_in1' to 'sys_clk_ibufgds/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 809.711 ; gain = 505.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 814.328 ; gain = 510.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 816.219 ; gain = 512.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 816.219 ; gain = 512.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 816.219 ; gain = 512.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 816.219 ; gain = 512.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 816.219 ; gain = 512.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 816.219 ; gain = 512.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 816.219 ; gain = 512.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |video_pll     |         1|
|2     |osd_rom       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |osd_rom   |     1|
|2     |video_pll |     1|
|3     |CARRY4    |    20|
|4     |LUT1      |    10|
|5     |LUT2      |    29|
|6     |LUT3      |    16|
|7     |LUT4      |     5|
|8     |LUT5      |    10|
|9     |LUT6      |    25|
|10    |FDCE      |    70|
|11    |FDRE      |    35|
|12    |FDSE      |     1|
|13    |IBUF      |     1|
|14    |IBUFDS    |     1|
|15    |OBUF      |    18|
+------+----------+------+

Report Instance Areas: 
+------+---------------------+--------------+------+
|      |Instance             |Module        |Cells |
+------+---------------------+--------------+------+
|1     |top                  |              |   251|
|2     |  color_bar_m0       |color_bar     |   112|
|3     |  osd_display_m0     |osd_display   |   117|
|4     |    timing_gen_xy_m0 |timing_gen_xy |    73|
+------+---------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 816.219 ; gain = 512.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 816.219 ; gain = 160.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 816.219 ; gain = 512.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 818.375 ; gain = 525.766
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7101/demo/12_1_vga_char/vga_char/vga_char.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 818.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 25 13:37:46 2018...
