Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:51:56 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Div_64b/post_route_timing_summary.rpt
| Design       : Div_64b
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.471    -1405.226                    613                 2077        0.057        0.000                      0                 2077        4.230        0.000                       0                  2173  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.471    -1405.226                    613                 2077        0.057        0.000                      0                 2077        4.230        0.000                       0                  2173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          613  Failing Endpoints,  Worst Slack       -3.471ns,  Total Violation    -1405.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.471ns  (required time - arrival time)
  Source:                 div_temp/numer_temp_19_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_temp/numer_temp_15_q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.363ns  (logic 6.263ns (46.870%)  route 7.100ns (53.130%))
  Logic Levels:           46  (CARRY4=38 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2172, unset)         0.704     0.704    div_temp/clock
    SLICE_X38Y40         FDRE                                         r  div_temp/numer_temp_19_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  div_temp/numer_temp_19_q_reg[20]/Q
                         net (fo=9, routed)           0.631     1.728    div_temp/numer_temp_19_q[20]
    SLICE_X36Y41         LUT4 (Prop_lut4_I1_O)        0.097     1.825 r  div_temp/quo17_q_reg[19]_srl4_i_86/O
                         net (fo=1, routed)           0.000     1.825    div_temp/quo17_q_reg[19]_srl4_i_86_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.204 r  div_temp/quo17_q_reg[19]_srl4_i_70/CO[3]
                         net (fo=1, routed)           0.000     2.204    div_temp/quo17_q_reg[19]_srl4_i_70_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.296 r  div_temp/quo17_q_reg[19]_srl4_i_61/CO[3]
                         net (fo=1, routed)           0.000     2.296    div_temp/quo17_q_reg[19]_srl4_i_61_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.388 r  div_temp/quo17_q_reg[19]_srl4_i_52/CO[3]
                         net (fo=1, routed)           0.000     2.388    div_temp/quo17_q_reg[19]_srl4_i_52_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.480 r  div_temp/quo17_q_reg[19]_srl4_i_43/CO[3]
                         net (fo=1, routed)           0.000     2.480    div_temp/quo17_q_reg[19]_srl4_i_43_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.572 r  div_temp/quo17_q_reg[19]_srl4_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.572    div_temp/quo17_q_reg[19]_srl4_i_34_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.664 r  div_temp/quo17_q_reg[19]_srl4_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.664    div_temp/quo17_q_reg[19]_srl4_i_25_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.756 r  div_temp/quo17_q_reg[19]_srl4_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.756    div_temp/quo17_q_reg[19]_srl4_i_16_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.848 r  div_temp/quo17_q_reg[19]_srl4_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.848    div_temp/quo17_q_reg[19]_srl4_i_7_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.940 r  div_temp/quo17_q_reg[19]_srl4_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.941    div_temp/quo17_q_reg[19]_srl4_i_2_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     3.060 r  div_temp/quo17_q_reg[19]_srl4_i_1/CO[1]
                         net (fo=489, routed)         0.794     3.854    div_temp/quo14_d[19]
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.251     4.105 r  div_temp/numer_temp_15_q[28]_i_3/O
                         net (fo=6, routed)           0.397     4.502    div_temp/numer_temp_15_q[28]_i_3_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.097     4.599 r  div_temp/quo17_q_reg[18]_srl4_i_75/O
                         net (fo=1, routed)           0.433     5.032    div_temp/quo17_q_reg[18]_srl4_i_75_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.406 r  div_temp/quo17_q_reg[18]_srl4_i_63/CO[3]
                         net (fo=1, routed)           0.000     5.406    div_temp/quo17_q_reg[18]_srl4_i_63_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.495 r  div_temp/quo17_q_reg[18]_srl4_i_54/CO[3]
                         net (fo=1, routed)           0.000     5.495    div_temp/quo17_q_reg[18]_srl4_i_54_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.584 r  div_temp/quo17_q_reg[18]_srl4_i_45/CO[3]
                         net (fo=1, routed)           0.000     5.584    div_temp/quo17_q_reg[18]_srl4_i_45_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.673 r  div_temp/quo17_q_reg[18]_srl4_i_36/CO[3]
                         net (fo=1, routed)           0.000     5.673    div_temp/quo17_q_reg[18]_srl4_i_36_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.762 r  div_temp/quo17_q_reg[18]_srl4_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.762    div_temp/quo17_q_reg[18]_srl4_i_27_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.851 r  div_temp/quo17_q_reg[18]_srl4_i_18/CO[3]
                         net (fo=1, routed)           0.001     5.851    div_temp/quo17_q_reg[18]_srl4_i_18_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.940 r  div_temp/quo17_q_reg[18]_srl4_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.940    div_temp/quo17_q_reg[18]_srl4_i_9_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.029 r  div_temp/quo17_q_reg[18]_srl4_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.029    div_temp/quo17_q_reg[18]_srl4_i_2_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     6.202 r  div_temp/quo17_q_reg[18]_srl4_i_1/CO[2]
                         net (fo=312, routed)         0.861     7.063    div_temp/quo14_d[18]
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.237     7.300 r  div_temp/numer_temp_15_q[23]_i_4/O
                         net (fo=8, routed)           0.466     7.766    div_temp/numer_temp_15_q[23]_i_4_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.097     7.863 r  div_temp/quo17_q_reg[17]_srl4_i_81/O
                         net (fo=1, routed)           0.377     8.240    div_temp/quo17_q_reg[17]_srl4_i_81_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     8.525 r  div_temp/quo17_q_reg[17]_srl4_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.525    div_temp/quo17_q_reg[17]_srl4_i_72_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.614 r  div_temp/quo17_q_reg[17]_srl4_i_63/CO[3]
                         net (fo=1, routed)           0.000     8.614    div_temp/quo17_q_reg[17]_srl4_i_63_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.703 r  div_temp/quo17_q_reg[17]_srl4_i_54/CO[3]
                         net (fo=1, routed)           0.000     8.703    div_temp/quo17_q_reg[17]_srl4_i_54_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.792 r  div_temp/quo17_q_reg[17]_srl4_i_45/CO[3]
                         net (fo=1, routed)           0.001     8.793    div_temp/quo17_q_reg[17]_srl4_i_45_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.882 r  div_temp/quo17_q_reg[17]_srl4_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.882    div_temp/quo17_q_reg[17]_srl4_i_36_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.971 r  div_temp/quo17_q_reg[17]_srl4_i_27/CO[3]
                         net (fo=1, routed)           0.000     8.971    div_temp/quo17_q_reg[17]_srl4_i_27_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.060 r  div_temp/quo17_q_reg[17]_srl4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.060    div_temp/quo17_q_reg[17]_srl4_i_18_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.149 r  div_temp/quo17_q_reg[17]_srl4_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.149    div_temp/quo17_q_reg[17]_srl4_i_9_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.238 r  div_temp/quo17_q_reg[17]_srl4_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.238    div_temp/quo17_q_reg[17]_srl4_i_2_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     9.411 r  div_temp/quo17_q_reg[17]_srl4_i_1/CO[2]
                         net (fo=299, routed)         0.811    10.222    div_temp/quo14_d[17]
    SLICE_X34Y50         LUT5 (Prop_lut5_I1_O)        0.237    10.459 r  div_temp/numer_temp_15_q[26]_i_2/O
                         net (fo=4, routed)           0.488    10.947    div_temp/numer_temp_15_q[26]_i_2_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.097    11.044 r  div_temp/quo17_q_reg[16]_srl4_i_77/O
                         net (fo=1, routed)           0.524    11.567    div_temp/quo17_q_reg[16]_srl4_i_77_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    11.941 r  div_temp/quo17_q_reg[16]_srl4_i_65/CO[3]
                         net (fo=1, routed)           0.000    11.941    div_temp/quo17_q_reg[16]_srl4_i_65_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.030 r  div_temp/quo17_q_reg[16]_srl4_i_56/CO[3]
                         net (fo=1, routed)           0.000    12.030    div_temp/quo17_q_reg[16]_srl4_i_56_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.119 r  div_temp/quo17_q_reg[16]_srl4_i_47/CO[3]
                         net (fo=1, routed)           0.000    12.119    div_temp/quo17_q_reg[16]_srl4_i_47_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.208 r  div_temp/quo17_q_reg[16]_srl4_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.208    div_temp/quo17_q_reg[16]_srl4_i_38_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.297 r  div_temp/quo17_q_reg[16]_srl4_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.297    div_temp/quo17_q_reg[16]_srl4_i_29_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.386 r  div_temp/quo17_q_reg[16]_srl4_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.386    div_temp/quo17_q_reg[16]_srl4_i_20_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.475 r  div_temp/quo17_q_reg[16]_srl4_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.475    div_temp/quo17_q_reg[16]_srl4_i_11_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.564 r  div_temp/quo17_q_reg[16]_srl4_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.564    div_temp/quo17_q_reg[16]_srl4_i_2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    12.653 r  div_temp/quo17_q_reg[16]_srl4_i_1/CO[3]
                         net (fo=80, routed)          0.947    13.600    div_temp/quo14_d[16]
    SLICE_X45Y53         LUT3 (Prop_lut3_I1_O)        0.097    13.697 r  div_temp/numer_temp_15_q[42]_i_1/O
                         net (fo=2, routed)           0.370    14.067    div_temp/numer_temp_15_d[42]
    SLICE_X45Y53         FDRE                                         r  div_temp/numer_temp_15_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=2172, unset)         0.669    10.669    div_temp/clock
    SLICE_X45Y53         FDRE                                         r  div_temp/numer_temp_15_q_reg[42]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X45Y53         FDRE (Setup_fdre_C_D)       -0.038    10.595    div_temp/numer_temp_15_q_reg[42]
  -------------------------------------------------------------------
                         required time                         10.595    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                 -3.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 div_temp/numer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div_temp/numer_temp_3_q_reg[0]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2172, unset)         0.411     0.411    div_temp/clock
    SLICE_X47Y94         FDRE                                         r  div_temp/numer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  div_temp/numer_reg[0]/Q
                         net (fo=1, routed)           0.055     0.607    div_temp/numer_reg_n_0_[0]
    SLICE_X46Y94         SRLC32E                                      r  div_temp/numer_temp_3_q_reg[0]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2172, unset)         0.432     0.432    div_temp/clock
    SLICE_X46Y94         SRLC32E                                      r  div_temp/numer_temp_3_q_reg[0]_srl18/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X46Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    div_temp/numer_temp_3_q_reg[0]_srl18
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y84  div_temp/denom0_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230      SLICE_X46Y94  div_temp/numer_temp_7_q_reg[3]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230      SLICE_X46Y94  div_temp/numer_temp_7_q_reg[3]_srl17/CLK



