module register_N
(
	
)


always_ff @ (posedge Clk)
	begin
			if (Aload)
				X <= Sum[8];
	end