<?xml version="1.0" encoding="UTF-8"?>
<!-- edited with XMLSpy v2007 sp2 (http://www.altova.com) by Mark Noll (private) -->
<!--
// Description : busInterface.xsd
// Author: The SPIRIT Consortium Schema Working Group
// Version:     $Revision: 1119 $
// Date:        $Date: 2008-01-30 13:30:50 -0800 (Wed, 30 Jan 2008) $
// Tag:         $Name$
//
// Copyright (c) 2005, 2006, 2007 The SPIRIT Consortium.  All rights reserved.
// www.spiritconsortium.org
//
// THIS WORK FORMS PART OF A SPIRIT CONSORTIUM SPECIFICATION.
// USE OF THESE MATERIALS ARE GOVERNED BY
// THE LEGAL TERMS AND CONDITIONS OUTLINED IN THE SPIRIT
// SPECIFICATION DISCLAIMER AVAILABLE FROM
// www.spiritconsortium.org
//
// This source file is provided on an AS IS basis. The SPIRIT Consortium disclaims 
// ANY WARRANTY EXPRESS OR IMPLIED INCLUDING ANY WARRANTY OF
// MERCHANTABILITY AND FITNESS FOR USE FOR A PARTICULAR PURPOSE. 
// The user of the source file shall indemnify and hold The SPIRIT Consortium harmless
// from any damages or liability arising out of the use thereof or the performance or
// implementation or partial implementation of the schema.
-->
<xs:schema xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.4" targetNamespace="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.4" elementFormDefault="qualified" attributeFormDefault="qualified">
    <xs:include schemaLocation="identifier.xsd"/>
    <xs:include schemaLocation="memoryMap.xsd"/>
    <xs:include schemaLocation="port.xsd"/>
    <xs:simpleType name="bitSteeringType">
        <xs:annotation>
            <xs:documentation>Indicates whether bit steering should be used to map this interface onto a bus of different data width.

Values are "on", "off" (defaults to "off").</xs:documentation>
        </xs:annotation>
        <xs:restriction base="xs:string">
            <xs:enumeration value="on"/>
            <xs:enumeration value="off"/>
        </xs:restriction>
    </xs:simpleType>
    <xs:simpleType name="endianessType">
        <xs:annotation>
            <xs:documentation>'big': means the most significant element of any multi-element  data field is stored at the lowest memory address. 'little' means the least significant element of any multi-element data field is stored at the lowest memory address. If this element is not present the default is 'little' endian.</xs:documentation>
        </xs:annotation>
        <xs:restriction base="xs:string">
            <xs:enumeration value="big"/>
            <xs:enumeration value="little"/>
        </xs:restriction>
    </xs:simpleType>
    <xs:element name="bitsInLau" type="xs:positiveInteger">
        <xs:annotation>
            <xs:documentation>The number of bits in the least addressable unit. The default is byte addressable (8 bits).</xs:documentation>
        </xs:annotation>
    </xs:element>
    <xs:element name="busInterface" type="spirit:busInterfaceType">
        <xs:annotation>
            <xs:documentation>Describes one of the bus interfaces supported by this component.</xs:documentation>
        </xs:annotation>
    </xs:element>
    <xs:element name="busInterfaces">
        <xs:annotation>
            <xs:documentation>A list of bus interfaces supported by this component.</xs:documentation>
        </xs:annotation>
        <xs:complexType>
            <xs:sequence>
                <xs:element ref="spirit:busInterface" maxOccurs="unbounded"/>
            </xs:sequence>
        </xs:complexType>
    </xs:element>
    <xs:complexType name="busInterfaceType">
        <xs:annotation>
            <xs:documentation>Type definition for a busInterface in a component</xs:documentation>
        </xs:annotation>
        <xs:sequence>
            <xs:group ref="spirit:nameGroup"/>
            <xs:element name="busType" type="spirit:libraryRefType">
                <xs:annotation>
                    <xs:documentation>The bus type of this interface. Refers to bus definition using vendor, library, name, version attributes.</xs:documentation>
                </xs:annotation>
            </xs:element>
            <xs:element name="abstractionType" type="spirit:libraryRefType" minOccurs="0">
                <xs:annotation>
                    <xs:documentation>The abstraction type/level of this interface. Refers to abstraction definition using vendor, library, name, version attributes. Bus definition can be found through a reference in this file.</xs:documentation>
                </xs:annotation>
            </xs:element>
            <xs:group ref="spirit:interfaceMode">
                <xs:annotation>
                    <xs:documentation>Indicates the usage mode of this instance of the bus interface.</xs:documentation>
                </xs:annotation>
            </xs:group>
            <xs:element name="connectionRequired" type="xs:boolean" default="false" minOccurs="0">
                <xs:annotation>
                    <xs:documentation>Indicates whether a connection to this interface is required for proper component functionality.</xs:documentation>
                </xs:annotation>
            </xs:element>
            <xs:element name="portMaps" minOccurs="0">
                <xs:annotation>
                    <xs:documentation>Listing of maps between component ports and bus ports.</xs:documentation>
                </xs:annotation>
                <xs:complexType>
                    <xs:sequence>
                        <xs:element name="portMap" maxOccurs="unbounded">
                            <xs:annotation>
                                <xs:documentation>Maps a component's port to a port in a bus description. This is the logical to physical mapping. The logical pin comes from the bus interface and the physical pin from the component.</xs:documentation>
                            </xs:annotation>
                            <xs:complexType>
                                <xs:sequence>
                                    <xs:element name="logicalPort">
                                        <xs:annotation>
                                            <xs:documentation>Logical port from abstraction definition</xs:documentation>
                                        </xs:annotation>
                                        <xs:complexType>
                                            <xs:sequence>
                                                <xs:element name="name" type="xs:Name">
                                                    <xs:annotation>
                                                        <xs:documentation>Bus port name as specified inside the abstraction definition</xs:documentation>
                                                    </xs:annotation>
                                                </xs:element>
                                                <xs:element name="vector" minOccurs="0">
                                                    <xs:annotation>
                                                        <xs:documentation>Definition of the logical indecies for a vectored port.</xs:documentation>
                                                    </xs:annotation>
                                                    <xs:complexType>
                                                        <xs:sequence>
                                                            <xs:element name="left">
                                                                <xs:annotation>
                                                                    <xs:documentation>Defines which logical bit maps to the physical left bit below</xs:documentation>
                                                                </xs:annotation>
                                                                <xs:complexType>
                                                                    <xs:simpleContent>
                                                                        <xs:extension base="xs:nonNegativeInteger">
                                                                            <xs:attributeGroup ref="spirit:long.prompt.att"/>
                                                                        </xs:extension>
                                                                    </xs:simpleContent>
                                                                </xs:complexType>
                                                            </xs:element>
                                                            <xs:element name="right">
                                                                <xs:annotation>
                                                                    <xs:documentation>Defines which logical bit maps to the physical right bit below</xs:documentation>
                                                                </xs:annotation>
                                                                <xs:complexType>
                                                                    <xs:simpleContent>
                                                                        <xs:extension base="xs:nonNegativeInteger">
                                                                            <xs:attributeGroup ref="spirit:long.prompt.att"/>
                                                                        </xs:extension>
                                                                    </xs:simpleContent>
                                                                </xs:complexType>
                                                            </xs:element>
                                                        </xs:sequence>
                                                    </xs:complexType>
                                                </xs:element>
                                            </xs:sequence>
                                        </xs:complexType>
                                    </xs:element>
                                    <xs:element name="physicalPort">
                                        <xs:annotation>
                                            <xs:documentation>Physical port from this component</xs:documentation>
                                        </xs:annotation>
                                        <xs:complexType>
                                            <xs:sequence>
                                                <xs:element name="name" type="xs:Name">
                                                    <xs:annotation>
                                                        <xs:documentation>Component port name as specified inside the model port section</xs:documentation>
                                                    </xs:annotation>
                                                </xs:element>
                                                <xs:element ref="spirit:vector" minOccurs="0"/>
                                            </xs:sequence>
                                        </xs:complexType>
                                    </xs:element>
                                </xs:sequence>
                                <!--								<xs:simpleContent>
									<xs:extension base="xs:token">
										<xs:attribute name="busSignal" type="xs:Name" use="required"/>
										<xs:attribute name="left" type="xs:nonNegativeInteger"/>
										<xs:attribute name="right" type="xs:nonNegativeInteger"/>
									</xs:extension>
								</xs:simpleContent> -->
                            </xs:complexType>
                        </xs:element>
                    </xs:sequence>
                </xs:complexType>
            </xs:element>
            <xs:element ref="spirit:bitsInLau" minOccurs="0"/>
            <xs:element name="bitSteering" default="off" minOccurs="0">
                <xs:annotation>
                    <xs:documentation>Indicates whether bit steering should be used to map this interface onto a bus of different data width.

Values are "on", "off" (defaults to "off").</xs:documentation>
                </xs:annotation>
                <xs:complexType>
                    <xs:simpleContent>
                        <xs:extension base="spirit:bitSteeringType">
                            <xs:attributeGroup ref="spirit:string.prompt.att"/>
                        </xs:extension>
                    </xs:simpleContent>
                </xs:complexType>
            </xs:element>
            <xs:element name="endianness" type="spirit:endianessType" minOccurs="0">
                <xs:annotation>
                    <xs:documentation>'big': means the most significant element of any multi-element  data field is stored at the lowest memory address. 'little' means the least significant element of any multi-element data field is stored at the lowest memory address. If this element is not present the default is 'little' endian.</xs:documentation>
                </xs:annotation>
            </xs:element>
            <xs:element ref="spirit:parameters" minOccurs="0"/>
            <xs:element ref="spirit:vendorExtensions" minOccurs="0"/>
        </xs:sequence>
        <xs:anyAttribute namespace="##any" processContents="lax"/>
    </xs:complexType>
    <xs:element name="group" type="xs:Name">
        <xs:annotation>
            <xs:documentation>Indicates which system interface is being mirrored. Name must match a group name present on one or more ports in the corresonding bus definition.</xs:documentation>
        </xs:annotation>
    </xs:element>
    <xs:element name="channels">
        <xs:annotation>
            <xs:documentation>Lists all channel connections between mirror interfaces of this component.</xs:documentation>
        </xs:annotation>
        <xs:complexType>
            <xs:sequence>
                <xs:element name="channel" maxOccurs="unbounded">
                    <xs:annotation>
                        <xs:documentation>Defines a set of mirrored interfaces of this component that are connected to one another.</xs:documentation>
                    </xs:annotation>
                    <xs:complexType>
                        <xs:sequence>
                            <xs:group ref="spirit:nameGroup"/>
                            <xs:element name="busInterfaceRef" type="xs:Name" minOccurs="2" maxOccurs="unbounded">
                                <xs:annotation>
                                    <xs:documentation>Contains the name of one of the bus interfaces that is part of this channel. The ordering of the references may be important to the design environment.</xs:documentation>
                                </xs:annotation>
                            </xs:element>
                        </xs:sequence>
                    </xs:complexType>
                </xs:element>
            </xs:sequence>
        </xs:complexType>
        <xs:unique name="channelConnections">
            <xs:selector xpath="spirit:channel/spirit:busInterfaceRef"/>
            <xs:field xpath="."/>
        </xs:unique>
    </xs:element>
    <xs:element name="remapStates">
        <xs:annotation>
            <xs:documentation>Contains a list of remap state names and associated port values</xs:documentation>
        </xs:annotation>
        <xs:complexType>
            <xs:sequence>
                <xs:element name="remapState" maxOccurs="unbounded">
                    <xs:annotation>
                        <xs:documentation>Contains a list of ports and values which tell the decoder to enter this remap state. The name attribute identifies the name of the state</xs:documentation>
                    </xs:annotation>
                    <xs:complexType>
                        <xs:sequence>
                            <xs:group ref="spirit:nameGroup"/>
                            <xs:element name="remapPort" maxOccurs="unbounded">
                                <xs:annotation>
                                    <xs:documentation>Contains the name and value of a port on the component, the value indicates the logic value which this port must take to effect the remapping. The portMapRef attribute stores the name of the port which takes that value.</xs:documentation>
                                </xs:annotation>
                                <xs:complexType>
                                    <xs:simpleContent>
                                        <xs:extension base="spirit:scaledNonNegativeInteger">
                                            <xs:attribute name="portNameRef" type="xs:NMTOKEN" use="required">
                                                <xs:annotation>
                                                    <xs:documentation>This attribute identifies a signal on the component which affects the component's memory layout </xs:documentation>
                                                </xs:annotation>
                                            </xs:attribute>
                                            <xs:attribute name="portIndex" type="xs:nonNegativeInteger">
                                                <xs:annotation>
                                                    <xs:documentation>Index for a vectored type port. Must be a number between left and right for the port.</xs:documentation>
                                                </xs:annotation>
                                            </xs:attribute>
                                        </xs:extension>
                                    </xs:simpleContent>
                                </xs:complexType>
                            </xs:element>
                        </xs:sequence>
                    </xs:complexType>
                </xs:element>
            </xs:sequence>
        </xs:complexType>
    </xs:element>
    <xs:group name="interfaceMode">
        <xs:annotation>
            <xs:documentation>Group of the different modes a busInterface can take on in a component</xs:documentation>
        </xs:annotation>
        <xs:choice>
            <xs:element name="master">
                <xs:annotation>
                    <xs:documentation>If this element is present, the bus interface can serve as a master.  This element encapsulates additional information related to its role as master.</xs:documentation>
                </xs:annotation>
                <xs:complexType>
                    <xs:sequence>
                        <xs:element name="addressSpaceRef" minOccurs="0">
                            <xs:annotation>
                                <xs:documentation>If this master connects to an addressable bus, this element references the address space it maps to.</xs:documentation>
                            </xs:annotation>
                            <xs:complexType>
                                <xs:complexContent>
                                    <xs:extension base="spirit:addrSpaceRefType">
                                        <xs:sequence>
                                            <xs:annotation>
                                                <xs:documentation>If the master's mapping to the physical address space is not zero based, the baseAddress element may be used to indicate the offset. If not specified the offset is 0. The baseAddress is in units of the addressSpace addressUnitBits</xs:documentation>
                                            </xs:annotation>
                                            <xs:element name="baseAddress" minOccurs="0">
                                                <xs:annotation>
                                                    <xs:documentation>Base of an address space.</xs:documentation>
                                                </xs:annotation>
                                                <xs:complexType>
                                                    <xs:simpleContent>
                                                        <xs:extension base="spirit:scaledInteger">
                                                            <xs:attributeGroup ref="spirit:long.att"/>
                                                            <xs:attribute ref="spirit:prompt" default="Base Address:"/>
                                                        </xs:extension>
                                                    </xs:simpleContent>
                                                </xs:complexType>
                                            </xs:element>
                                        </xs:sequence>
                                    </xs:extension>
                                </xs:complexContent>
                            </xs:complexType>
                        </xs:element>
                    </xs:sequence>
                </xs:complexType>
            </xs:element>
            <xs:element name="slave">
                <xs:annotation>
                    <xs:documentation>If this element is present, the bus interface can serve as a slave.</xs:documentation>
                </xs:annotation>
                <xs:complexType>
                    <xs:sequence>
                        <xs:element ref="spirit:memoryMapRef" minOccurs="0"/>
                        <xs:element name="bridge" minOccurs="0" maxOccurs="unbounded">
                            <xs:annotation>
                                <xs:documentation>If this element is present, it indicates that the bus interface provides a bridge to another master bus interface on the same component.  It has a masterRef attribute which contains the name of the other bus interface.  It also has an opaque attribute to indicate that the bus bridge is opaque.

Any slave interface can bridge to multiple master interfaces, and multiple slave interfaces can bridge to the same master interface.</xs:documentation>
                            </xs:annotation>
                            <xs:complexType>
                                <xs:attribute name="masterRef" type="xs:Name" use="required">
                                    <xs:annotation>
                                        <xs:documentation>The name of the master bus interface to which this interface bridges.</xs:documentation>
                                    </xs:annotation>
                                </xs:attribute>
                                <xs:attribute name="opaque" type="xs:boolean" use="required">
                                    <xs:annotation>
                                        <xs:documentation>If true, then this bridge is opaque; the whole of the address range is mappeed by the bridge and there are no gaps.</xs:documentation>
                                    </xs:annotation>
                                </xs:attribute>
                            </xs:complexType>
                        </xs:element>
                        <xs:element name="fileSetRefGroup" minOccurs="0" maxOccurs="unbounded">
                            <xs:annotation>
                                <xs:documentation>This reference is used to point the filesets that are associated with this slave port.

Depending on the slave port function, there may be completely different software drivers associated with the different ports. </xs:documentation>
                            </xs:annotation>
                            <xs:complexType>
                                <xs:sequence>
                                    <xs:element name="group" type="xs:Name" minOccurs="0">
                                        <xs:annotation>
                                            <xs:documentation>Abritray name assigned to the collections of fileSets.</xs:documentation>
                                        </xs:annotation>
                                    </xs:element>
                                    <xs:element ref="spirit:fileSetRef" minOccurs="0" maxOccurs="unbounded"/>
                                </xs:sequence>
                            </xs:complexType>
                        </xs:element>
                    </xs:sequence>
                </xs:complexType>
            </xs:element>
            <xs:element name="system">
                <xs:annotation>
                    <xs:documentation>If this element is present, the bus interface is a system interface, neither master nor slave, with a specific function on the bus.</xs:documentation>
                </xs:annotation>
                <xs:complexType>
                    <xs:sequence>
                        <xs:element ref="spirit:group"/>
                    </xs:sequence>
                </xs:complexType>
            </xs:element>
            <xs:element name="mirroredSlave">
                <xs:annotation>
                    <xs:documentation>If this element is present, the bus interface represents a mirrored slave interface. All directional constraints on ports are reversed relative to the specification in the bus definition.</xs:documentation>
                </xs:annotation>
                <xs:complexType>
                    <xs:sequence minOccurs="0">
                        <xs:element name="baseAddresses" minOccurs="0">
                            <xs:annotation>
                                <xs:documentation>Represents a set of remap base addresses.</xs:documentation>
                            </xs:annotation>
                            <xs:complexType>
                                <xs:sequence>
                                    <xs:element name="remapAddress" maxOccurs="unbounded">
                                        <xs:annotation>
                                            <xs:documentation>Base of an address block. The state attribute indicates the name of the remap state for which this address is valid.</xs:documentation>
                                        </xs:annotation>
                                        <xs:complexType>
                                            <xs:simpleContent>
                                                <xs:extension base="spirit:scaledNonNegativeInteger">
                                                    <xs:attributeGroup ref="spirit:long.att"/>
                                                    <xs:attribute ref="spirit:prompt" default="Base Address:"/>
                                                    <xs:attribute name="state" type="xs:string">
                                                        <xs:annotation>
                                                            <xs:documentation>Name of the state in which this remapped address range is valid</xs:documentation>
                                                        </xs:annotation>
                                                    </xs:attribute>
                                                </xs:extension>
                                            </xs:simpleContent>
                                        </xs:complexType>
                                    </xs:element>
                                    <xs:element name="range">
                                        <xs:annotation>
                                            <xs:documentation>The address range of mirrored slave. </xs:documentation>
                                        </xs:annotation>
                                        <xs:complexType>
                                            <xs:simpleContent>
                                                <xs:extension base="spirit:scaledPositiveInteger">
                                                    <xs:attributeGroup ref="spirit:long.prompt.att"/>
                                                </xs:extension>
                                            </xs:simpleContent>
                                        </xs:complexType>
                                    </xs:element>
                                </xs:sequence>
                            </xs:complexType>
                        </xs:element>
                    </xs:sequence>
                </xs:complexType>
            </xs:element>
            <xs:element name="mirroredMaster">
                <xs:annotation>
                    <xs:documentation>If this element is present, the bus interface represents a mirrored master interface. All directional constraints on ports are reversed relative to the specification in the bus definition.</xs:documentation>
                </xs:annotation>
                <xs:complexType/>
            </xs:element>
            <xs:element name="mirroredSystem">
                <xs:annotation>
                    <xs:documentation>If this element is present, the bus interface represents a mirrored system interface. All directional constraints on ports are reversed relative to the specification in the bus definition.</xs:documentation>
                </xs:annotation>
                <xs:complexType>
                    <xs:sequence>
                        <xs:element ref="spirit:group"/>
                    </xs:sequence>
                </xs:complexType>
            </xs:element>
            <xs:element name="monitor">
                <xs:annotation>
                    <xs:documentation>Indicates that this is a (passive) monitor interface. All of the ports in the interface must be inputs. The type of interface to be monitored is specified with the required interfaceType attribute. The spirit:group element must be specified if monitoring a system interface.</xs:documentation>
                </xs:annotation>
                <xs:complexType>
                    <xs:sequence>
                        <xs:element ref="spirit:group" minOccurs="0"/>
                    </xs:sequence>
                    <xs:attribute name="interfaceMode" use="required">
                        <xs:simpleType>
                            <xs:restriction base="xs:token">
                                <xs:enumeration value="master"/>
                                <xs:enumeration value="slave"/>
                                <xs:enumeration value="system"/>
                                <xs:enumeration value="mirroredMaster"/>
                                <xs:enumeration value="mirroredSlave"/>
                                <xs:enumeration value="mirroredSystem"/>
                            </xs:restriction>
                        </xs:simpleType>
                    </xs:attribute>
                </xs:complexType>
            </xs:element>
        </xs:choice>
    </xs:group>
    <xs:group name="abstractorInterfaceMode">
        <xs:annotation>
            <xs:documentation>Group of the different modes a busInterface can take on in an abstractor</xs:documentation>
        </xs:annotation>
        <xs:choice>
            <xs:element name="master">
                <xs:annotation>
                    <xs:documentation>If this element is present, the bus interface can serve as a master.  This element encapsulates additional information related to its role as master.</xs:documentation>
                </xs:annotation>
                <xs:complexType/>
            </xs:element>
            <xs:element name="slave">
                <xs:annotation>
                    <xs:documentation>If this element is present, the bus interface can serve as a slave.</xs:documentation>
                </xs:annotation>
                <xs:complexType/>
            </xs:element>
            <xs:element name="system">
                <xs:annotation>
                    <xs:documentation>If this element is present, the bus interface is a system interface, neither master nor slave, with a specific function on the bus.</xs:documentation>
                </xs:annotation>
                <xs:complexType>
                    <xs:sequence>
                        <xs:element ref="spirit:group"/>
                    </xs:sequence>
                </xs:complexType>
            </xs:element>
            <xs:element name="mirroredSlave">
                <xs:annotation>
                    <xs:documentation>If this element is present, the bus interface represents a mirrored slave interface. All directional constraints on ports are reversed relative to the specification in the bus definition.</xs:documentation>
                </xs:annotation>
                <xs:complexType/>
            </xs:element>
            <xs:element name="mirroredMaster">
                <xs:annotation>
                    <xs:documentation>If this element is present, the bus interface represents a mirrored master interface. All directional constraints on ports are reversed relative to the specification in the bus definition.</xs:documentation>
                </xs:annotation>
                <xs:complexType/>
            </xs:element>
            <xs:element name="mirroredSystem">
                <xs:annotation>
                    <xs:documentation>If this element is present, the bus interface represents a mirrored system interface. All directional constraints on ports are reversed relative to the specification in the bus definition.</xs:documentation>
                </xs:annotation>
                <xs:complexType>
                    <xs:sequence>
                        <xs:element ref="spirit:group"/>
                    </xs:sequence>
                </xs:complexType>
            </xs:element>
        </xs:choice>
    </xs:group>
    <xs:complexType name="abstractorBusInterfaceType">
        <xs:annotation>
            <xs:documentation>Type definition for a busInterface in a component</xs:documentation>
        </xs:annotation>
        <xs:sequence>
            <xs:group ref="spirit:nameGroup"/>
            <xs:element name="abstractionType" type="spirit:libraryRefType">
                <xs:annotation>
                    <xs:documentation>The abstraction type/level of this interface. Refers to abstraction definition using vendor, library, name, version attributes. Bus definition can be found through a reference in this file.</xs:documentation>
                </xs:annotation>
            </xs:element>
            <xs:element name="portMaps" minOccurs="0">
                <xs:annotation>
                    <xs:documentation>Listing of maps between component ports and bus ports.</xs:documentation>
                </xs:annotation>
                <xs:complexType>
                    <xs:sequence>
                        <xs:element name="portMap" maxOccurs="unbounded">
                            <xs:annotation>
                                <xs:documentation>Maps a component's port to a port in a bus description. This is the logical to physical mapping. The logical pin comes from the bus interface and the physical pin from the component.</xs:documentation>
                            </xs:annotation>
                            <xs:complexType>
                                <xs:sequence>
                                    <xs:element name="logicalPort">
                                        <xs:annotation>
                                            <xs:documentation>Logical port from abstraction definition</xs:documentation>
                                        </xs:annotation>
                                        <xs:complexType>
                                            <xs:sequence>
                                                <xs:element name="name" type="xs:Name">
                                                    <xs:annotation>
                                                        <xs:documentation>Bus port name as specified inside the abstraction definition</xs:documentation>
                                                    </xs:annotation>
                                                </xs:element>
                                                <xs:element name="vector" minOccurs="0">
                                                    <xs:annotation>
                                                        <xs:documentation>Definition of the logical indecies for a vectored port.</xs:documentation>
                                                    </xs:annotation>
                                                    <xs:complexType>
                                                        <xs:sequence>
                                                            <xs:element name="left">
                                                                <xs:annotation>
                                                                    <xs:documentation>Defines which logical bit maps to the physical left bit below</xs:documentation>
                                                                </xs:annotation>
                                                                <xs:complexType>
                                                                    <xs:simpleContent>
                                                                        <xs:extension base="xs:nonNegativeInteger">
                                                                            <xs:attributeGroup ref="spirit:long.prompt.att"/>
                                                                        </xs:extension>
                                                                    </xs:simpleContent>
                                                                </xs:complexType>
                                                            </xs:element>
                                                            <xs:element name="right">
                                                                <xs:annotation>
                                                                    <xs:documentation>Defines which logical bit maps to the physical right bit below</xs:documentation>
                                                                </xs:annotation>
                                                                <xs:complexType>
                                                                    <xs:simpleContent>
                                                                        <xs:extension base="xs:nonNegativeInteger">
                                                                            <xs:attributeGroup ref="spirit:long.prompt.att"/>
                                                                        </xs:extension>
                                                                    </xs:simpleContent>
                                                                </xs:complexType>
                                                            </xs:element>
                                                        </xs:sequence>
                                                    </xs:complexType>
                                                </xs:element>
                                            </xs:sequence>
                                        </xs:complexType>
                                    </xs:element>
                                    <xs:element name="physicalPort">
                                        <xs:annotation>
                                            <xs:documentation>Physical port from this component</xs:documentation>
                                        </xs:annotation>
                                        <xs:complexType>
                                            <xs:sequence>
                                                <xs:element name="name" type="xs:Name">
                                                    <xs:annotation>
                                                        <xs:documentation>Component port name as specified inside the model port section</xs:documentation>
                                                    </xs:annotation>
                                                </xs:element>
                                                <xs:element ref="spirit:vector" minOccurs="0"/>
                                            </xs:sequence>
                                        </xs:complexType>
                                    </xs:element>
                                </xs:sequence>
                                <!--								<xs:simpleContent>
									<xs:extension base="xs:token">
										<xs:attribute name="busSignal" type="xs:Name" use="required"/>
										<xs:attribute name="left" type="xs:nonNegativeInteger"/>
										<xs:attribute name="right" type="xs:nonNegativeInteger"/>
									</xs:extension>
								</xs:simpleContent> -->
                            </xs:complexType>
                        </xs:element>
                    </xs:sequence>
                </xs:complexType>
            </xs:element>
            <xs:element ref="spirit:parameters" minOccurs="0"/>
            <xs:element ref="spirit:vendorExtensions" minOccurs="0"/>
        </xs:sequence>
        <xs:anyAttribute namespace="##any" processContents="lax"/>
    </xs:complexType>
</xs:schema>
