
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/1001614/Desktop/alu_fin/work/planAhead/alu_fin/alu_fin.srcs/sources_1/imports/verilog/shifter_2.v" into library work
Parsing module <shifter_2>.
Analyzing Verilog file "C:/Users/1001614/Desktop/alu_fin/work/planAhead/alu_fin/alu_fin.srcs/sources_1/imports/verilog/comparator_3.v" into library work
Parsing module <comparator_3>.
Analyzing Verilog file "C:/Users/1001614/Desktop/alu_fin/work/planAhead/alu_fin/alu_fin.srcs/sources_1/imports/verilog/boolean_4.v" into library work
Parsing module <boolean_4>.
Analyzing Verilog file "C:/Users/1001614/Desktop/alu_fin/work/planAhead/alu_fin/alu_fin.srcs/sources_1/imports/verilog/adder_1.v" into library work
Parsing module <adder_1>.
Analyzing Verilog file "C:/Users/1001614/Desktop/alu_fin/work/planAhead/alu_fin/alu_fin.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <adder_1>.

Elaborating module <shifter_2>.

Elaborating module <comparator_3>.

Elaborating module <boolean_4>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/1001614/Desktop/alu_fin/work/planAhead/alu_fin/alu_fin.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 34-bit register for signal <M_counter2_q>.
    Found 34-bit register for signal <M_counter_q>.
    Found 34-bit adder for signal <M_counter_d> created at line 128.
    Found 34-bit adder for signal <M_counter2_d> created at line 129.
    Found 24-bit 4-to-1 multiplexer for signal <io_led> created at line 91.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <adder_1>.
    Related source file is "C:/Users/1001614/Desktop/alu_fin/work/planAhead/alu_fin/alu_fin.srcs/sources_1/imports/verilog/adder_1.v".
    Found 8-bit subtractor for signal <a[7]_b[7]_sub_5_OUT> created at line 35.
    Found 9-bit subtractor for signal <GND_2_o_GND_2_o_sub_6_OUT> created at line 36.
    Found 9-bit adder for signal <n0033> created at line 27.
    Found 8x8-bit multiplier for signal <n0027> created at line 31.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
Unit <adder_1> synthesized.

Synthesizing Unit <shifter_2>.
    Related source file is "C:/Users/1001614/Desktop/alu_fin/work/planAhead/alu_fin/alu_fin.srcs/sources_1/imports/verilog/shifter_2.v".
WARNING:Xst:647 - Input <b<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit shifter logical left for signal <a[7]_b[2]_shift_left_0_OUT> created at line 21
    Found 8-bit shifter logical right for signal <a[7]_b[2]_shift_right_2_OUT> created at line 27
    Found 8-bit 4-to-1 multiplexer for signal <shift> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <shifter_2> synthesized.

Synthesizing Unit <comparator_3>.
    Related source file is "C:/Users/1001614/Desktop/alu_fin/work/planAhead/alu_fin/alu_fin.srcs/sources_1/imports/verilog/comparator_3.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 4-to-1 multiplexer for signal <comp> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <comparator_3> synthesized.

Synthesizing Unit <boolean_4>.
    Related source file is "C:/Users/1001614/Desktop/alu_fin/work/planAhead/alu_fin/alu_fin.srcs/sources_1/imports/verilog/boolean_4.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <boolean_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 5
 34-bit adder                                          : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 2
 34-bit register                                       : 2
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 3
 24-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 10
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into accumulator <M_counter2_q>: 1 register on signal <M_counter2_q>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <mojo_top_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 1
 34-bit up counter                                     : 1
# Accumulators                                         : 1
 34-bit up accumulator                                 : 1
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 3
 24-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 10
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <M_counter2_q_0> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <adder_1> ...
INFO:Xst:2261 - The FF/Latch <M_counter2_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_5> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_6> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_7> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_8> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_9> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_10> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_11> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_12> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_13> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_14> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_20> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_19> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_15> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_21> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_20> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_17> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_16> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_22> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_21> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_18> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_17> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_23> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_22> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_19> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_18> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_24> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_23> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_25> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_24> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_30> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_29> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_26> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_25> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_31> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_30> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_27> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_26> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_32> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_31> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_28> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_27> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_33> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_32> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_29> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_28> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_0> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_1> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_2> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_3> 
INFO:Xst:2261 - The FF/Latch <M_counter2_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <M_counter_q_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 4.
FlipFlop M_counter2_q_26 has been replicated 1 time(s)
FlipFlop M_counter2_q_27 has been replicated 1 time(s)
FlipFlop M_counter2_q_28 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.744ns (Maximum Frequency: 364.431MHz)
   Minimum input arrival time before clock: 3.390ns
   Maximum output required time after clock: 14.525ns
   Maximum combinational path delay: 15.557ns

=========================================================================
