Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 22 12:21:30 2023
| Host         : DESKTOP-21L0LE9 running 64-bit major release  (build 9200)
| Command      : report_utilization -file wrap_utilization_placed.rpt -pb wrap_utilization_placed.pb
| Design       : wrap
| Device       : xcau25p-sfvb784-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+------------+-----------+-------+
|        Site Type        |  Used | Fixed | Prohibited | Available | Util% |
+-------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                | 15281 |     0 |          0 |    141000 | 10.84 |
|   LUT as Logic          | 15281 |     0 |          0 |    141000 | 10.84 |
|   LUT as Memory         |     0 |     0 |          0 |     99840 |  0.00 |
| CLB Registers           |  4687 |     0 |          0 |    282000 |  1.66 |
|   Register as Flip Flop |  4687 |     0 |          0 |    282000 |  1.66 |
|   Register as Latch     |     0 |     0 |          0 |    282000 |  0.00 |
| CARRY8                  |    26 |     0 |          0 |     27120 |  0.10 |
| F7 Muxes                |  2176 |     0 |          0 |    108480 |  2.01 |
| F8 Muxes                |  1088 |     0 |          0 |     54240 |  2.01 |
| F9 Muxes                |     0 |     0 |          0 |     27120 |  0.00 |
+-------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 225   |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 4461  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2941 |     0 |          0 |     27120 | 10.84 |
|   CLBL                                     |  1623 |     0 |            |           |       |
|   CLBM                                     |  1318 |     0 |            |           |       |
| LUT as Logic                               | 15281 |     0 |          0 |    141000 | 10.84 |
|   using O5 output only                     |   598 |       |            |           |       |
|   using O6 output only                     | 14164 |       |            |           |       |
|   using O5 and O6                          |   519 |       |            |           |       |
| LUT as Memory                              |     0 |     0 |          0 |     99840 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |            |           |       |
|   LUT as Shift Register                    |     0 |     0 |            |           |       |
| CLB Registers                              |  4687 |     0 |          0 |    282000 |  1.66 |
|   Register driven from within the CLB      |  4510 |       |            |           |       |
|   Register driven from outside the CLB     |   177 |       |            |           |       |
|     LUT in front of the register is unused |    79 |       |            |           |       |
|     LUT in front of the register is used   |    98 |       |            |           |       |
| Unique Control Sets                        |   276 |       |          0 |     54240 |  0.51 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  1.5 |     0 |          0 |       300 |  0.50 |
|   RAMB36/FIFO*    |    0 |     0 |          0 |       300 |  0.00 |
|   RAMB18          |    3 |     0 |          0 |       600 |  0.50 |
|     RAMB18E2 only |    3 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   10 |     0 |          0 |      1200 |  0.83 |
|   DSP48E2 only |   10 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   71 |     0 |          0 |       304 | 23.36 |
| HPIOB_M          |    0 |     0 |          0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        96 |  0.00 |
| HDIOB_M          |   36 |     0 |          0 |        48 | 75.00 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |   33 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |   35 |     0 |          0 |        48 | 72.92 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   34 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       256 |  0.39 |
|   BUFGCE             |    1 |     0 |          0 |       112 |  0.89 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTYE4_CHANNEL   |    0 |     0 |          0 |        12 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 6836 |                 CLB |
| FDRE     | 4461 |            Register |
| LUT3     | 3968 |                 CLB |
| LUT5     | 3916 |                 CLB |
| MUXF7    | 2176 |                 CLB |
| MUXF8    | 1088 |                 CLB |
| LUT2     |  755 |                 CLB |
| LUT4     |  319 |                 CLB |
| FDCE     |  225 |            Register |
| OBUF     |   67 |                 I/O |
| CARRY8   |   26 |                 CLB |
| DSP48E2  |   10 |          Arithmetic |
| LUT1     |    6 |                 CLB |
| INBUF    |    4 |                 I/O |
| IBUFCTRL |    4 |              Others |
| RAMB18E2 |    3 |            BLOCKRAM |
| FDSE     |    1 |            Register |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| MULT6    |    4 |
| MULT3    |    2 |
+----------+------+


