INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zach/Documents/0_School/ECE316/lab-3/sprinkler_1/sprinkler_1.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module decoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'decoder' [C:/Users/zach/Documents/0_School/ECE316/lab-3/sprinkler_1/sprinkler_1.srcs/sources_1/new/decoder.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zach/Documents/0_School/ECE316/lab-3/sprinkler_1/sprinkler_1.srcs/sim_1/new/tb_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zach/Documents/0_School/ECE316/lab-3/sprinkler_1/sprinkler_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
