Perfect â€” letâ€™s **officially start Day-7** and do it cleanly, step-by-step, exactly the way a **DV engineer** is trained.

You already have:

* Randomization âœ”ï¸
* Functional coverage âœ”ï¸
* Transition / ignore / illegal bins âœ”ï¸

Now we add the **missing pillar**.

---

# ğŸŸ¦ DAY-7 â€” SystemVerilog Assertions (SVA)

## ğŸ¯ Day-7 Goal (Very Important)

By the end of Day-7, you should clearly understand and be able to explain:

> **â€œAssertions check correctness, coverage checks completeness.â€**

This sentence alone can carry you through interviews.

---

## 1ï¸âƒ£ Why Assertions? (Mindset Shift)

Until now, your flow was:

```
Randomize â†’ Drive â†’ Check â†’ Print pass/fail
```

That works, but it is:

* Reactive
* Manual
* Easy to miss protocol bugs

### Assertions are different

They:

* Continuously **monitor behavior**
* Fail **immediately** when a rule is violated
* Encode **design intent**

Think of assertions as:

> â€œRules the DUT must never breakâ€

---

## 2ï¸âƒ£ Types of Assertions (Must Know)

### A) Immediate Assertions

You already use these conceptually.

```systemverilog
assert (q == exp_q)
    else $error("Mismatch");
```

âœ” Procedural
âœ” One-time check
âŒ No timing history

---

### B) Concurrent Assertions (SVA) â† **Industry Standard**

These are **clocked**, **temporal**, and **powerful**.

They check **how signals evolve over time**.

---

## 3ï¸âƒ£ SVA Syntax (Minimal & Precise)

### Basic structure

```systemverilog
property property_name;
    @(posedge clk)
    condition |-> consequence;
endproperty

assert property (property_name);
```

### Key operators you must know

| Operator   | Meaning              |                                             |
| ---------- | -------------------- | ------------------------------------------- |
| `          | ->`                  | If condition is true, consequence must hold |
| `##1`      | One clock later      |                                             |
| `$past(x)` | Previous value of x  |                                             |
| `iff`      | Conditional sampling |                                             |

---

## 4ï¸âƒ£ Assertion #1 â€” Reset Behavior

### Rule:

> When reset is high, `q` must be 0

```systemverilog
property reset_clears_q;
    @(posedge clk)
    rst |-> (q == 0);
endproperty

assert property (reset_clears_q)
    else $error("Reset failed to clear q");
```

ğŸ“Œ This catches **reset bugs instantly**

---

## 5ï¸âƒ£ Assertion #2 â€” Capture on Enable

### Rule:

> If enable is high, `q` must capture `d`

```systemverilog
property capture_when_en;
    @(posedge clk)
    (!rst && en) |-> (q == d);
endproperty

assert property (capture_when_en)
    else $error("Capture failed");
```

ğŸ“Œ This replaces a big chunk of your checker logic.

---

## 6ï¸âƒ£ Assertion #3 â€” Hold When Disabled (VERY IMPORTANT)

### Rule:

> If enable is low, `q` must not change

```systemverilog
property hold_when_en_low;
    @(posedge clk)
    (!rst && !en) |-> (q == $past(q));
endproperty

assert property (hold_when_en_low)
    else $error("Hold violation");
```

ğŸ§  `$past(q)` is **critical interview knowledge**

---

## 7ï¸âƒ£ Assertions vs Checker vs Coverage (Interview Gold)

| Mechanism | Purpose                        |
| --------- | ------------------------------ |
| Assertion | Enforce protocol correctness   |
| Checker   | Compare DUT vs reference model |
| Coverage  | Measure stimulus completeness  |

â­ Perfect explanation:

> â€œAssertions prevent bugs, coverage prevents blind spots.â€

---

## 8ï¸âƒ£ Assertions + Coverage Together (Synergy)

You can also **cover behavior** using assertions:

```systemverilog
cover property (@(posedge clk) en);
```

or

```systemverilog
cover property (@(posedge clk) en ##1 !en);
```

Meaning:

> â€œDid enable assert and later deassert?â€

This is **temporal coverage**, not value coverage.

---

## 9ï¸âƒ£ Where Assertions Are Written (Industry Practice)

* Testbench âœ”ï¸
* Interface âœ”ï¸
* Sometimes RTL (design intent)

For your roadmap â†’ **testbench is perfect**

---

## 10ï¸âƒ£ Common Beginner Mistakes (Avoid These)

âŒ Forgetting to gate with reset
âŒ Over-asserting trivial signals
âŒ Replacing coverage with assertions
âŒ Writing assertions without understanding timing

---

## âœ… Day-7 Completion Criteria

You are DONE with Day-7 if you can:

* Write 2â€“3 meaningful assertions
* Use `$past()`
* Explain `|->`
* Explain assertion vs coverage difference

---

## ğŸ§ª Your Day-7 Task (Hands-On)

ğŸ‘‰ **Add any TWO assertions** to your existing `tb_dff`:

* Reset clears `q`
* Capture when `en=1`
* Hold when `en=0`

Paste **only the assertion code** here.

Iâ€™ll review it exactly like a **code review in a DV team**.

Once approved â†’ we move to **Day-8: Interfaces + pre-UVM structure** ğŸš€
