<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn170528205619"></A><B><U><big>pn170528205619</big></U></B>
#Start recording tcl command: 5/28/2017 19:19:36
#Project Location: C:/embedded/FPGA projects/example1; Project name: example1
prj_project new -name "example1" -impl "default_impl" -dev LCMXO2-7000HE-4TG144C -synthesis "lse"
prj_project save
prj_src add "C:/embedded/FPGA projects/example1/top.sv"
#Stop recording: 5/28/2017 20:56:19



<A name="pn170529020400"></A><B><U><big>pn170529020400</big></U></B>
#Start recording tcl command: 5/29/2017 02:01:45
#Project Location: C:/embedded/FPGA projects/example1; Project name: example1
prj_project open "C:/embedded/FPGA projects/example1/example1.ldf"
prj_src remove "C:/embedded/FPGA projects/example1/spi_slave.sv"
prj_run Export -impl default_impl
prj_run Export -impl default_impl
pgr_project open "C:/embedded/FPGA projects/example1/example1_program.xcf"
pgr_program run
prj_project save
prj_project close
#Stop recording: 5/29/2017 02:04:00



<A name="pn170529024051"></A><B><U><big>pn170529024051</big></U></B>
#Start recording tcl command: 5/29/2017 02:38:45
#Project Location: C:/embedded/FPGA projects/example1; Project name: example1
prj_project open "C:/embedded/FPGA projects/example1/example1.ldf"
prj_run Export -impl default_impl
prj_run Export -impl default_impl
prj_run Export -impl default_impl -forceAll
prj_run Export -impl default_impl
prj_project close
#Stop recording: 5/29/2017 02:40:51



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
