INFO-FLOW: Workspace F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1 opened at Tue Feb 16 00:08:06 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.114 sec.
Execute     import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.106 sec.
Execute     import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
Execute     set_part xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xilinx/Vivado/2020.2/data;D:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.504 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-e 
Execute         import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.107 sec.
Command       add_library done; 0.175 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.702 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=sysgen 
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
Execute     config_export -format=sysgen 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp
Execute     config_export -output=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.071 sec.
Execute   set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xilinx/Vivado/2020.2/data;D:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-e 
Execute       import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
Command     add_library done; 0.137 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.161 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format sysgen -output F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp -rtl verilog 
Execute   source ./CG4002/solution1/directives.tcl 
Execute     set_directive_top -name mlp mlp 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp mlp 
INFO-FLOW: Setting directive 'TOP' name=mlp 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 873.555 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling main.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang main.cpp -foptimization-record-file=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/clang.main.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.pp.0.cpp > F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/clang.main.cpp.out.log 2> F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/clang.main.cpp.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top mlp -name=mlp 
INFO-FLOW: Setting directive 'TOP' name=mlp 
INFO-FLOW: Setting directive 'TOP' name=mlp 
INFO-FLOW: Setting directive 'TOP' name=mlp 
INFO-FLOW: Setting directive 'TOP' name=mlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=mlp 
INFO-FLOW: Setting directive 'TOP' name=mlp 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/.systemc_flag -fix-errors F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.643 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/all.directive.json -fix-errors F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.865 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.711 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.out.log 2> F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/clang-tidy.main.pp.0.cpp.err.log 
Command         ap_eval done; 1.094 sec.
Execute         source D:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-140] Array stream parameter 'in' in function 'mlp' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: main.cpp:27
WARNING: [HLS 214-140] Array stream parameter 'out' in function 'mlp' may require the 'volatile' qualifier to prevent the compiler from altering array accesses and/or modifying the desired streaming order: main.cpp:27
Command       clang_tidy done; 1.154 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.diag.yml F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.out.log 2> F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/xilinx-dataflow-lawyer.main.pp.0.cpp.err.log 
Command       ap_eval done; 0.609 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/clang.main.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.bc > F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/clang.main.pp.0.cpp.out.log 2> F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/clang.main.pp.0.cpp.err.log 
Command       ap_eval done; 0.677 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.945 seconds; current allocated memory: 95.369 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.0.bc -args  "F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/main.g.bc -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.0.bc > F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.1.lower.bc -args F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.1.lower.bc > F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.2.m1.bc -args F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.2.m1.bc > F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.537 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.54 sec.
Execute       run_link_or_opt -opt -out F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mlp -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mlp -reflow-float-conversion -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.3.fpc.bc > F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.994 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.996 sec.
Execute       run_link_or_opt -out F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.4.m2.bc -args F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.4.m2.bc > F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.102 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.103 sec.
Execute       run_link_or_opt -opt -out F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mlp 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mlp -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.5.gdce.bc > F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mlp -mllvm -hls-db-dir -mllvm F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.lto.bc > F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.533 sec.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'axi_transfer(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, int, int)' (main.cpp:11:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_fixed<44, 36, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 4, true>::mult ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::mult operator*<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 4, true>::mult ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::mult operator*<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:2445)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<44, 36, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<45, 37, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<44, 36, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<44, 36, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<44, 36, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<45, 37, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 4, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 4, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 4, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 4, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<13, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 4, true>::mult ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1119:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<24, 8, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<25, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<24, 8, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<24, 8, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<24, 8, true>::plus ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<25, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1212:246)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<4, true>::operator++()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:717:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>& ap_int_base<4, true>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<4, true>::operator++()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:717:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::operator++()' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:853:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:869:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, true>::to_int() const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:869:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1042:71)
INFO: [HLS 214-131] Inlining function 'ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:56:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:62:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:100:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:99:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:95:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 4, true>::mult ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:95:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:90:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:88:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 4, true>::mult ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:88:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:84:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<12, 4, true>::mult ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:82:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:77:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<44, 36, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:75:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::mult operator*<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<12, 4, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:75:49)
INFO: [HLS 214-131] Inlining function 'ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)' into 'mlp(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*)' (main.cpp:67:15)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in' (main.cpp:27:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out' (main.cpp:27:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uints' into 'axi_transfer(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, int, int) (.1)' (main.cpp:13:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uints' into 'axi_transfer(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>*, int, int) (.1)' (main.cpp:15:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.065 seconds; current allocated memory: 97.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 97.884 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mlp -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.0.bc -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 108.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.1.bc -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.163 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.2.prechk.bc -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 122.954 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.g.1.bc to F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.o.1.bc -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_4' (main.cpp:55) in function 'mlp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_6' (main.cpp:61) in function 'mlp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_7' (main.cpp:66) in function 'mlp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_8' (main.cpp:74) in function 'mlp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'layer2_loop' (main.cpp:80) in function 'mlp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'layer3_loop' (main.cpp:86) in function 'mlp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'layer4_loop' (main.cpp:93) in function 'mlp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'layer4_bias' (main.cpp:98) in function 'mlp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (main.cpp:45) in function 'mlp' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer2_loop' (main.cpp:80) in function 'mlp' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer3_loop' (main.cpp:86) in function 'mlp' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'layer4_loop' (main.cpp:93) in function 'mlp' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_81_9' (main.cpp:81) in function 'mlp' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_10' (main.cpp:87) in function 'mlp' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_94_11' (main.cpp:94) in function 'mlp' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning small array 'params' (main.cpp:43) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'params' (main.cpp:43) in dimension 1 completely.
Command         transform done; 1.155 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.o.1.tmp.bc -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.623 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.814 seconds; current allocated memory: 161.433 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.o.2.bc -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_3' (main.cpp:54:30) in function 'mlp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_5' (main.cpp:60:30) in function 'mlp'.
WARNING: [HLS 200-960] Cannot flatten loop 'layer1_loop' (main.cpp:73:25) in function 'mlp' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-561] 'VITIS_LOOP_36_1' (main.cpp:38:15) in function 'mlp' is an infinite loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_36_1' (main.cpp:38:15) in function 'mlp' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1.V' (main.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2.V' (main.cpp:62:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bias.V' (main.cpp:67:13)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2.V' 
Command         transform done; 2.319 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.359 seconds; current allocated memory: 182.886 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.57 sec.
Command     elaborate done; 14.627 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
Execute       ap_set_top_model mlp 
Execute       get_model_list mlp -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mlp 
Execute       preproc_iomode -model axi_transfer 
Execute       get_model_list mlp -filter all-wo-channel 
INFO-FLOW: Model list for configure: axi_transfer mlp
INFO-FLOW: Configuring Module : axi_transfer ...
Execute       set_default_model axi_transfer 
Execute       apply_spec_resource_limit axi_transfer 
INFO-FLOW: Configuring Module : mlp ...
Execute       set_default_model mlp 
Execute       apply_spec_resource_limit mlp 
INFO-FLOW: Model list for preprocess: axi_transfer mlp
INFO-FLOW: Preprocessing Module: axi_transfer ...
Execute       set_default_model axi_transfer 
Execute       cdfg_preprocess -model axi_transfer 
Execute       rtl_gen_preprocess axi_transfer 
INFO-FLOW: Preprocessing Module: mlp ...
Execute       set_default_model mlp 
Execute       cdfg_preprocess -model mlp 
Execute       rtl_gen_preprocess mlp 
WARNING: [SYN 201-107] Renaming port name 'mlp/in' to 'mlp/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mlp/out' to 'mlp/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: axi_transfer mlp
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_transfer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model axi_transfer 
Execute       schedule -model axi_transfer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'axi_transfer'.
WARNING: [HLS 200-880] The II Violation in module 'axi_transfer' (function 'axi_transfer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read on port 'in_r' and axis read on port 'in_r'.
WARNING: [HLS 200-880] The II Violation in module 'axi_transfer' (function 'axi_transfer'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read on port 'in_r' and axis read on port 'in_r'.
WARNING: [HLS 200-880] The II Violation in module 'axi_transfer' (function 'axi_transfer'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read on port 'in_r' and axis read on port 'in_r'.
WARNING: [HLS 200-880] The II Violation in module 'axi_transfer' (function 'axi_transfer'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read on port 'in_r' (main.cpp:16) and axis read on port 'in_r'.
WARNING: [HLS 200-880] The II Violation in module 'axi_transfer' (function 'axi_transfer'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read on port 'in_r' (main.cpp:19) and axis read on port 'in_r'.
WARNING: [HLS 200-880] The II Violation in module 'axi_transfer' (function 'axi_transfer'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between axis read on port 'in_r' (main.cpp:21) and axis read on port 'in_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 12, function 'axi_transfer'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 183.386 MB.
Execute       syn_report -verbosereport -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.sched.adb -f 
INFO-FLOW: Finish scheduling axi_transfer.
Execute       set_default_model axi_transfer 
Execute       bind -model axi_transfer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 183.598 MB.
Execute       syn_report -verbosereport -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.bind.adb -f 
INFO-FLOW: Finish binding axi_transfer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mlp 
Execute       schedule -model mlp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1192_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'weights_2_V'. Use bind_storage pragma to overwrite if needed.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'weights_1_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 13, loop 'VITIS_LOOP_45_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3_VITIS_LOOP_55_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 13, loop 'VITIS_LOOP_54_3_VITIS_LOOP_55_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_5_VITIS_LOOP_61_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 13, loop 'VITIS_LOOP_60_5_VITIS_LOOP_61_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 13, loop 'VITIS_LOOP_66_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 16, loop 'VITIS_LOOP_74_8'
INFO: [SCHED 204-61] Pipelining loop 'layer2_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weights_1_V_load_18') on array 'weights_1.V', main.cpp:34 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_1_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 70, loop 'layer2_loop'
INFO: [SCHED 204-61] Pipelining loop 'layer3_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weights_1_V_load_82') on array 'weights_1.V', main.cpp:34 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_1_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 70, loop 'layer3_loop'
INFO: [SCHED 204-61] Pipelining loop 'layer4_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('weights_2_V_load_17') on array 'weights_2.V', main.cpp:34 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_2_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 68, loop 'layer4_loop'
INFO: [SCHED 204-61] Pipelining loop 'layer4_bias'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 13, loop 'layer4_bias'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.452 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.554 seconds; current allocated memory: 191.128 MB.
Execute       syn_report -verbosereport -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.795 sec.
Execute       db_write -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.sched.adb -f 
Command       db_write done; 0.595 sec.
INFO-FLOW: Finish scheduling mlp.
Execute       set_default_model mlp 
Execute       bind -model mlp 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.559 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.002 seconds; current allocated memory: 201.859 MB.
Execute       syn_report -verbosereport -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.98 sec.
Execute       db_write -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.bind.adb -f 
Command       db_write done; 0.892 sec.
INFO-FLOW: Finish binding mlp.
Execute       get_model_list mlp -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess axi_transfer 
Execute       rtl_gen_preprocess mlp 
INFO-FLOW: Model list for RTL generation: axi_transfer mlp
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_transfer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model axi_transfer -top_prefix mlp_ -sub_prefix mlp_ -mg_file F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_transfer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.982 seconds; current allocated memory: 202.571 MB.
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute       gen_rtl axi_transfer -style xilinx -f -lang vhdl -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/syn/vhdl/mlp_axi_transfer 
Execute       gen_rtl axi_transfer -style xilinx -f -lang vlog -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/syn/verilog/mlp_axi_transfer 
Execute       syn_report -csynth -model axi_transfer -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/syn/report/axi_transfer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model axi_transfer -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/syn/report/axi_transfer_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model axi_transfer -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model axi_transfer -f -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.adb 
Execute       gen_tb_info axi_transfer -p F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mlp -top_prefix  -sub_prefix mlp_ -mg_file F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_12s_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_20ns_20_4_1': 192 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
Command       create_rtl_model done; 2.522 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.9 seconds; current allocated memory: 224.355 MB.
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute       gen_rtl mlp -istop -style xilinx -f -lang vhdl -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/syn/vhdl/mlp 
Command       gen_rtl done; 0.771 sec.
Execute       gen_rtl mlp -istop -style xilinx -f -lang vlog -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/syn/verilog/mlp 
Command       gen_rtl done; 0.414 sec.
Execute       syn_report -csynth -model mlp -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/syn/report/mlp_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.341 sec.
Execute       syn_report -rtlxml -model mlp -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/syn/report/mlp_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.311 sec.
Execute       syn_report -verbosereport -model mlp -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.348 sec.
Execute       db_write -model mlp -f -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.adb 
Command       db_write done; 1.077 sec.
Execute       gen_tb_info mlp -p F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp 
Execute       export_constraint_db -f -tool general -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.constraint.tcl 
Execute       syn_report -designview -model mlp -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.design.xml 
Command       syn_report done; 0.669 sec.
Execute       syn_report -csynthDesign -model mlp -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model mlp -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mlp -o F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks mlp 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain mlp 
INFO-FLOW: Model list for RTL component generation: axi_transfer mlp
INFO-FLOW: Handling components in module [axi_transfer] ... 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.compgen.tcl 
INFO-FLOW: Handling components in module [mlp] ... 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.compgen.tcl 
INFO-FLOW: Found component mlp_mac_muladd_12s_12s_12s_12_4_1.
INFO-FLOW: Append model mlp_mac_muladd_12s_12s_12s_12_4_1
INFO-FLOW: Found component mlp_mac_muladd_12s_12s_20ns_20_4_1.
INFO-FLOW: Append model mlp_mac_muladd_12s_12s_20ns_20_4_1
INFO-FLOW: Found component mlp_weights_1_V.
INFO-FLOW: Append model mlp_weights_1_V
INFO-FLOW: Found component mlp_weights_2_V.
INFO-FLOW: Append model mlp_weights_2_V
INFO-FLOW: Found component mlp_bias_V.
INFO-FLOW: Append model mlp_bias_V
INFO-FLOW: Found component mlp_buffer_1_V.
INFO-FLOW: Append model mlp_buffer_1_V
INFO-FLOW: Found component mlp_buffer_4_V.
INFO-FLOW: Append model mlp_buffer_4_V
INFO-FLOW: Found component mlp_regslice_both.
INFO-FLOW: Append model mlp_regslice_both
INFO-FLOW: Found component mlp_regslice_both.
INFO-FLOW: Append model mlp_regslice_both
INFO-FLOW: Append model axi_transfer
INFO-FLOW: Append model mlp
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mlp_mac_muladd_12s_12s_12s_12_4_1 mlp_mac_muladd_12s_12s_20ns_20_4_1 mlp_weights_1_V mlp_weights_2_V mlp_bias_V mlp_buffer_1_V mlp_buffer_4_V mlp_regslice_both mlp_regslice_both axi_transfer mlp
INFO-FLOW: To file: write model mlp_mac_muladd_12s_12s_12s_12_4_1
INFO-FLOW: To file: write model mlp_mac_muladd_12s_12s_20ns_20_4_1
INFO-FLOW: To file: write model mlp_weights_1_V
INFO-FLOW: To file: write model mlp_weights_2_V
INFO-FLOW: To file: write model mlp_bias_V
INFO-FLOW: To file: write model mlp_buffer_1_V
INFO-FLOW: To file: write model mlp_buffer_4_V
INFO-FLOW: To file: write model mlp_regslice_both
INFO-FLOW: To file: write model mlp_regslice_both
INFO-FLOW: To file: write model axi_transfer
INFO-FLOW: To file: write model mlp
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): mlp
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.compgen.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_1_V_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_2_V_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_buffer_1_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'mlp_buffer_4_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.301 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.105 sec.
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=mlp xml_exists=0
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.compgen.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.compgen.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.compgen.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.constraint.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=11 #gSsdmPorts=4
Execute       source D:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/top-io-be.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.tbgen.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.constraint.tcl 
Execute       sc_get_clocks mlp 
Execute       source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 9.33 seconds; current allocated memory: 260.505 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model mlp -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 189.61 MHz
Command     autosyn done; 24.27 sec.
Command   csynth_design done; 38.904 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 3 seconds. Elapsed time: 38.983 seconds; current allocated memory: 260.629 MB.
Command ap_source done; 40.237 sec.
Execute cleanup_all 
INFO-FLOW: Workspace F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1 opened at Tue Feb 16 00:10:32 +0800 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.107 sec.
Execute     set_part xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xilinx/Vivado/2020.2/data;D:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.496 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-e 
Execute         import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.105 sec.
Command       add_library done; 0.17 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.688 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=sysgen 
INFO: [HLS 200-1464] Running solution command: config_export -format=sysgen
Execute     config_export -format=sysgen 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp 
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp
Execute     config_export -output=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.945 sec.
Execute   set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/Xilinx/Vivado/2020.2/data;D:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-e 
Execute       import_lib D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     add_library done; 0.137 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format sysgen -output F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format sysgen -output F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp -rtl verilog 
Execute   source ./CG4002/solution1/directives.tcl 
Execute     set_directive_top -name mlp mlp 
INFO: [HLS 200-1510] Running: set_directive_top -name mlp mlp 
INFO-FLOW: Setting directive 'TOP' name=mlp 
Execute   export_design -rtl verilog -format ip_catalog -output F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/mlp -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): mlp
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.106 sec.
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=mlp xml_exists=1
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.compgen.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to mlp
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.compgen.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/axi_transfer.compgen.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to mlp
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.constraint.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=4
INFO-FLOW: DBG:CMD:       copying IP vlog from F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=4 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=mlp
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=mlp
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.rtl_wrap.cfg.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.constraint.tcl 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/mlp.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung/CG4002/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s mlp.zip 
INFO: [HLS 200-802] Generated output file mlp.zip
Command   export_design done; 8.179 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.197 seconds; current allocated memory: 101.632 MB.
Command ap_source done; 9.316 sec.
Execute cleanup_all 
