
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 282.285 ; gain = 75.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/top.vhd:30]
INFO: [Synth 8-3491] module 'game_controller' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/game_controller.vhd:5' bound to instance 'u_game_controller' of component 'game_controller' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'game_controller' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/game_controller.vhd:32]
	Parameter TAP_0 bound to: 15 - type: integer 
	Parameter TAP_1 bound to: 14 - type: integer 
	Parameter NB_OUT bound to: 3 - type: integer 
	Parameter NB_PRBS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'prbs' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/prbs.vhd:5' bound to instance 'lane_generator' of component 'prbs' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/game_controller.vhd:147]
INFO: [Synth 8-638] synthesizing module 'prbs' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/prbs.vhd:21]
	Parameter TAP_0 bound to: 15 - type: integer 
	Parameter TAP_1 bound to: 14 - type: integer 
	Parameter NB_OUT bound to: 3 - type: integer 
	Parameter NB_PRBS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prbs' (1#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/prbs.vhd:21]
	Parameter TAP_0 bound to: 15 - type: integer 
	Parameter TAP_1 bound to: 14 - type: integer 
	Parameter NB_OUT bound to: 1 - type: integer 
	Parameter NB_PRBS bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'prbs' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/prbs.vhd:5' bound to instance 'object_generator' of component 'prbs' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/game_controller.vhd:162]
INFO: [Synth 8-638] synthesizing module 'prbs__parameterized1' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/prbs.vhd:21]
	Parameter TAP_0 bound to: 15 - type: integer 
	Parameter TAP_1 bound to: 14 - type: integer 
	Parameter NB_OUT bound to: 1 - type: integer 
	Parameter NB_PRBS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prbs__parameterized1' (1#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/prbs.vhd:21]
	Parameter N_H_LANES bound to: 8 - type: integer 
	Parameter N_V_LANES bound to: 16 - type: integer 
	Parameter NB_LINE_SELECTION bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'board_matrix' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/board_matrix.vhd:7' bound to instance 'board' of component 'board_matrix' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/game_controller.vhd:177]
INFO: [Synth 8-638] synthesizing module 'board_matrix' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/board_matrix.vhd:28]
	Parameter N_H_LANES bound to: 8 - type: integer 
	Parameter N_V_LANES bound to: 16 - type: integer 
	Parameter NB_LINE_SELECTION bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'board_matrix' (2#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/board_matrix.vhd:28]
	Parameter N_H_LANES bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'player_vector' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/player_vector.vhd:6' bound to instance 'player' of component 'player_vector' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/game_controller.vhd:197]
INFO: [Synth 8-638] synthesizing module 'player_vector' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/player_vector.vhd:20]
	Parameter N_H_LANES bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'player_vector' (3#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/player_vector.vhd:20]
	Parameter N_H_LANES bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'collision' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/collision.vhd:6' bound to instance 'collision_control' of component 'collision' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/game_controller.vhd:210]
INFO: [Synth 8-638] synthesizing module 'collision' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/collision.vhd:21]
	Parameter N_H_LANES bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'collision' (4#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/collision.vhd:21]
INFO: [Synth 8-3491] module 'score' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/score.vhd:5' bound to instance 'score_counter' of component 'score' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/game_controller.vhd:224]
INFO: [Synth 8-638] synthesizing module 'score' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/score.vhd:19]
	Parameter NB_COUNTER bound to: 12 - type: integer 
	Parameter MAX bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'score' (5#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/score.vhd:19]
INFO: [Synth 8-3491] module 'bin2bcd' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/bin2bcd.vhd:5' bound to instance 'u_bin2bcd_score' of component 'bin2bcd' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/game_controller.vhd:235]
INFO: [Synth 8-638] synthesizing module 'bin2bcd' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/bin2bcd.vhd:18]
	Parameter NB_COUNTER bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bin2bcd' (6#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/bin2bcd.vhd:18]
INFO: [Synth 8-3491] module 'bin2bcd' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/bin2bcd.vhd:5' bound to instance 'u_bin2bcd_h_score' of component 'bin2bcd' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/game_controller.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'game_controller' (7#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/game_controller.vhd:32]
INFO: [Synth 8-3491] module 'clk_wiz_v3_6' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/clk_wiz_v3_6.vhd:74' bound to instance 'pixel_clock' of component 'clk_wiz_v3_6' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/top.vhd:168]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_v3_6' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/clk_wiz_v3_6.vhd:83]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/clk_wiz_v3_6.vhd:105]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 34 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 27 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLK_FEEDBACK bound to: CLKFBOUT - type: string 
	Parameter COMPENSATION bound to: SYSTEM_SYNCHRONOUS - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER bound to: 0.010000 - type: float 
	Parameter RESET_ON_LOSS_OF_LOCK bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'pll_base_inst' to cell 'PLL_BASE' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/clk_wiz_v3_6.vhd:117]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/clk_wiz_v3_6.vhd:147]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/clk_wiz_v3_6.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_v3_6' (8#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/clk_wiz_v3_6.vhd:83]
INFO: [Synth 8-3491] module 'tick_gen' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/tick_generator.vhd:7' bound to instance 'u_tick_gen' of component 'tick_gen' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/top.vhd:174]
INFO: [Synth 8-638] synthesizing module 'tick_gen' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/tick_generator.vhd:19]
	Parameter NB_COUNTER bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tick_gen' (9#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/tick_generator.vhd:19]
INFO: [Synth 8-3491] module 'tick_gen' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/tick_generator.vhd:7' bound to instance 'u_tick_gen_displays' of component 'tick_gen' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/top.vhd:183]
INFO: [Synth 8-3491] module 'player_tick_gen' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/player_tick_gen.vhd:5' bound to instance 'u_player_tick_gen' of component 'player_tick_gen' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/top.vhd:192]
INFO: [Synth 8-638] synthesizing module 'player_tick_gen' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/player_tick_gen.vhd:18]
	Parameter NB_COUNTER bound to: 21 - type: integer 
	Parameter MAX bound to: 1562500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'player_tick_gen' (10#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/player_tick_gen.vhd:18]
INFO: [Synth 8-3491] module 'vga_controller_640_60' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/vga_controller.vhd:75' bound to instance 'u_vga_contoller' of component 'vga_controller_640_60' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/top.vhd:199]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/vga_controller.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (11#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/vga_controller.vhd:88]
INFO: [Synth 8-3491] module 'tdm_displays' declared at 'D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/tdm_displays.vhd:7' bound to instance 'u_tdm_displays' of component 'tdm_displays' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/top.vhd:209]
INFO: [Synth 8-638] synthesizing module 'tdm_displays' [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/tdm_displays.vhd:24]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/tdm_displays.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'tdm_displays' (12#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/tdm_displays.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (13#1) [D:/imt/vhdl-imt/game_final/game_final.srcs/sources_1/imports/new/top.vhd:30]
WARNING: [Synth 8-3917] design top has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[2] driven by constant 0
WARNING: [Synth 8-3331] design game_controller has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 350.977 ; gain = 144.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 350.977 ; gain = 144.590
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/imt/vhdl-imt/game_final/game_final.srcs/constrs_1/imports/game_v1/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/imt/vhdl-imt/game_final/game_final.srcs/constrs_1/imports/game_v1/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/imt/vhdl-imt/game_final/game_final.srcs/constrs_1/imports/game_v1/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instances
  PLL_BASE => MMCME2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 648.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 648.254 ; gain = 441.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 648.254 ; gain = 441.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 648.254 ; gain = 441.867
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "o_lives" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "game_over" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tick_gen_max1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tick_gen_max1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tick_gen_max1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tick_gen_max1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "o_digit_0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_digit_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_digit_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_digit_3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "o_endcount" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 648.254 ; gain = 441.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |bin2bcd              |           2|     20138|
|2     |game_controller__GC0 |           1|     11617|
|3     |clk_wiz_v3_6__GC0    |           1|         3|
|4     |top__GC0             |           1|      1148|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  11 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 50    
	   8 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 326   
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 12    
	   7 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 155   
	   3 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	  11 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 25    
	   8 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 163   
	   2 Input      4 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 75    
	   3 Input      1 Bit        Muxes := 16    
Module prbs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module prbs__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module board_matrix 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 1     
Module player_vector 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module collision 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module score 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     26 Bit        Muxes := 1     
Module game_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
Module tick_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
Module tick_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
Module player_tick_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module tdm_displays 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 648.254 ; gain = 441.867
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "collision_control/game_over" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "u_tdm_displays/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "u_player_tick_gen/o_endcount" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port LED[2] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 648.254 ; gain = 441.867
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 648.254 ; gain = 441.867

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |bin2bcd              |           2|     14974|
|2     |game_controller__GC0 |           1|      9252|
|3     |clk_wiz_v3_6__GC0    |           1|         3|
|4     |top__GC0             |           1|       950|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_game_controlleri_0/score_counter/tick_gen_max_reg[0]' (FDCE) to 'u_game_controlleri_0/score_counter/tick_gen_max_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_game_controlleri_0/score_counter/tick_gen_max_reg[1]' (FDCE) to 'u_game_controlleri_0/score_counter/tick_gen_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_game_controlleri_0/score_counter/tick_gen_max_reg[2]' (FDCE) to 'u_game_controlleri_0/score_counter/tick_gen_max_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_game_controlleri_0/score_counter/tick_gen_max_reg[7]' (FDCE) to 'u_game_controlleri_0/score_counter/tick_gen_max_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_game_controlleri_0/score_counter/tick_gen_max_reg[8]' (FDCE) to 'u_game_controlleri_0/score_counter/tick_gen_max_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_game_controlleri_0/score_counter/tick_gen_max_reg[11]' (FDPE) to 'u_game_controlleri_0/score_counter/tick_gen_max_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_game_controlleri_0/score_counter/tick_gen_max_reg[12]' (FDPE) to 'u_game_controlleri_0/score_counter/tick_gen_max_reg[20]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_game_controlleri_0/\score_counter/tick_gen_max_reg[17] )
INFO: [Synth 8-3886] merging instance 'u_game_controlleri_0/score_counter/tick_gen_max_reg[18]' (FDPE) to 'u_game_controlleri_0/score_counter/tick_gen_max_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_game_controlleri_0/score_counter/tick_gen_max_reg[24]' (FDCE) to 'u_game_controlleri_0/score_counter/tick_gen_max_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_game_controlleri_0/\score_counter/tick_gen_max_reg[25] )
INFO: [Synth 8-3886] merging instance 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[25]' (FDC) to 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[21]' (FDC) to 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[20]' (FDC) to 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[18]' (FDC) to 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[17]' (FDC) to 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[19]' (FDC) to 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[23]' (FDC) to 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[22]' (FDC) to 'i_2/i_0/u_tick_gen_displays/counter_reg_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/i_0/\u_tick_gen_displays/counter_reg_reg[24] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 648.254 ; gain = 441.867
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 648.254 ; gain = 441.867

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |bin2bcd              |           2|      4775|
|2     |game_controller__GC0 |           1|      1280|
|3     |clk_wiz_v3_6__GC0    |           1|         3|
|4     |top__GC0             |           1|       536|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] create_generated_clock : Empty source list for constraint at line  of auto generated constraint. [auto generated constraint:]
WARNING: [Synth 8-3321] create_generated_clock : Empty source list for constraint at line  of auto generated constraint. [auto generated constraint:]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 650.660 ; gain = 444.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 652.656 ; gain = 446.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |bin2bcd              |           2|      4775|
|2     |game_controller__GC0 |           1|      1280|
|3     |clk_wiz_v3_6__GC0    |           1|         3|
|4     |top__GC0             |           1|       536|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 709.281 ; gain = 502.895
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 709.281 ; gain = 502.895

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 709.281 ; gain = 502.895
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 709.281 ; gain = 502.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 709.281 ; gain = 502.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 709.281 ; gain = 502.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 709.281 ; gain = 502.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 709.281 ; gain = 502.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 709.281 ; gain = 502.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   562|
|3     |LUT1     |   768|
|4     |LUT2     |   537|
|5     |LUT3     |   777|
|6     |LUT4     |   343|
|7     |LUT5     |  1080|
|8     |LUT6     |  2073|
|9     |MUXF7    |     6|
|10    |PLL_BASE |     1|
|11    |FDCE     |   295|
|12    |FDPE     |    42|
|13    |FDRE     |    24|
|14    |LDC      |    30|
|15    |IBUF     |    19|
|16    |IBUFG    |     1|
|17    |OBUF     |    46|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+----------------------+------+
|      |Instance              |Module                |Cells |
+------+----------------------+----------------------+------+
|1     |top                   |                      |  6607|
|2     |  pixel_clock         |clk_wiz_v3_6          |     4|
|3     |  u_game_controller   |game_controller       |  6100|
|4     |    board             |board_matrix          |   134|
|5     |    collision_control |collision             |   103|
|6     |    lane_generator    |prbs                  |   115|
|7     |    object_generator  |prbs__parameterized1  |   107|
|8     |    player            |player_vector         |    28|
|9     |    score_counter     |score                 |  3078|
|10    |  u_player_tick_gen   |player_tick_gen       |    76|
|11    |  u_tdm_displays      |tdm_displays          |    14|
|12    |  u_tick_gen          |tick_gen              |    81|
|13    |  u_tick_gen_displays |tick_gen_0            |    46|
|14    |  u_vga_contoller     |vga_controller_640_60 |   186|
+------+----------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 709.281 ; gain = 502.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 709.281 ; gain = 205.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 709.281 ; gain = 502.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 613 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IBUFG => IBUF: 1 instances
  LDC => LDCE: 30 instances
  PLL_BASE => MMCME2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 709.281 ; gain = 502.895
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 709.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 06 10:57:46 2018...
