Classic Timing Analyzer report for top_level
Thu Jan 05 10:28:52 2012
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. Clock Setup: 'instruction[4]'
  7. Clock Setup: 'instruction[5]'
  8. Clock Hold: 'clock'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                              ;
+-------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+----------------+----------------+--------------+
; Type                          ; Slack                                    ; Required Time ; Actual Time                      ; From                                              ; To                                                ; From Clock     ; To Clock       ; Failed Paths ;
+-------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+----------------+----------------+--------------+
; Worst-case tsu                ; N/A                                      ; None          ; 11.420 ns                        ; instruction[7]                                    ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; --             ; clock          ; 0            ;
; Worst-case tco                ; N/A                                      ; None          ; 28.413 ns                        ; instruction_decode:inst1|str_decode:inst62|inst2  ; a_contents[3]                                     ; clock          ; --             ; 0            ;
; Worst-case tpd                ; N/A                                      ; None          ; 24.248 ns                        ; instruction[7]                                    ; a_contents[3]                                     ; --             ; --             ; 0            ;
; Worst-case th                 ; N/A                                      ; None          ; 9.896 ns                         ; instruction[5]                                    ; 4bit_register:inst5|inst1                         ; --             ; clock          ; 0            ;
; Clock Setup: 'clock'          ; N/A                                      ; None          ; 91.89 MHz ( period = 10.882 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst   ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock          ; clock          ; 0            ;
; Clock Setup: 'instruction[5]' ; N/A                                      ; None          ; 309.12 MHz ( period = 3.235 ns ) ; 4bit_register:inst4|inst3                         ; 4bit_register:inst5|inst3                         ; instruction[5] ; instruction[5] ; 0            ;
; Clock Setup: 'instruction[4]' ; N/A                                      ; None          ; 309.41 MHz ( period = 3.232 ns ) ; 4bit_register:inst4|inst3                         ; 4bit_register:inst5|inst3                         ; instruction[4] ; instruction[4] ; 0            ;
; Clock Hold: 'clock'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; instruction_decode:inst1|ldr_decode:inst68|inst   ; clock          ; clock          ; 109          ;
; Total number of failed paths  ;                                          ;               ;                                  ;                                                   ;                                                   ;                ;                ; 109          ;
+-------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+---------------------------------------------------+----------------+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C20F400C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; instruction[4]  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; instruction[5]  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                              ; To                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 91.89 MHz ( period = 10.882 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock      ; clock    ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; 94.22 MHz ( period = 10.614 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock      ; clock    ; None                        ; None                      ; 1.576 ns                ;
; N/A   ; 96.26 MHz ( period = 10.388 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 15.900 ns               ;
; N/A   ; 97.01 MHz ( period = 10.308 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                        ; None                      ; 15.822 ns               ;
; N/A   ; 97.27 MHz ( period = 10.281 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 15.793 ns               ;
; N/A   ; 97.47 MHz ( period = 10.260 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 15.772 ns               ;
; N/A   ; 97.48 MHz ( period = 10.259 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 15.771 ns               ;
; N/A   ; 97.48 MHz ( period = 10.258 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                        ; None                      ; 15.772 ns               ;
; N/A   ; 97.51 MHz ( period = 10.255 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                        ; None                      ; 15.769 ns               ;
; N/A   ; 97.76 MHz ( period = 10.229 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 15.773 ns               ;
; N/A   ; 97.76 MHz ( period = 10.229 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 15.773 ns               ;
; N/A   ; 97.78 MHz ( period = 10.227 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 15.771 ns               ;
; N/A   ; 97.78 MHz ( period = 10.227 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 15.771 ns               ;
; N/A   ; 99.04 MHz ( period = 10.097 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                        ; None                      ; 15.611 ns               ;
; N/A   ; 99.21 MHz ( period = 10.080 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 15.592 ns               ;
; N/A   ; 100.00 MHz ( period = 10.000 ns )              ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                        ; None                      ; 15.514 ns               ;
; N/A   ; 100.27 MHz ( period = 9.973 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 15.485 ns               ;
; N/A   ; 100.48 MHz ( period = 9.952 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 15.464 ns               ;
; N/A   ; 100.49 MHz ( period = 9.951 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 15.463 ns               ;
; N/A   ; 100.50 MHz ( period = 9.950 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                        ; None                      ; 15.464 ns               ;
; N/A   ; 100.53 MHz ( period = 9.947 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                        ; None                      ; 15.461 ns               ;
; N/A   ; 100.80 MHz ( period = 9.921 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 15.465 ns               ;
; N/A   ; 100.80 MHz ( period = 9.921 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 15.465 ns               ;
; N/A   ; 100.82 MHz ( period = 9.919 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 15.463 ns               ;
; N/A   ; 100.82 MHz ( period = 9.919 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 15.463 ns               ;
; N/A   ; 102.16 MHz ( period = 9.789 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                        ; None                      ; 15.303 ns               ;
; N/A   ; 121.37 MHz ( period = 8.239 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; data_mem2:inst18|inst4                            ; clock      ; clock    ; None                        ; None                      ; 15.899 ns               ;
; N/A   ; 124.60 MHz ( period = 8.026 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                        ; None                      ; 15.686 ns               ;
; N/A   ; 124.64 MHz ( period = 8.023 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                        ; None                      ; 15.683 ns               ;
; N/A   ; 125.17 MHz ( period = 7.989 ns )               ; 4bit_register:inst4|inst3                         ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.965 ns                ;
; N/A   ; 125.80 MHz ( period = 7.949 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                        ; None                      ; 15.609 ns               ;
; N/A   ; 126.09 MHz ( period = 7.931 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; data_mem2:inst18|inst4                            ; clock      ; clock    ; None                        ; None                      ; 15.591 ns               ;
; N/A   ; 128.22 MHz ( period = 7.799 ns )               ; 4bit_register:inst3|inst3                         ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 128.45 MHz ( period = 7.785 ns )               ; 4bit_register:inst5|inst3                         ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.802 ns                ;
; N/A   ; 128.55 MHz ( period = 7.779 ns )               ; 4bit_register:inst3|inst                          ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                        ; None                      ; 2.791 ns                ;
; N/A   ; 129.57 MHz ( period = 7.718 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                        ; None                      ; 15.378 ns               ;
; N/A   ; 129.62 MHz ( period = 7.715 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                        ; None                      ; 15.375 ns               ;
; N/A   ; 130.02 MHz ( period = 7.691 ns )               ; 4bit_register:inst3|inst1                         ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; 130.28 MHz ( period = 7.676 ns )               ; 4bit_register:inst4|inst                          ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                        ; None                      ; 2.654 ns                ;
; N/A   ; 130.87 MHz ( period = 7.641 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                        ; None                      ; 15.301 ns               ;
; N/A   ; 130.92 MHz ( period = 7.638 ns )               ; 4bit_register:inst5|inst                          ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; 136.46 MHz ( period = 7.328 ns )               ; 4bit_register:inst4|inst3                         ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.306 ns                ;
; N/A   ; 136.86 MHz ( period = 7.307 ns )               ; 4bit_register:inst3|inst1                         ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 137.01 MHz ( period = 7.299 ns )               ; 4bit_register:inst4|inst3                         ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; 137.04 MHz ( period = 7.297 ns )               ; 4bit_register:inst4|inst1                         ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                        ; None                      ; 2.275 ns                ;
; N/A   ; 138.73 MHz ( period = 7.208 ns )               ; 4bit_register:inst4|inst2                         ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 139.68 MHz ( period = 7.159 ns )               ; 4bit_register:inst3|inst                          ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 2.169 ns                ;
; N/A   ; 140.10 MHz ( period = 7.138 ns )               ; 4bit_register:inst3|inst3                         ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.150 ns                ;
; N/A   ; 140.37 MHz ( period = 7.124 ns )               ; 4bit_register:inst5|inst3                         ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; 140.67 MHz ( period = 7.109 ns )               ; 4bit_register:inst3|inst3                         ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; 140.73 MHz ( period = 7.106 ns )               ; 4bit_register:inst4|inst2                         ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                        ; None                      ; 2.084 ns                ;
; N/A   ; 140.94 MHz ( period = 7.095 ns )               ; 4bit_register:inst5|inst3                         ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; 141.32 MHz ( period = 7.076 ns )               ; 4bit_register:inst4|inst2                         ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 2.084 ns                ;
; N/A   ; 141.72 MHz ( period = 7.056 ns )               ; 4bit_register:inst4|inst                          ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 2.032 ns                ;
; N/A   ; 142.49 MHz ( period = 7.018 ns )               ; 4bit_register:inst5|inst                          ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; 143.47 MHz ( period = 6.970 ns )               ; 4bit_register:inst5|inst1                         ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; 144.49 MHz ( period = 6.921 ns )               ; 4bit_register:inst3|inst                          ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; 144.65 MHz ( period = 6.913 ns )               ; 4bit_register:inst4|inst1                         ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; 145.56 MHz ( period = 6.870 ns )               ; 4bit_register:inst3|inst1                         ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; 145.82 MHz ( period = 6.858 ns )               ; 4bit_register:inst5|inst2                         ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 146.24 MHz ( period = 6.838 ns )               ; data_mem2:inst18|inst4                            ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 3.549 ns                ;
; N/A   ; 146.31 MHz ( period = 6.835 ns )               ; data_mem2:inst18|inst7                            ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                        ; None                      ; 3.548 ns                ;
; N/A   ; 146.67 MHz ( period = 6.818 ns )               ; 4bit_register:inst4|inst                          ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; 147.49 MHz ( period = 6.780 ns )               ; 4bit_register:inst5|inst                          ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 1.829 ns                ;
; N/A   ; 148.02 MHz ( period = 6.756 ns )               ; 4bit_register:inst5|inst2                         ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; 148.15 MHz ( period = 6.750 ns )               ; 4bit_register:inst3|inst2                         ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; 148.68 MHz ( period = 6.726 ns )               ; 4bit_register:inst5|inst2                         ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; 150.42 MHz ( period = 6.648 ns )               ; 4bit_register:inst3|inst2                         ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 151.10 MHz ( period = 6.618 ns )               ; 4bit_register:inst3|inst2                         ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; 151.84 MHz ( period = 6.586 ns )               ; 4bit_register:inst5|inst1                         ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.635 ns                ;
; N/A   ; 154.42 MHz ( period = 6.476 ns )               ; 4bit_register:inst4|inst1                         ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; 155.18 MHz ( period = 6.444 ns )               ; data_mem2:inst18|inst6                            ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                        ; None                      ; 3.157 ns                ;
; N/A   ; 156.57 MHz ( period = 6.387 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 7.602 ns                ;
; N/A   ; 159.18 MHz ( period = 6.282 ns )               ; data_mem2:inst18|inst5                            ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 2.993 ns                ;
; N/A   ; 160.90 MHz ( period = 6.215 ns )               ; data_mem2:inst18|inst7                            ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 2.926 ns                ;
; N/A   ; 161.21 MHz ( period = 6.203 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                        ; None                      ; 7.418 ns                ;
; N/A   ; 161.81 MHz ( period = 6.180 ns )               ; data_mem2:inst18|inst5                            ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                        ; None                      ; 2.893 ns                ;
; N/A   ; 161.89 MHz ( period = 6.177 ns )               ; data_mem2:inst18|inst4                            ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 162.60 MHz ( period = 6.150 ns )               ; data_mem2:inst18|inst5                            ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 2.893 ns                ;
; N/A   ; 162.63 MHz ( period = 6.149 ns )               ; 4bit_register:inst5|inst1                         ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; 162.65 MHz ( period = 6.148 ns )               ; data_mem2:inst18|inst4                            ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 2.891 ns                ;
; N/A   ; 165.02 MHz ( period = 6.060 ns )               ; data_mem2:inst18|inst6                            ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 2.803 ns                ;
; N/A   ; 167.31 MHz ( period = 5.977 ns )               ; data_mem2:inst18|inst7                            ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 2.720 ns                ;
; N/A   ; 171.14 MHz ( period = 5.843 ns )               ; 4bit_register:inst4|inst3                         ; data_mem2:inst18|inst4                            ; clock      ; clock    ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 171.47 MHz ( period = 5.832 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 7.047 ns                ;
; N/A   ; 174.52 MHz ( period = 5.730 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                        ; None                      ; 6.947 ns                ;
; N/A   ; 174.64 MHz ( period = 5.726 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                        ; None                      ; 6.943 ns                ;
; N/A   ; 174.98 MHz ( period = 5.715 ns )               ; instruction_decode:inst1|str_decode:inst62|inst45 ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock      ; clock    ; None                        ; None                      ; 0.920 ns                ;
; N/A   ; 175.44 MHz ( period = 5.700 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 6.947 ns                ;
; N/A   ; 175.53 MHz ( period = 5.697 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 6.944 ns                ;
; N/A   ; 176.90 MHz ( period = 5.653 ns )               ; 4bit_register:inst3|inst3                         ; data_mem2:inst18|inst4                            ; clock      ; clock    ; None                        ; None                      ; 2.811 ns                ;
; N/A   ; 177.05 MHz ( period = 5.648 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                        ; None                      ; 6.863 ns                ;
; N/A   ; 177.34 MHz ( period = 5.639 ns )               ; 4bit_register:inst5|inst3                         ; data_mem2:inst18|inst4                            ; clock      ; clock    ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 177.59 MHz ( period = 5.631 ns )               ; 4bit_register:inst3|inst                          ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                        ; None                      ; 2.789 ns                ;
; N/A   ; 177.84 MHz ( period = 5.623 ns )               ; data_mem2:inst18|inst6                            ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 2.334 ns                ;
; N/A   ; 180.12 MHz ( period = 5.552 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                        ; None                      ; 6.769 ns                ;
; N/A   ; 180.31 MHz ( period = 5.546 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                        ; None                      ; 6.763 ns                ;
; N/A   ; 180.44 MHz ( period = 5.542 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                        ; None                      ; 6.759 ns                ;
; N/A   ; 180.54 MHz ( period = 5.539 ns )               ; instruction_decode:inst1|str_decode:inst62|inst2  ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock      ; clock    ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; 180.90 MHz ( period = 5.528 ns )               ; 4bit_register:inst4|inst                          ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                        ; None                      ; 2.652 ns                ;
; N/A   ; 181.29 MHz ( period = 5.516 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                        ; None                      ; 6.763 ns                ;
; N/A   ; 181.39 MHz ( period = 5.513 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                        ; None                      ; 6.760 ns                ;
; N/A   ; 182.02 MHz ( period = 5.494 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                        ; None                      ; 6.711 ns                ;
; N/A   ; 182.15 MHz ( period = 5.490 ns )               ; 4bit_register:inst5|inst                          ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                        ; None                      ; 2.655 ns                ;
; N/A   ; 182.52 MHz ( period = 5.479 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; clock      ; clock    ; None                        ; None                      ; 1.295 ns                ;
; N/A   ; 185.56 MHz ( period = 5.389 ns )               ; 4bit_register:inst4|inst2                         ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                        ; None                      ; 2.513 ns                ;
; N/A   ; 186.29 MHz ( period = 5.368 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                        ; None                      ; 6.585 ns                ;
; N/A   ; 187.90 MHz ( period = 5.322 ns )               ; 4bit_register:inst3|inst1                         ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                        ; None                      ; 2.480 ns                ;
; N/A   ; 188.32 MHz ( period = 5.310 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                        ; None                      ; 6.527 ns                ;
; N/A   ; 188.86 MHz ( period = 5.295 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; clock      ; clock    ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; 193.50 MHz ( period = 5.168 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 6.415 ns                ;
; N/A   ; 198.45 MHz ( period = 5.039 ns )               ; 4bit_register:inst5|inst2                         ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                        ; None                      ; 2.204 ns                ;
; N/A   ; 200.64 MHz ( period = 4.984 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                        ; None                      ; 6.231 ns                ;
; N/A   ; 201.82 MHz ( period = 4.955 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; instruction_decode:inst1|ldr_decode:inst68|inst   ; clock      ; clock    ; None                        ; None                      ; 0.771 ns                ;
; N/A   ; 202.80 MHz ( period = 4.931 ns )               ; 4bit_register:inst3|inst2                         ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                        ; None                      ; 2.089 ns                ;
; N/A   ; 202.92 MHz ( period = 4.928 ns )               ; 4bit_register:inst4|inst1                         ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; 205.17 MHz ( period = 4.874 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 6.089 ns                ;
; N/A   ; 211.37 MHz ( period = 4.731 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 5.946 ns                ;
; N/A   ; 213.13 MHz ( period = 4.692 ns )               ; data_mem2:inst18|inst4                            ; data_mem2:inst18|inst4                            ; clock      ; clock    ; None                        ; None                      ; 3.551 ns                ;
; N/A   ; 213.22 MHz ( period = 4.690 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                        ; None                      ; 5.905 ns                ;
; N/A   ; 213.36 MHz ( period = 4.687 ns )               ; data_mem2:inst18|inst7                            ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                        ; None                      ; 3.546 ns                ;
; N/A   ; 215.70 MHz ( period = 4.636 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 5.883 ns                ;
; N/A   ; 217.34 MHz ( period = 4.601 ns )               ; 4bit_register:inst5|inst1                         ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                        ; None                      ; 1.766 ns                ;
; N/A   ; 219.93 MHz ( period = 4.547 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                        ; None                      ; 5.762 ns                ;
; N/A   ; 224.06 MHz ( period = 4.463 ns )               ; data_mem2:inst18|inst5                            ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                        ; None                      ; 3.322 ns                ;
; N/A   ; 224.62 MHz ( period = 4.452 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                        ; None                      ; 5.699 ns                ;
; N/A   ; 235.79 MHz ( period = 4.241 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; data_mem2:inst18|inst4                            ; clock      ; clock    ; None                        ; None                      ; 7.604 ns                ;
; N/A   ; 245.40 MHz ( period = 4.075 ns )               ; data_mem2:inst18|inst6                            ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                        ; None                      ; 2.934 ns                ;
; N/A   ; 246.49 MHz ( period = 4.057 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; data_mem2:inst18|inst4                            ; clock      ; clock    ; None                        ; None                      ; 7.420 ns                ;
; N/A   ; 249.19 MHz ( period = 4.013 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                        ; None                      ; 7.376 ns                ;
; N/A   ; 261.16 MHz ( period = 3.829 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                        ; None                      ; 7.192 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                        ; None                      ; 6.709 ns                ;
; N/A   ; 314.17 MHz ( period = 3.183 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                        ; None                      ; 6.546 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; instruction_decode:inst1|ldr_decode:inst68|inst   ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                        ; None                      ; 6.525 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst   ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                        ; None                      ; 6.362 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock      ; clock    ; None                        ; None                      ; 2.274 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst45 ; instruction_decode:inst1|str_decode:inst62|inst2  ; clock      ; clock    ; None                        ; None                      ; 0.922 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst45 ; instruction_decode:inst1|str_decode:inst62|inst45 ; clock      ; clock    ; None                        ; None                      ; 0.919 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst2  ; instruction_decode:inst1|str_decode:inst62|inst2  ; clock      ; clock    ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; instruction_decode:inst1|str_decode:inst62|inst26 ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock      ; clock    ; None                        ; None                      ; 1.003 ns                ;
+-------+------------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'instruction[4]'                                                                                                                                                                                                        ;
+-------+------------------------------------------------+---------------------------+---------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock     ; To Clock       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 309.41 MHz ( period = 3.232 ns )               ; 4bit_register:inst4|inst3 ; 4bit_register:inst5|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.965 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst3 ; 4bit_register:inst5|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst3 ; 4bit_register:inst5|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.802 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst  ; 4bit_register:inst3|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.791 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst1 ; 4bit_register:inst3|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst  ; 4bit_register:inst3|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.654 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst  ; 4bit_register:inst3|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst3 ; 4bit_register:inst3|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.306 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst1 ; 4bit_register:inst4|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst1 ; 4bit_register:inst3|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.275 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst3 ; 4bit_register:inst4|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst2 ; 4bit_register:inst5|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst  ; 4bit_register:inst5|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.169 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst3 ; 4bit_register:inst3|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.150 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst3 ; 4bit_register:inst3|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst3 ; 4bit_register:inst4|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst2 ; 4bit_register:inst3|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.084 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst3 ; 4bit_register:inst4|inst3 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst2 ; 4bit_register:inst4|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.084 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst  ; 4bit_register:inst5|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.032 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst  ; 4bit_register:inst5|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst1 ; 4bit_register:inst3|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst  ; 4bit_register:inst4|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst1 ; 4bit_register:inst4|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst1 ; 4bit_register:inst5|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst2 ; 4bit_register:inst5|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst  ; 4bit_register:inst4|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst  ; 4bit_register:inst4|inst  ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.829 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst2 ; 4bit_register:inst3|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst2 ; 4bit_register:inst5|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst2 ; 4bit_register:inst4|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst2 ; 4bit_register:inst3|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst2 ; 4bit_register:inst4|inst2 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst1 ; 4bit_register:inst4|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.635 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst1 ; 4bit_register:inst5|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst1 ; 4bit_register:inst5|inst1 ; instruction[4] ; instruction[4] ; None                        ; None                      ; 1.166 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'instruction[5]'                                                                                                                                                                                                        ;
+-------+------------------------------------------------+---------------------------+---------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock     ; To Clock       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 309.12 MHz ( period = 3.235 ns )               ; 4bit_register:inst4|inst3 ; 4bit_register:inst5|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.965 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst3 ; 4bit_register:inst5|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst3 ; 4bit_register:inst5|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.802 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst  ; 4bit_register:inst3|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.791 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst1 ; 4bit_register:inst3|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst  ; 4bit_register:inst3|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.654 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst  ; 4bit_register:inst3|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.657 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst3 ; 4bit_register:inst3|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.306 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst1 ; 4bit_register:inst4|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst1 ; 4bit_register:inst3|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.275 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst3 ; 4bit_register:inst4|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.307 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst2 ; 4bit_register:inst5|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst  ; 4bit_register:inst5|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.169 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst3 ; 4bit_register:inst3|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.150 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst3 ; 4bit_register:inst3|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst2 ; 4bit_register:inst3|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.084 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst3 ; 4bit_register:inst4|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst3 ; 4bit_register:inst4|inst3 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst2 ; 4bit_register:inst4|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.084 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst  ; 4bit_register:inst5|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.032 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst  ; 4bit_register:inst5|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 2.035 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst1 ; 4bit_register:inst3|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst  ; 4bit_register:inst4|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst1 ; 4bit_register:inst4|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst1 ; 4bit_register:inst5|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst2 ; 4bit_register:inst5|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst  ; 4bit_register:inst4|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst  ; 4bit_register:inst4|inst  ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.829 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst2 ; 4bit_register:inst3|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst2 ; 4bit_register:inst5|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst2 ; 4bit_register:inst4|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst2 ; 4bit_register:inst3|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst3|inst2 ; 4bit_register:inst4|inst2 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.660 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst1 ; 4bit_register:inst4|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.635 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst4|inst1 ; 4bit_register:inst5|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; 4bit_register:inst5|inst1 ; 4bit_register:inst5|inst1 ; instruction[5] ; instruction[5] ; None                        ; None                      ; 1.166 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+----------------+----------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                           ;
+------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                              ; To                                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; instruction_decode:inst1|ldr_decode:inst68|inst   ; clock      ; clock    ; None                       ; None                       ; 2.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                       ; None                       ; 4.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                       ; None                       ; 4.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                       ; None                       ; 4.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                       ; None                       ; 4.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                       ; None                       ; 4.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                       ; None                       ; 4.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                       ; None                       ; 4.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                       ; None                       ; 4.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                       ; None                       ; 4.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                       ; None                       ; 4.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                       ; None                       ; 4.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                       ; None                       ; 4.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                       ; None                       ; 4.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                       ; None                       ; 4.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                       ; None                       ; 4.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                       ; None                       ; 4.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                       ; None                       ; 4.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                       ; None                       ; 4.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                       ; None                       ; 4.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                       ; None                       ; 4.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                       ; None                       ; 4.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                       ; None                       ; 4.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                       ; None                       ; 4.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst26 ; instruction_decode:inst1|str_decode:inst62|inst45 ; clock      ; clock    ; None                       ; None                       ; 0.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                       ; None                       ; 4.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                       ; None                       ; 4.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                       ; None                       ; 4.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; data_mem2:inst18|inst4                            ; clock      ; clock    ; None                       ; None                       ; 4.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst1                         ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                       ; None                       ; 1.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                       ; None                       ; 5.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                       ; None                       ; 5.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst1                         ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                       ; None                       ; 1.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; instruction_decode:inst1|ldr_decode:inst68|inst   ; clock      ; clock    ; None                       ; None                       ; 0.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; data_mem2:inst18|inst4                            ; clock      ; clock    ; None                       ; None                       ; 5.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst1                         ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                       ; None                       ; 1.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst2                         ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst2                         ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst2                         ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst2                         ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst2                         ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst                          ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                       ; None                       ; 1.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst                          ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst2                         ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst1                         ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                       ; None                       ; 1.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst   ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; clock      ; clock    ; None                       ; None                       ; 1.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst1                         ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst                          ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst1                         ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                       ; None                       ; 1.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst                          ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst                          ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                       ; None                       ; 2.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst2                         ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                       ; None                       ; 2.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; clock      ; clock    ; None                       ; None                       ; 1.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst3                         ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst2                         ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                       ; None                       ; 2.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst3                         ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst3                         ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst3                         ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst                          ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst2                         ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                       ; None                       ; 2.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst3                         ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst1                         ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                       ; None                       ; 2.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst1                         ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                       ; None                       ; 2.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst3                         ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst                          ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst                          ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                       ; None                       ; 2.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst1                         ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                       ; None                       ; 2.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst                          ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                       ; None                       ; 2.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst3                         ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst3                         ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst3                         ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst1                         ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                       ; None                       ; 9.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst                          ; clock      ; clock    ; None                       ; None                       ; 9.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                       ; None                       ; 10.040 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                       ; None                       ; 10.039 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst3                         ; clock      ; clock    ; None                       ; None                       ; 10.092 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst3|inst3                         ; clock      ; clock    ; None                       ; None                       ; 10.091 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                       ; None                       ; 10.100 ns                ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst1                         ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                       ; None                       ; 2.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst2                         ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                       ; None                       ; 2.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst                          ; clock      ; clock    ; None                       ; None                       ; 10.152 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                       ; None                       ; 10.219 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                       ; None                       ; 10.219 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst2                         ; clock      ; clock    ; None                       ; None                       ; 10.271 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                       ; None                       ; 10.233 ns                ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst2                         ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                       ; None                       ; 2.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst3|inst2                         ; clock      ; clock    ; None                       ; None                       ; 10.271 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                       ; None                       ; 10.285 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                       ; None                       ; 10.319 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst2                         ; clock      ; clock    ; None                       ; None                       ; 10.371 ns                ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst1                         ; data_mem2:inst18|inst6                            ; clock      ; clock    ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst2                         ; data_mem2:inst18|inst5                            ; clock      ; clock    ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                       ; None                       ; 10.702 ns                ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst                          ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                       ; None                       ; 10.698 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst4|inst1                         ; clock      ; clock    ; None                       ; None                       ; 10.754 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                       ; None                       ; 10.722 ns                ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst4|inst                          ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                       ; None                       ; 2.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst5|inst3                         ; clock      ; clock    ; None                       ; None                       ; 10.750 ns                ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst3|inst                          ; clock      ; clock    ; None                       ; None                       ; 10.774 ns                ;
; Not operational: Clock Skew > Data Delay ; data_mem2:inst18|inst6                            ; 4bit_register:inst5|inst1                         ; clock      ; clock    ; None                       ; None                       ; 2.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst                          ; data_mem2:inst18|inst7                            ; clock      ; clock    ; None                       ; None                       ; 2.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst2  ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                       ; None                       ; 10.846 ns                ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst5|inst3                         ; data_mem2:inst18|inst4                            ; clock      ; clock    ; None                       ; None                       ; 2.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; 4bit_register:inst3|inst3                         ; data_mem2:inst18|inst4                            ; clock      ; clock    ; None                       ; None                       ; 2.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; instruction_decode:inst1|str_decode:inst62|inst45 ; 4bit_register:inst3|inst1                         ; clock      ; clock    ; None                       ; None                       ; 10.898 ns                ;
+------------------------------------------+---------------------------------------------------+---------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------+---------------------------------------------------+----------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From           ; To                                                ; To Clock       ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------+---------------------------------------------------+----------------+
; N/A                                     ; None                                                ; 11.420 ns  ; instruction[7] ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock          ;
; N/A                                     ; None                                                ; 10.882 ns  ; instruction[7] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 10.775 ns  ; instruction[7] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 10.754 ns  ; instruction[7] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 10.753 ns  ; instruction[7] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 10.749 ns  ; instruction[7] ; 4bit_register:inst3|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 10.746 ns  ; instruction[7] ; 4bit_register:inst3|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 10.716 ns  ; instruction[7] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 10.716 ns  ; instruction[7] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 10.714 ns  ; instruction[7] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 10.714 ns  ; instruction[7] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 10.710 ns  ; instruction[7] ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock          ;
; N/A                                     ; None                                                ; 10.307 ns  ; instruction[7] ; 4bit_register:inst3|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 10.306 ns  ; instruction[7] ; 4bit_register:inst3|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.877 ns   ; instruction[7] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 9.770 ns   ; instruction[7] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 9.749 ns   ; instruction[7] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 9.748 ns   ; instruction[7] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 9.746 ns   ; instruction[7] ; 4bit_register:inst3|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 9.743 ns   ; instruction[7] ; 4bit_register:inst3|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 9.714 ns   ; instruction[7] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 9.714 ns   ; instruction[7] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 9.712 ns   ; instruction[7] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 9.712 ns   ; instruction[7] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 9.461 ns   ; instruction[6] ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock          ;
; N/A                                     ; None                                                ; 9.400 ns   ; instruction[5] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.304 ns   ; instruction[7] ; 4bit_register:inst3|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 9.303 ns   ; instruction[7] ; 4bit_register:inst3|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 9.293 ns   ; instruction[5] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.272 ns   ; instruction[5] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.271 ns   ; instruction[5] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 9.267 ns   ; instruction[5] ; 4bit_register:inst3|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.264 ns   ; instruction[5] ; 4bit_register:inst3|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.234 ns   ; instruction[5] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.234 ns   ; instruction[5] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 9.232 ns   ; instruction[5] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 9.232 ns   ; instruction[5] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.923 ns   ; instruction[6] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.825 ns   ; instruction[5] ; 4bit_register:inst3|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 8.824 ns   ; instruction[5] ; 4bit_register:inst3|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.816 ns   ; instruction[6] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.795 ns   ; instruction[6] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.794 ns   ; instruction[6] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 8.790 ns   ; instruction[6] ; 4bit_register:inst3|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.787 ns   ; instruction[6] ; 4bit_register:inst3|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.757 ns   ; instruction[6] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.757 ns   ; instruction[6] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 8.755 ns   ; instruction[6] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.755 ns   ; instruction[6] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.748 ns   ; instruction[6] ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock          ;
; N/A                                     ; None                                                ; 8.668 ns   ; decode         ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock          ;
; N/A                                     ; None                                                ; 8.517 ns   ; instruction[4] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.410 ns   ; instruction[4] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.395 ns   ; instruction[5] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.389 ns   ; instruction[4] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.388 ns   ; instruction[4] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 8.384 ns   ; instruction[4] ; 4bit_register:inst3|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.381 ns   ; instruction[4] ; 4bit_register:inst3|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.351 ns   ; instruction[4] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.351 ns   ; instruction[4] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 8.349 ns   ; instruction[4] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.349 ns   ; instruction[4] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.348 ns   ; instruction[6] ; 4bit_register:inst3|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 8.347 ns   ; instruction[6] ; 4bit_register:inst3|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 8.288 ns   ; instruction[5] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.267 ns   ; instruction[5] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.266 ns   ; instruction[5] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 8.264 ns   ; instruction[5] ; 4bit_register:inst3|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.261 ns   ; instruction[5] ; 4bit_register:inst3|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.232 ns   ; instruction[5] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.232 ns   ; instruction[5] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 8.232 ns   ; instruction[8] ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock          ;
; N/A                                     ; None                                                ; 8.230 ns   ; instruction[5] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 8.230 ns   ; instruction[5] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.942 ns   ; instruction[4] ; 4bit_register:inst3|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 7.941 ns   ; instruction[4] ; 4bit_register:inst3|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.918 ns   ; instruction[6] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.822 ns   ; instruction[5] ; 4bit_register:inst3|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 7.821 ns   ; instruction[5] ; 4bit_register:inst3|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.811 ns   ; instruction[6] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.790 ns   ; instruction[6] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.789 ns   ; instruction[6] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 7.787 ns   ; instruction[6] ; 4bit_register:inst3|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.784 ns   ; instruction[6] ; 4bit_register:inst3|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.755 ns   ; instruction[6] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.755 ns   ; instruction[6] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 7.753 ns   ; instruction[6] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.753 ns   ; instruction[6] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.694 ns   ; instruction[8] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.587 ns   ; instruction[8] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.566 ns   ; instruction[8] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.565 ns   ; instruction[8] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 7.561 ns   ; instruction[8] ; 4bit_register:inst3|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.558 ns   ; instruction[8] ; 4bit_register:inst3|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.528 ns   ; instruction[8] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.528 ns   ; instruction[8] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 7.526 ns   ; instruction[8] ; instruction_decode:inst1|str_decode:inst62|inst26 ; clock          ;
; N/A                                     ; None                                                ; 7.526 ns   ; instruction[8] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.526 ns   ; instruction[8] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 7.512 ns   ; instruction[4] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.405 ns   ; instruction[4] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.384 ns   ; instruction[4] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.383 ns   ; instruction[4] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 7.381 ns   ; instruction[4] ; 4bit_register:inst3|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.378 ns   ; instruction[4] ; 4bit_register:inst3|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.349 ns   ; instruction[4] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.349 ns   ; instruction[4] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 7.347 ns   ; instruction[4] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.347 ns   ; instruction[4] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.345 ns   ; instruction[6] ; 4bit_register:inst3|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 7.344 ns   ; instruction[6] ; 4bit_register:inst3|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 7.119 ns   ; instruction[8] ; 4bit_register:inst3|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 7.118 ns   ; instruction[8] ; 4bit_register:inst3|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.939 ns   ; instruction[4] ; 4bit_register:inst3|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 6.938 ns   ; instruction[4] ; 4bit_register:inst3|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 6.806 ns   ; instruction[3] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.699 ns   ; instruction[3] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.689 ns   ; instruction[8] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 6.678 ns   ; instruction[3] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.677 ns   ; instruction[3] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 6.673 ns   ; instruction[3] ; 4bit_register:inst3|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.670 ns   ; instruction[3] ; 4bit_register:inst3|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.664 ns   ; decode         ; instruction_decode:inst1|ldr_decode:inst68|inst24 ; clock          ;
; N/A                                     ; None                                                ; 6.640 ns   ; instruction[3] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.640 ns   ; instruction[3] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 6.638 ns   ; instruction[3] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.638 ns   ; instruction[3] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.582 ns   ; instruction[8] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 6.561 ns   ; instruction[8] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 6.560 ns   ; instruction[8] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 6.558 ns   ; instruction[8] ; 4bit_register:inst3|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 6.555 ns   ; instruction[8] ; 4bit_register:inst3|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 6.526 ns   ; instruction[8] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 6.526 ns   ; instruction[8] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 6.524 ns   ; instruction[8] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 6.524 ns   ; instruction[8] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 6.231 ns   ; instruction[3] ; 4bit_register:inst3|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 6.230 ns   ; instruction[3] ; 4bit_register:inst3|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.223 ns   ; instruction[7] ; 4bit_register:inst5|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 6.191 ns   ; instruction[1] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.116 ns   ; instruction[8] ; 4bit_register:inst3|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 6.116 ns   ; instruction[7] ; 4bit_register:inst5|inst3                         ; clock          ;
; N/A                                     ; None                                                ; 6.115 ns   ; instruction[8] ; 4bit_register:inst3|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 6.095 ns   ; instruction[7] ; 4bit_register:inst5|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 6.094 ns   ; instruction[7] ; 4bit_register:inst5|inst                          ; clock          ;
; N/A                                     ; None                                                ; 6.093 ns   ; instruction[7] ; 4bit_register:inst3|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 6.090 ns   ; instruction[7] ; 4bit_register:inst3|inst3                         ; clock          ;
; N/A                                     ; None                                                ; 6.084 ns   ; instruction[1] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.064 ns   ; instruction[7] ; 4bit_register:inst4|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 6.064 ns   ; instruction[7] ; 4bit_register:inst4|inst                          ; clock          ;
; N/A                                     ; None                                                ; 6.063 ns   ; instruction[1] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.062 ns   ; instruction[7] ; 4bit_register:inst4|inst3                         ; clock          ;
; N/A                                     ; None                                                ; 6.062 ns   ; instruction[7] ; 4bit_register:inst4|inst2                         ; clock          ;
; N/A                                     ; None                                                ; 6.062 ns   ; instruction[1] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 6.058 ns   ; instruction[1] ; 4bit_register:inst3|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.055 ns   ; instruction[1] ; 4bit_register:inst3|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.025 ns   ; instruction[1] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.025 ns   ; instruction[1] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 6.023 ns   ; instruction[1] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 6.023 ns   ; instruction[1] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 5.801 ns   ; instruction[3] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.694 ns   ; instruction[3] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.693 ns   ; instruction[2] ; 4bit_register:inst5|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 5.673 ns   ; instruction[3] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.672 ns   ; instruction[3] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 5.670 ns   ; instruction[3] ; 4bit_register:inst3|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.667 ns   ; instruction[3] ; 4bit_register:inst3|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.651 ns   ; instruction[7] ; 4bit_register:inst3|inst                          ; clock          ;
; N/A                                     ; None                                                ; 5.650 ns   ; instruction[7] ; 4bit_register:inst3|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 5.638 ns   ; instruction[3] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.638 ns   ; instruction[3] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 5.636 ns   ; instruction[3] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.636 ns   ; instruction[3] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.616 ns   ; instruction[1] ; 4bit_register:inst3|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 5.615 ns   ; instruction[1] ; 4bit_register:inst3|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 5.586 ns   ; instruction[2] ; 4bit_register:inst5|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 5.565 ns   ; instruction[2] ; 4bit_register:inst5|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 5.564 ns   ; instruction[2] ; 4bit_register:inst5|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 5.560 ns   ; instruction[2] ; 4bit_register:inst3|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 5.557 ns   ; instruction[2] ; 4bit_register:inst3|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 5.527 ns   ; instruction[2] ; 4bit_register:inst4|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 5.527 ns   ; instruction[2] ; 4bit_register:inst4|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 5.525 ns   ; instruction[2] ; 4bit_register:inst4|inst3                         ; instruction[5] ;
; N/A                                     ; None                                                ; 5.525 ns   ; instruction[2] ; 4bit_register:inst4|inst2                         ; instruction[5] ;
; N/A                                     ; None                                                ; 5.228 ns   ; instruction[3] ; 4bit_register:inst3|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 5.227 ns   ; instruction[3] ; 4bit_register:inst3|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.186 ns   ; instruction[1] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.118 ns   ; instruction[2] ; 4bit_register:inst3|inst                          ; instruction[5] ;
; N/A                                     ; None                                                ; 5.117 ns   ; instruction[2] ; 4bit_register:inst3|inst1                         ; instruction[5] ;
; N/A                                     ; None                                                ; 5.079 ns   ; instruction[1] ; 4bit_register:inst5|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.058 ns   ; instruction[1] ; 4bit_register:inst5|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.057 ns   ; instruction[1] ; 4bit_register:inst5|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 5.055 ns   ; instruction[1] ; 4bit_register:inst3|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.052 ns   ; instruction[1] ; 4bit_register:inst3|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.023 ns   ; instruction[1] ; 4bit_register:inst4|inst1                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.023 ns   ; instruction[1] ; 4bit_register:inst4|inst                          ; instruction[4] ;
; N/A                                     ; None                                                ; 5.021 ns   ; instruction[1] ; 4bit_register:inst4|inst3                         ; instruction[4] ;
; N/A                                     ; None                                                ; 5.021 ns   ; instruction[1] ; 4bit_register:inst4|inst2                         ; instruction[4] ;
; N/A                                     ; None                                                ; 4.741 ns   ; instruction[5] ; 4bit_register:inst5|inst1                         ; clock          ;
; N/A                                     ; None                                                ; 4.688 ns   ; instruction[2] ; 4bit_register:inst5|inst1                         ; instruction[4] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                ;                                                   ;                ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------+---------------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                         ;
+-------+--------------+------------+---------------------------------------------------+--------------------+----------------+
; Slack ; Required tco ; Actual tco ; From                                              ; To                 ; From Clock     ;
+-------+--------------+------------+---------------------------------------------------+--------------------+----------------+
; N/A   ; None         ; 28.413 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; a_contents[3]      ; clock          ;
; N/A   ; None         ; 28.137 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; memory_contents[3] ; clock          ;
; N/A   ; None         ; 28.137 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; memory_contents[0] ; clock          ;
; N/A   ; None         ; 28.105 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; a_contents[3]      ; clock          ;
; N/A   ; None         ; 27.834 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; memory_contents[1] ; clock          ;
; N/A   ; None         ; 27.829 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; memory_contents[3] ; clock          ;
; N/A   ; None         ; 27.829 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; memory_contents[0] ; clock          ;
; N/A   ; None         ; 27.598 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; a_contents[2]      ; clock          ;
; N/A   ; None         ; 27.598 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; a_contents[1]      ; clock          ;
; N/A   ; None         ; 27.526 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; memory_contents[1] ; clock          ;
; N/A   ; None         ; 27.290 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; a_contents[2]      ; clock          ;
; N/A   ; None         ; 27.290 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; a_contents[1]      ; clock          ;
; N/A   ; None         ; 27.277 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; a_contents[0]      ; clock          ;
; N/A   ; None         ; 26.969 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; a_contents[0]      ; clock          ;
; N/A   ; None         ; 26.961 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; memory_contents[2] ; clock          ;
; N/A   ; None         ; 26.653 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; memory_contents[2] ; clock          ;
; N/A   ; None         ; 25.257 ns  ; 4bit_register:inst3|inst                          ; a_contents[3]      ; clock          ;
; N/A   ; None         ; 25.154 ns  ; 4bit_register:inst4|inst                          ; a_contents[3]      ; clock          ;
; N/A   ; None         ; 25.116 ns  ; 4bit_register:inst5|inst                          ; a_contents[3]      ; clock          ;
; N/A   ; None         ; 24.986 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; a_select           ; clock          ;
; N/A   ; None         ; 24.985 ns  ; 4bit_register:inst4|inst3                         ; a_contents[0]      ; clock          ;
; N/A   ; None         ; 24.980 ns  ; 4bit_register:inst3|inst                          ; memory_contents[3] ; clock          ;
; N/A   ; None         ; 24.976 ns  ; 4bit_register:inst4|inst3                         ; memory_contents[0] ; clock          ;
; N/A   ; None         ; 24.877 ns  ; 4bit_register:inst4|inst                          ; memory_contents[3] ; clock          ;
; N/A   ; None         ; 24.853 ns  ; 4bit_register:inst3|inst1                         ; a_contents[2]      ; clock          ;
; N/A   ; None         ; 24.839 ns  ; 4bit_register:inst5|inst                          ; memory_contents[3] ; clock          ;
; N/A   ; None         ; 24.795 ns  ; 4bit_register:inst3|inst3                         ; a_contents[0]      ; clock          ;
; N/A   ; None         ; 24.786 ns  ; 4bit_register:inst3|inst3                         ; memory_contents[0] ; clock          ;
; N/A   ; None         ; 24.781 ns  ; 4bit_register:inst5|inst3                         ; a_contents[0]      ; clock          ;
; N/A   ; None         ; 24.772 ns  ; 4bit_register:inst5|inst3                         ; memory_contents[0] ; clock          ;
; N/A   ; None         ; 24.751 ns  ; 4bit_register:inst4|inst2                         ; memory_contents[1] ; clock          ;
; N/A   ; None         ; 24.678 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; a_select           ; clock          ;
; N/A   ; None         ; 24.467 ns  ; 4bit_register:inst4|inst2                         ; a_contents[1]      ; clock          ;
; N/A   ; None         ; 24.459 ns  ; 4bit_register:inst4|inst1                         ; a_contents[2]      ; clock          ;
; N/A   ; None         ; 24.401 ns  ; 4bit_register:inst5|inst2                         ; memory_contents[1] ; clock          ;
; N/A   ; None         ; 24.313 ns  ; data_mem2:inst18|inst7                            ; a_contents[3]      ; clock          ;
; N/A   ; None         ; 24.293 ns  ; 4bit_register:inst3|inst2                         ; memory_contents[1] ; clock          ;
; N/A   ; None         ; 24.244 ns  ; 4bit_register:inst3|inst1                         ; memory_contents[2] ; clock          ;
; N/A   ; None         ; 24.132 ns  ; 4bit_register:inst5|inst1                         ; a_contents[2]      ; clock          ;
; N/A   ; None         ; 24.117 ns  ; 4bit_register:inst5|inst2                         ; a_contents[1]      ; clock          ;
; N/A   ; None         ; 24.036 ns  ; data_mem2:inst18|inst7                            ; memory_contents[3] ; clock          ;
; N/A   ; None         ; 24.009 ns  ; 4bit_register:inst3|inst2                         ; a_contents[1]      ; clock          ;
; N/A   ; None         ; 23.850 ns  ; 4bit_register:inst4|inst1                         ; memory_contents[2] ; clock          ;
; N/A   ; None         ; 23.834 ns  ; data_mem2:inst18|inst4                            ; a_contents[0]      ; clock          ;
; N/A   ; None         ; 23.825 ns  ; data_mem2:inst18|inst5                            ; memory_contents[1] ; clock          ;
; N/A   ; None         ; 23.825 ns  ; data_mem2:inst18|inst4                            ; memory_contents[0] ; clock          ;
; N/A   ; None         ; 23.606 ns  ; data_mem2:inst18|inst6                            ; a_contents[2]      ; clock          ;
; N/A   ; None         ; 23.541 ns  ; data_mem2:inst18|inst5                            ; a_contents[1]      ; clock          ;
; N/A   ; None         ; 23.523 ns  ; 4bit_register:inst5|inst1                         ; memory_contents[2] ; clock          ;
; N/A   ; None         ; 23.383 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; a_contents[0]      ; clock          ;
; N/A   ; None         ; 23.375 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; memory_contents[1] ; clock          ;
; N/A   ; None         ; 23.374 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; memory_contents[0] ; clock          ;
; N/A   ; None         ; 23.199 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; a_contents[0]      ; clock          ;
; N/A   ; None         ; 23.191 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; memory_contents[1] ; clock          ;
; N/A   ; None         ; 23.190 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; memory_contents[0] ; clock          ;
; N/A   ; None         ; 23.091 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; a_contents[1]      ; clock          ;
; N/A   ; None         ; 22.997 ns  ; data_mem2:inst18|inst6                            ; memory_contents[2] ; clock          ;
; N/A   ; None         ; 22.972 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; a_contents[3]      ; clock          ;
; N/A   ; None         ; 22.907 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; a_contents[1]      ; clock          ;
; N/A   ; None         ; 22.788 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; a_contents[3]      ; clock          ;
; N/A   ; None         ; 22.714 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; a_contents[2]      ; clock          ;
; N/A   ; None         ; 22.695 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; memory_contents[3] ; clock          ;
; N/A   ; None         ; 22.530 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; a_contents[2]      ; clock          ;
; N/A   ; None         ; 22.511 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; memory_contents[3] ; clock          ;
; N/A   ; None         ; 22.105 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; memory_contents[2] ; clock          ;
; N/A   ; None         ; 21.921 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; memory_contents[2] ; clock          ;
; N/A   ; None         ; 20.398 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; data_mem_enable    ; clock          ;
; N/A   ; None         ; 20.214 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; data_mem_enable    ; clock          ;
; N/A   ; None         ; 18.818 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; r0_enable          ; clock          ;
; N/A   ; None         ; 18.010 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; r0_enable          ; clock          ;
; N/A   ; None         ; 17.737 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; a_enable           ; clock          ;
; N/A   ; None         ; 17.663 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst   ; r1_enable          ; clock          ;
; N/A   ; None         ; 16.938 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; a_enable           ; clock          ;
; N/A   ; None         ; 16.859 ns  ; instruction_decode:inst1|ldr_decode:inst68|inst1  ; r1_enable          ; clock          ;
; N/A   ; None         ; 16.847 ns  ; 4bit_register:inst3|inst                          ; a_contents[3]      ; instruction[4] ;
; N/A   ; None         ; 16.743 ns  ; 4bit_register:inst4|inst                          ; a_contents[3]      ; instruction[4] ;
; N/A   ; None         ; 16.710 ns  ; 4bit_register:inst5|inst                          ; a_contents[3]      ; instruction[4] ;
; N/A   ; None         ; 16.574 ns  ; 4bit_register:inst4|inst3                         ; a_contents[0]      ; instruction[4] ;
; N/A   ; None         ; 16.570 ns  ; 4bit_register:inst3|inst                          ; memory_contents[3] ; instruction[4] ;
; N/A   ; None         ; 16.565 ns  ; 4bit_register:inst4|inst3                         ; memory_contents[0] ; instruction[4] ;
; N/A   ; None         ; 16.466 ns  ; 4bit_register:inst4|inst                          ; memory_contents[3] ; instruction[4] ;
; N/A   ; None         ; 16.443 ns  ; 4bit_register:inst3|inst1                         ; a_contents[2]      ; instruction[4] ;
; N/A   ; None         ; 16.433 ns  ; 4bit_register:inst5|inst                          ; memory_contents[3] ; instruction[4] ;
; N/A   ; None         ; 16.385 ns  ; 4bit_register:inst3|inst3                         ; a_contents[0]      ; instruction[4] ;
; N/A   ; None         ; 16.376 ns  ; 4bit_register:inst3|inst3                         ; memory_contents[0] ; instruction[4] ;
; N/A   ; None         ; 16.375 ns  ; 4bit_register:inst5|inst3                         ; a_contents[0]      ; instruction[4] ;
; N/A   ; None         ; 16.366 ns  ; 4bit_register:inst5|inst3                         ; memory_contents[0] ; instruction[4] ;
; N/A   ; None         ; 16.340 ns  ; 4bit_register:inst4|inst2                         ; memory_contents[1] ; instruction[4] ;
; N/A   ; None         ; 16.105 ns  ; instruction_decode:inst1|str_decode:inst62|inst2  ; data_mem_load      ; clock          ;
; N/A   ; None         ; 16.056 ns  ; 4bit_register:inst4|inst2                         ; a_contents[1]      ; instruction[4] ;
; N/A   ; None         ; 16.048 ns  ; 4bit_register:inst4|inst1                         ; a_contents[2]      ; instruction[4] ;
; N/A   ; None         ; 15.995 ns  ; 4bit_register:inst5|inst2                         ; memory_contents[1] ; instruction[4] ;
; N/A   ; None         ; 15.883 ns  ; 4bit_register:inst3|inst2                         ; memory_contents[1] ; instruction[4] ;
; N/A   ; None         ; 15.844 ns  ; 4bit_register:inst3|inst                          ; a_contents[3]      ; instruction[5] ;
; N/A   ; None         ; 15.834 ns  ; 4bit_register:inst3|inst1                         ; memory_contents[2] ; instruction[4] ;
; N/A   ; None         ; 15.797 ns  ; instruction_decode:inst1|str_decode:inst62|inst45 ; data_mem_load      ; clock          ;
; N/A   ; None         ; 15.741 ns  ; 4bit_register:inst4|inst                          ; a_contents[3]      ; instruction[5] ;
; N/A   ; None         ; 15.726 ns  ; 4bit_register:inst5|inst1                         ; a_contents[2]      ; instruction[4] ;
; N/A   ; None         ; 15.711 ns  ; 4bit_register:inst5|inst2                         ; a_contents[1]      ; instruction[4] ;
; N/A   ; None         ; 15.705 ns  ; 4bit_register:inst5|inst                          ; a_contents[3]      ; instruction[5] ;
; N/A   ; None         ; 15.599 ns  ; 4bit_register:inst3|inst2                         ; a_contents[1]      ; instruction[4] ;
; N/A   ; None         ; 15.572 ns  ; 4bit_register:inst4|inst3                         ; a_contents[0]      ; instruction[5] ;
; N/A   ; None         ; 15.567 ns  ; 4bit_register:inst3|inst                          ; memory_contents[3] ; instruction[5] ;
; N/A   ; None         ; 15.563 ns  ; 4bit_register:inst4|inst3                         ; memory_contents[0] ; instruction[5] ;
; N/A   ; None         ; 15.464 ns  ; 4bit_register:inst4|inst                          ; memory_contents[3] ; instruction[5] ;
; N/A   ; None         ; 15.440 ns  ; 4bit_register:inst3|inst1                         ; a_contents[2]      ; instruction[5] ;
; N/A   ; None         ; 15.439 ns  ; 4bit_register:inst4|inst1                         ; memory_contents[2] ; instruction[4] ;
; N/A   ; None         ; 15.428 ns  ; 4bit_register:inst5|inst                          ; memory_contents[3] ; instruction[5] ;
; N/A   ; None         ; 15.382 ns  ; 4bit_register:inst3|inst3                         ; a_contents[0]      ; instruction[5] ;
; N/A   ; None         ; 15.373 ns  ; 4bit_register:inst3|inst3                         ; memory_contents[0] ; instruction[5] ;
; N/A   ; None         ; 15.370 ns  ; 4bit_register:inst5|inst3                         ; a_contents[0]      ; instruction[5] ;
; N/A   ; None         ; 15.361 ns  ; 4bit_register:inst5|inst3                         ; memory_contents[0] ; instruction[5] ;
; N/A   ; None         ; 15.338 ns  ; 4bit_register:inst4|inst2                         ; memory_contents[1] ; instruction[5] ;
; N/A   ; None         ; 15.117 ns  ; 4bit_register:inst5|inst1                         ; memory_contents[2] ; instruction[4] ;
; N/A   ; None         ; 15.054 ns  ; 4bit_register:inst4|inst2                         ; a_contents[1]      ; instruction[5] ;
; N/A   ; None         ; 15.046 ns  ; 4bit_register:inst4|inst1                         ; a_contents[2]      ; instruction[5] ;
; N/A   ; None         ; 14.990 ns  ; 4bit_register:inst5|inst2                         ; memory_contents[1] ; instruction[5] ;
; N/A   ; None         ; 14.880 ns  ; 4bit_register:inst3|inst2                         ; memory_contents[1] ; instruction[5] ;
; N/A   ; None         ; 14.831 ns  ; 4bit_register:inst3|inst1                         ; memory_contents[2] ; instruction[5] ;
; N/A   ; None         ; 14.721 ns  ; 4bit_register:inst5|inst1                         ; a_contents[2]      ; instruction[5] ;
; N/A   ; None         ; 14.706 ns  ; 4bit_register:inst5|inst2                         ; a_contents[1]      ; instruction[5] ;
; N/A   ; None         ; 14.596 ns  ; 4bit_register:inst3|inst2                         ; a_contents[1]      ; instruction[5] ;
; N/A   ; None         ; 14.437 ns  ; 4bit_register:inst4|inst1                         ; memory_contents[2] ; instruction[5] ;
; N/A   ; None         ; 14.112 ns  ; 4bit_register:inst5|inst1                         ; memory_contents[2] ; instruction[5] ;
+-------+--------------+------------+---------------------------------------------------+--------------------+----------------+


+---------------------------------------------------------------------------------------+
; tpd                                                                                   ;
+-------+-------------------+-----------------+--------------------+--------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From               ; To                 ;
+-------+-------------------+-----------------+--------------------+--------------------+
; N/A   ; None              ; 24.248 ns       ; instruction[7]     ; a_contents[3]      ;
; N/A   ; None              ; 23.972 ns       ; instruction[7]     ; memory_contents[3] ;
; N/A   ; None              ; 23.972 ns       ; instruction[7]     ; memory_contents[0] ;
; N/A   ; None              ; 23.669 ns       ; instruction[7]     ; memory_contents[1] ;
; N/A   ; None              ; 23.433 ns       ; instruction[7]     ; a_contents[2]      ;
; N/A   ; None              ; 23.433 ns       ; instruction[7]     ; a_contents[1]      ;
; N/A   ; None              ; 22.796 ns       ; instruction[7]     ; memory_contents[2] ;
; N/A   ; None              ; 22.766 ns       ; instruction[5]     ; a_contents[3]      ;
; N/A   ; None              ; 22.726 ns       ; instruction[7]     ; a_contents[0]      ;
; N/A   ; None              ; 22.490 ns       ; instruction[5]     ; memory_contents[3] ;
; N/A   ; None              ; 22.490 ns       ; instruction[5]     ; memory_contents[0] ;
; N/A   ; None              ; 22.289 ns       ; instruction[6]     ; a_contents[3]      ;
; N/A   ; None              ; 22.187 ns       ; instruction[5]     ; memory_contents[1] ;
; N/A   ; None              ; 22.013 ns       ; instruction[6]     ; memory_contents[3] ;
; N/A   ; None              ; 22.013 ns       ; instruction[6]     ; memory_contents[0] ;
; N/A   ; None              ; 21.951 ns       ; instruction[5]     ; a_contents[2]      ;
; N/A   ; None              ; 21.951 ns       ; instruction[5]     ; a_contents[1]      ;
; N/A   ; None              ; 21.883 ns       ; instruction[4]     ; a_contents[3]      ;
; N/A   ; None              ; 21.710 ns       ; instruction[6]     ; memory_contents[1] ;
; N/A   ; None              ; 21.607 ns       ; instruction[4]     ; memory_contents[3] ;
; N/A   ; None              ; 21.607 ns       ; instruction[4]     ; memory_contents[0] ;
; N/A   ; None              ; 21.474 ns       ; instruction[6]     ; a_contents[2]      ;
; N/A   ; None              ; 21.474 ns       ; instruction[6]     ; a_contents[1]      ;
; N/A   ; None              ; 21.314 ns       ; instruction[5]     ; memory_contents[2] ;
; N/A   ; None              ; 21.304 ns       ; instruction[4]     ; memory_contents[1] ;
; N/A   ; None              ; 21.244 ns       ; instruction[5]     ; a_contents[0]      ;
; N/A   ; None              ; 21.068 ns       ; instruction[4]     ; a_contents[2]      ;
; N/A   ; None              ; 21.068 ns       ; instruction[4]     ; a_contents[1]      ;
; N/A   ; None              ; 21.060 ns       ; instruction[8]     ; a_contents[3]      ;
; N/A   ; None              ; 20.837 ns       ; instruction[6]     ; memory_contents[2] ;
; N/A   ; None              ; 20.784 ns       ; instruction[8]     ; memory_contents[3] ;
; N/A   ; None              ; 20.784 ns       ; instruction[8]     ; memory_contents[0] ;
; N/A   ; None              ; 20.767 ns       ; instruction[6]     ; a_contents[0]      ;
; N/A   ; None              ; 20.481 ns       ; instruction[8]     ; memory_contents[1] ;
; N/A   ; None              ; 20.431 ns       ; instruction[4]     ; memory_contents[2] ;
; N/A   ; None              ; 20.361 ns       ; instruction[4]     ; a_contents[0]      ;
; N/A   ; None              ; 20.245 ns       ; instruction[8]     ; a_contents[2]      ;
; N/A   ; None              ; 20.245 ns       ; instruction[8]     ; a_contents[1]      ;
; N/A   ; None              ; 20.172 ns       ; instruction[3]     ; a_contents[3]      ;
; N/A   ; None              ; 19.896 ns       ; instruction[3]     ; memory_contents[3] ;
; N/A   ; None              ; 19.896 ns       ; instruction[3]     ; memory_contents[0] ;
; N/A   ; None              ; 19.608 ns       ; instruction[8]     ; memory_contents[2] ;
; N/A   ; None              ; 19.593 ns       ; instruction[3]     ; memory_contents[1] ;
; N/A   ; None              ; 19.557 ns       ; instruction[1]     ; a_contents[3]      ;
; N/A   ; None              ; 19.538 ns       ; instruction[8]     ; a_contents[0]      ;
; N/A   ; None              ; 19.357 ns       ; instruction[3]     ; a_contents[2]      ;
; N/A   ; None              ; 19.357 ns       ; instruction[3]     ; a_contents[1]      ;
; N/A   ; None              ; 19.281 ns       ; instruction[1]     ; memory_contents[3] ;
; N/A   ; None              ; 19.281 ns       ; instruction[1]     ; memory_contents[0] ;
; N/A   ; None              ; 19.059 ns       ; instruction[2]     ; a_contents[3]      ;
; N/A   ; None              ; 18.978 ns       ; instruction[1]     ; memory_contents[1] ;
; N/A   ; None              ; 18.783 ns       ; instruction[2]     ; memory_contents[3] ;
; N/A   ; None              ; 18.783 ns       ; instruction[2]     ; memory_contents[0] ;
; N/A   ; None              ; 18.742 ns       ; instruction[1]     ; a_contents[2]      ;
; N/A   ; None              ; 18.742 ns       ; instruction[1]     ; a_contents[1]      ;
; N/A   ; None              ; 18.720 ns       ; instruction[3]     ; memory_contents[2] ;
; N/A   ; None              ; 18.650 ns       ; instruction[3]     ; a_contents[0]      ;
; N/A   ; None              ; 18.480 ns       ; instruction[2]     ; memory_contents[1] ;
; N/A   ; None              ; 18.244 ns       ; instruction[2]     ; a_contents[2]      ;
; N/A   ; None              ; 18.244 ns       ; instruction[2]     ; a_contents[1]      ;
; N/A   ; None              ; 18.105 ns       ; instruction[1]     ; memory_contents[2] ;
; N/A   ; None              ; 18.035 ns       ; instruction[1]     ; a_contents[0]      ;
; N/A   ; None              ; 18.027 ns       ; reg_select_overide ; a_contents[3]      ;
; N/A   ; None              ; 17.979 ns       ; instruction[7]     ; address[2]         ;
; N/A   ; None              ; 17.751 ns       ; reg_select_overide ; memory_contents[3] ;
; N/A   ; None              ; 17.751 ns       ; reg_select_overide ; memory_contents[0] ;
; N/A   ; None              ; 17.607 ns       ; instruction[2]     ; memory_contents[2] ;
; N/A   ; None              ; 17.537 ns       ; instruction[2]     ; a_contents[0]      ;
; N/A   ; None              ; 17.448 ns       ; reg_select_overide ; memory_contents[1] ;
; N/A   ; None              ; 17.212 ns       ; reg_select_overide ; a_contents[2]      ;
; N/A   ; None              ; 17.212 ns       ; reg_select_overide ; a_contents[1]      ;
; N/A   ; None              ; 16.928 ns       ; instruction[7]     ; address[0]         ;
; N/A   ; None              ; 16.575 ns       ; reg_select_overide ; memory_contents[2] ;
; N/A   ; None              ; 16.505 ns       ; reg_select_overide ; a_contents[0]      ;
; N/A   ; None              ; 16.495 ns       ; instruction[5]     ; address[2]         ;
; N/A   ; None              ; 16.147 ns       ; instruction[7]     ; address[1]         ;
; N/A   ; None              ; 16.020 ns       ; instruction[6]     ; address[2]         ;
; N/A   ; None              ; 15.336 ns       ; instruction[4]     ; address[2]         ;
; N/A   ; None              ; 14.969 ns       ; instruction[6]     ; address[0]         ;
; N/A   ; None              ; 14.791 ns       ; instruction[8]     ; address[2]         ;
; N/A   ; None              ; 14.188 ns       ; instruction[6]     ; address[1]         ;
; N/A   ; None              ; 14.138 ns       ; instruction[2]     ; address[0]         ;
; N/A   ; None              ; 14.034 ns       ; instruction[4]     ; address[1]         ;
; N/A   ; None              ; 13.740 ns       ; instruction[8]     ; address[0]         ;
; N/A   ; None              ; 13.090 ns       ; instruction[2]     ; a_select           ;
; N/A   ; None              ; 12.959 ns       ; instruction[8]     ; address[1]         ;
; N/A   ; None              ; 12.894 ns       ; instruction[3]     ; address[0]         ;
; N/A   ; None              ; 12.323 ns       ; instruction[3]     ; address[1]         ;
; N/A   ; None              ; 11.883 ns       ; instruction[1]     ; a_select           ;
; N/A   ; None              ; 10.407 ns       ; instruction[4]     ; r0_enable          ;
; N/A   ; None              ; 9.405 ns        ; instruction[5]     ; r0_enable          ;
; N/A   ; None              ; 9.331 ns        ; instruction[4]     ; a_enable           ;
; N/A   ; None              ; 9.253 ns        ; instruction[4]     ; r1_enable          ;
; N/A   ; None              ; 8.326 ns        ; instruction[5]     ; a_enable           ;
; N/A   ; None              ; 8.250 ns        ; instruction[5]     ; r1_enable          ;
+-------+-------------------+-----------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------+---------------------------+----------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From               ; To                        ; To Clock       ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------+---------------------------+----------------+
; N/A                                     ; None                                                ; 9.896 ns  ; instruction[5]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 9.893 ns  ; instruction[5]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 9.893 ns  ; instruction[5]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 9.869 ns  ; instruction[5]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 9.866 ns  ; instruction[5]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 9.840 ns  ; instruction[5]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 9.838 ns  ; instruction[5]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 9.810 ns  ; instruction[5]     ; 4bit_register:inst3|inst3 ; clock          ;
; N/A                                     ; None                                                ; 9.809 ns  ; instruction[5]     ; 4bit_register:inst3|inst2 ; clock          ;
; N/A                                     ; None                                                ; 9.789 ns  ; instruction[5]     ; 4bit_register:inst3|inst  ; clock          ;
; N/A                                     ; None                                                ; 9.787 ns  ; instruction[5]     ; 4bit_register:inst3|inst1 ; clock          ;
; N/A                                     ; None                                                ; 9.679 ns  ; instruction[5]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 8.891 ns  ; instruction[4]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 8.888 ns  ; instruction[4]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 8.888 ns  ; instruction[4]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 8.867 ns  ; instruction[4]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 8.864 ns  ; instruction[4]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 8.838 ns  ; instruction[4]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 8.836 ns  ; instruction[4]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 8.807 ns  ; instruction[4]     ; 4bit_register:inst3|inst3 ; clock          ;
; N/A                                     ; None                                                ; 8.806 ns  ; instruction[4]     ; 4bit_register:inst3|inst2 ; clock          ;
; N/A                                     ; None                                                ; 8.786 ns  ; instruction[4]     ; 4bit_register:inst3|inst  ; clock          ;
; N/A                                     ; None                                                ; 8.784 ns  ; instruction[4]     ; 4bit_register:inst3|inst1 ; clock          ;
; N/A                                     ; None                                                ; 8.674 ns  ; instruction[4]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 8.656 ns  ; instruction[1]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 8.409 ns  ; instruction[1]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 8.397 ns  ; instruction[3]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 8.302 ns  ; instruction[1]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 8.276 ns  ; instruction[1]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 8.269 ns  ; instruction[1]     ; 4bit_register:inst3|inst3 ; clock          ;
; N/A                                     ; None                                                ; 8.157 ns  ; instruction[2]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 8.150 ns  ; instruction[3]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 8.123 ns  ; instruction[1]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 8.089 ns  ; instruction[1]     ; 4bit_register:inst3|inst2 ; clock          ;
; N/A                                     ; None                                                ; 8.050 ns  ; instruction[3]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 7.982 ns  ; instruction[1]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 7.921 ns  ; instruction[3]     ; data_mem2:inst18|inst7    ; clock          ;
; N/A                                     ; None                                                ; 7.910 ns  ; instruction[2]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 7.848 ns  ; instruction[1]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 7.794 ns  ; instruction[1]     ; 4bit_register:inst3|inst  ; clock          ;
; N/A                                     ; None                                                ; 7.777 ns  ; instruction[2]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 7.632 ns  ; instruction[3]     ; data_mem2:inst18|inst4    ; clock          ;
; N/A                                     ; None                                                ; 7.630 ns  ; instruction[3]     ; data_mem2:inst18|inst6    ; clock          ;
; N/A                                     ; None                                                ; 7.624 ns  ; instruction[3]     ; data_mem2:inst18|inst5    ; clock          ;
; N/A                                     ; None                                                ; 7.622 ns  ; instruction[3]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 7.603 ns  ; instruction[1]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 7.565 ns  ; instruction[8]     ; data_mem2:inst18|inst7    ; clock          ;
; N/A                                     ; None                                                ; 7.551 ns  ; instruction[8]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 7.535 ns  ; instruction[3]     ; 4bit_register:inst3|inst  ; clock          ;
; N/A                                     ; None                                                ; 7.460 ns  ; instruction[1]     ; 4bit_register:inst3|inst1 ; clock          ;
; N/A                                     ; None                                                ; 7.416 ns  ; reg_select_overide ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 7.402 ns  ; instruction[2]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 7.399 ns  ; instruction[2]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 7.368 ns  ; instruction[2]     ; 4bit_register:inst3|inst2 ; clock          ;
; N/A                                     ; None                                                ; 7.366 ns  ; instruction[2]     ; 4bit_register:inst3|inst3 ; clock          ;
; N/A                                     ; None                                                ; 7.349 ns  ; instruction[2]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 7.304 ns  ; instruction[8]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 7.295 ns  ; instruction[2]     ; 4bit_register:inst3|inst  ; clock          ;
; N/A                                     ; None                                                ; 7.276 ns  ; instruction[8]     ; data_mem2:inst18|inst4    ; clock          ;
; N/A                                     ; None                                                ; 7.274 ns  ; instruction[8]     ; data_mem2:inst18|inst6    ; clock          ;
; N/A                                     ; None                                                ; 7.268 ns  ; instruction[8]     ; data_mem2:inst18|inst5    ; clock          ;
; N/A                                     ; None                                                ; 7.261 ns  ; instruction[2]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 7.234 ns  ; instruction[3]     ; 4bit_register:inst3|inst1 ; clock          ;
; N/A                                     ; None                                                ; 7.204 ns  ; instruction[8]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 7.169 ns  ; reg_select_overide ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 7.092 ns  ; instruction[3]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 7.091 ns  ; instruction[3]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 7.059 ns  ; instruction[3]     ; 4bit_register:inst3|inst3 ; clock          ;
; N/A                                     ; None                                                ; 7.057 ns  ; instruction[3]     ; 4bit_register:inst3|inst2 ; clock          ;
; N/A                                     ; None                                                ; 7.036 ns  ; reg_select_overide ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 6.963 ns  ; instruction[2]     ; data_mem2:inst18|inst7    ; clock          ;
; N/A                                     ; None                                                ; 6.961 ns  ; instruction[2]     ; 4bit_register:inst3|inst1 ; clock          ;
; N/A                                     ; None                                                ; 6.950 ns  ; instruction[3]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 6.776 ns  ; instruction[8]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 6.700 ns  ; instruction[2]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 6.689 ns  ; instruction[8]     ; 4bit_register:inst3|inst  ; clock          ;
; N/A                                     ; None                                                ; 6.674 ns  ; instruction[2]     ; data_mem2:inst18|inst4    ; clock          ;
; N/A                                     ; None                                                ; 6.672 ns  ; instruction[2]     ; data_mem2:inst18|inst6    ; clock          ;
; N/A                                     ; None                                                ; 6.666 ns  ; instruction[2]     ; data_mem2:inst18|inst5    ; clock          ;
; N/A                                     ; None                                                ; 6.661 ns  ; reg_select_overide ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 6.658 ns  ; reg_select_overide ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 6.627 ns  ; reg_select_overide ; 4bit_register:inst3|inst2 ; clock          ;
; N/A                                     ; None                                                ; 6.625 ns  ; reg_select_overide ; 4bit_register:inst3|inst3 ; clock          ;
; N/A                                     ; None                                                ; 6.608 ns  ; reg_select_overide ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 6.554 ns  ; reg_select_overide ; 4bit_register:inst3|inst  ; clock          ;
; N/A                                     ; None                                                ; 6.520 ns  ; reg_select_overide ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 6.393 ns  ; instruction[3]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 6.388 ns  ; instruction[8]     ; 4bit_register:inst3|inst1 ; clock          ;
; N/A                                     ; None                                                ; 6.336 ns  ; instruction[6]     ; data_mem2:inst18|inst7    ; clock          ;
; N/A                                     ; None                                                ; 6.322 ns  ; instruction[6]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 6.220 ns  ; reg_select_overide ; 4bit_register:inst3|inst1 ; clock          ;
; N/A                                     ; None                                                ; 6.204 ns  ; instruction[8]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 6.203 ns  ; instruction[8]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 6.171 ns  ; instruction[8]     ; 4bit_register:inst3|inst3 ; clock          ;
; N/A                                     ; None                                                ; 6.169 ns  ; instruction[8]     ; 4bit_register:inst3|inst2 ; clock          ;
; N/A                                     ; None                                                ; 6.095 ns  ; instruction[1]     ; data_mem2:inst18|inst7    ; clock          ;
; N/A                                     ; None                                                ; 6.075 ns  ; instruction[6]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 6.062 ns  ; instruction[8]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 6.047 ns  ; instruction[6]     ; data_mem2:inst18|inst4    ; clock          ;
; N/A                                     ; None                                                ; 6.045 ns  ; instruction[6]     ; data_mem2:inst18|inst6    ; clock          ;
; N/A                                     ; None                                                ; 6.039 ns  ; instruction[6]     ; data_mem2:inst18|inst5    ; clock          ;
; N/A                                     ; None                                                ; 5.982 ns  ; instruction[1]     ; data_mem2:inst18|inst6    ; clock          ;
; N/A                                     ; None                                                ; 5.975 ns  ; instruction[6]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 5.959 ns  ; reg_select_overide ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 5.959 ns  ; instruction[1]     ; data_mem2:inst18|inst5    ; clock          ;
; N/A                                     ; None                                                ; 5.907 ns  ; instruction[1]     ; data_mem2:inst18|inst4    ; clock          ;
; N/A                                     ; None                                                ; 5.572 ns  ; instruction[4]     ; data_mem2:inst18|inst7    ; clock          ;
; N/A                                     ; None                                                ; 5.547 ns  ; instruction[6]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 5.505 ns  ; instruction[8]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 5.460 ns  ; instruction[6]     ; 4bit_register:inst3|inst  ; clock          ;
; N/A                                     ; None                                                ; 5.283 ns  ; instruction[4]     ; data_mem2:inst18|inst4    ; clock          ;
; N/A                                     ; None                                                ; 5.281 ns  ; instruction[4]     ; data_mem2:inst18|inst6    ; clock          ;
; N/A                                     ; None                                                ; 5.275 ns  ; instruction[4]     ; data_mem2:inst18|inst5    ; clock          ;
; N/A                                     ; None                                                ; 5.159 ns  ; instruction[6]     ; 4bit_register:inst3|inst1 ; clock          ;
; N/A                                     ; None                                                ; 4.975 ns  ; instruction[6]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 4.974 ns  ; instruction[6]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 4.942 ns  ; instruction[6]     ; 4bit_register:inst3|inst3 ; clock          ;
; N/A                                     ; None                                                ; 4.940 ns  ; instruction[6]     ; 4bit_register:inst3|inst2 ; clock          ;
; N/A                                     ; None                                                ; 4.855 ns  ; reg_select_overide ; data_mem2:inst18|inst7    ; clock          ;
; N/A                                     ; None                                                ; 4.833 ns  ; instruction[6]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 4.742 ns  ; reg_select_overide ; data_mem2:inst18|inst6    ; clock          ;
; N/A                                     ; None                                                ; 4.689 ns  ; instruction[5]     ; data_mem2:inst18|inst7    ; clock          ;
; N/A                                     ; None                                                ; 4.497 ns  ; reg_select_overide ; data_mem2:inst18|inst5    ; clock          ;
; N/A                                     ; None                                                ; 4.400 ns  ; instruction[5]     ; data_mem2:inst18|inst4    ; clock          ;
; N/A                                     ; None                                                ; 4.398 ns  ; instruction[5]     ; data_mem2:inst18|inst6    ; clock          ;
; N/A                                     ; None                                                ; 4.392 ns  ; instruction[5]     ; data_mem2:inst18|inst5    ; clock          ;
; N/A                                     ; None                                                ; 4.377 ns  ; instruction[7]     ; data_mem2:inst18|inst7    ; clock          ;
; N/A                                     ; None                                                ; 4.363 ns  ; instruction[7]     ; 4bit_register:inst4|inst  ; clock          ;
; N/A                                     ; None                                                ; 4.276 ns  ; instruction[6]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 4.263 ns  ; reg_select_overide ; data_mem2:inst18|inst4    ; clock          ;
; N/A                                     ; None                                                ; 4.116 ns  ; instruction[7]     ; 4bit_register:inst5|inst  ; clock          ;
; N/A                                     ; None                                                ; 4.088 ns  ; instruction[7]     ; data_mem2:inst18|inst4    ; clock          ;
; N/A                                     ; None                                                ; 4.086 ns  ; instruction[7]     ; data_mem2:inst18|inst6    ; clock          ;
; N/A                                     ; None                                                ; 4.080 ns  ; instruction[7]     ; data_mem2:inst18|inst5    ; clock          ;
; N/A                                     ; None                                                ; 4.016 ns  ; instruction[7]     ; 4bit_register:inst5|inst1 ; clock          ;
; N/A                                     ; None                                                ; 3.588 ns  ; instruction[7]     ; 4bit_register:inst4|inst1 ; clock          ;
; N/A                                     ; None                                                ; 3.501 ns  ; instruction[7]     ; 4bit_register:inst3|inst  ; clock          ;
; N/A                                     ; None                                                ; 3.200 ns  ; instruction[7]     ; 4bit_register:inst3|inst1 ; clock          ;
; N/A                                     ; None                                                ; 3.016 ns  ; instruction[7]     ; 4bit_register:inst4|inst3 ; clock          ;
; N/A                                     ; None                                                ; 3.015 ns  ; instruction[7]     ; 4bit_register:inst4|inst2 ; clock          ;
; N/A                                     ; None                                                ; 2.983 ns  ; instruction[7]     ; 4bit_register:inst3|inst3 ; clock          ;
; N/A                                     ; None                                                ; 2.981 ns  ; instruction[7]     ; 4bit_register:inst3|inst2 ; clock          ;
; N/A                                     ; None                                                ; 2.874 ns  ; instruction[7]     ; 4bit_register:inst5|inst2 ; clock          ;
; N/A                                     ; None                                                ; 2.317 ns  ; instruction[7]     ; 4bit_register:inst5|inst3 ; clock          ;
; N/A                                     ; None                                                ; 1.490 ns  ; instruction[5]     ; 4bit_register:inst5|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; 1.487 ns  ; instruction[5]     ; 4bit_register:inst5|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; 1.487 ns  ; instruction[5]     ; 4bit_register:inst5|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 1.458 ns  ; instruction[5]     ; 4bit_register:inst4|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; 1.455 ns  ; instruction[5]     ; 4bit_register:inst4|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 1.429 ns  ; instruction[5]     ; 4bit_register:inst4|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; 1.427 ns  ; instruction[5]     ; 4bit_register:inst4|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; 1.400 ns  ; instruction[5]     ; 4bit_register:inst3|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; 1.399 ns  ; instruction[5]     ; 4bit_register:inst3|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; 1.379 ns  ; instruction[5]     ; 4bit_register:inst3|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 1.377 ns  ; instruction[5]     ; 4bit_register:inst3|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; 1.273 ns  ; instruction[5]     ; 4bit_register:inst5|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.485 ns  ; instruction[5]     ; 4bit_register:inst5|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; 0.485 ns  ; instruction[4]     ; 4bit_register:inst5|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.482 ns  ; instruction[5]     ; 4bit_register:inst5|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; 0.482 ns  ; instruction[5]     ; 4bit_register:inst5|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; 0.482 ns  ; instruction[4]     ; 4bit_register:inst5|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.482 ns  ; instruction[4]     ; 4bit_register:inst5|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 0.456 ns  ; instruction[5]     ; 4bit_register:inst4|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; 0.456 ns  ; instruction[4]     ; 4bit_register:inst4|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.453 ns  ; instruction[5]     ; 4bit_register:inst4|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; 0.453 ns  ; instruction[4]     ; 4bit_register:inst4|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 0.427 ns  ; instruction[5]     ; 4bit_register:inst4|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; 0.427 ns  ; instruction[4]     ; 4bit_register:inst4|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.425 ns  ; instruction[5]     ; 4bit_register:inst4|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; 0.425 ns  ; instruction[4]     ; 4bit_register:inst4|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.397 ns  ; instruction[5]     ; 4bit_register:inst3|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; 0.397 ns  ; instruction[4]     ; 4bit_register:inst3|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.396 ns  ; instruction[5]     ; 4bit_register:inst3|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; 0.396 ns  ; instruction[4]     ; 4bit_register:inst3|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.376 ns  ; instruction[5]     ; 4bit_register:inst3|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; 0.376 ns  ; instruction[4]     ; 4bit_register:inst3|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 0.374 ns  ; instruction[5]     ; 4bit_register:inst3|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; 0.374 ns  ; instruction[4]     ; 4bit_register:inst3|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.268 ns  ; instruction[5]     ; 4bit_register:inst5|inst3 ; instruction[5] ;
; N/A                                     ; None                                                ; 0.268 ns  ; instruction[4]     ; 4bit_register:inst5|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; 0.245 ns  ; instruction[1]     ; 4bit_register:inst4|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; 0.003 ns  ; instruction[1]     ; 4bit_register:inst5|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -0.014 ns ; instruction[3]     ; 4bit_register:inst4|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -0.109 ns ; instruction[1]     ; 4bit_register:inst4|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.130 ns ; instruction[1]     ; 4bit_register:inst5|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.141 ns ; instruction[1]     ; 4bit_register:inst3|inst3 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.254 ns ; instruction[2]     ; 4bit_register:inst4|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -0.256 ns ; instruction[3]     ; 4bit_register:inst5|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -0.288 ns ; instruction[1]     ; 4bit_register:inst4|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.321 ns ; instruction[1]     ; 4bit_register:inst3|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.356 ns ; instruction[3]     ; 4bit_register:inst5|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.424 ns ; instruction[1]     ; 4bit_register:inst5|inst2 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.496 ns ; instruction[2]     ; 4bit_register:inst5|inst  ; instruction[4] ;
; N/A                                     ; None                                                ; -0.520 ns ; instruction[4]     ; 4bit_register:inst5|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; -0.523 ns ; instruction[4]     ; 4bit_register:inst5|inst2 ; instruction[5] ;
; N/A                                     ; None                                                ; -0.523 ns ; instruction[4]     ; 4bit_register:inst5|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; -0.546 ns ; instruction[4]     ; 4bit_register:inst4|inst1 ; instruction[5] ;
; N/A                                     ; None                                                ; -0.549 ns ; instruction[4]     ; 4bit_register:inst4|inst  ; instruction[5] ;
; N/A                                     ; None                                                ; -0.563 ns ; instruction[1]     ; 4bit_register:inst4|inst1 ; instruction[4] ;
; N/A                                     ; None                                                ; -0.575 ns ; instruction[4]     ; 4bit_register:inst4|inst2 ; instruction[5] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                    ;                           ;                ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------+---------------------------+----------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Thu Jan 05 10:28:48 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "instruction[4]" is an undefined clock
    Info: Assuming node "instruction[5]" is an undefined clock
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "instruction_decode:inst1|inst14" as buffer
    Info: Detected gated clock "instruction_decode:inst1|inst18" as buffer
    Info: Detected gated clock "instruction_decode:inst1|inst20" as buffer
    Info: Detected gated clock "instruction_decode:inst1|str_decode:inst62|inst53" as buffer
    Info: Detected ripple clock "instruction_decode:inst1|str_decode:inst62|inst2" as buffer
    Info: Detected gated clock "instruction_decode:inst1|str_decode:inst62|inst47" as buffer
    Info: Detected ripple clock "instruction_decode:inst1|str_decode:inst62|inst26" as buffer
    Info: Detected ripple clock "instruction_decode:inst1|str_decode:inst62|inst45" as buffer
    Info: Detected ripple clock "instruction_decode:inst1|ldr_decode:inst68|inst1" as buffer
    Info: Detected gated clock "instruction_decode:inst1|ldr_decode:inst68|inst25" as buffer
    Info: Detected ripple clock "instruction_decode:inst1|ldr_decode:inst68|inst24" as buffer
    Info: Detected ripple clock "instruction_decode:inst1|ldr_decode:inst68|inst" as buffer
Info: Clock "clock" has Internal fmax of 91.89 MHz between source register "instruction_decode:inst1|ldr_decode:inst68|inst" and destination register "instruction_decode:inst1|ldr_decode:inst68|inst24" (period= 10.882 ns)
    Info: + Longest register to register delay is 1.844 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y16_N3; Fanout = 7; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst'
        Info: 2: + IC(0.501 ns) + CELL(0.101 ns) = 0.602 ns; Loc. = LC_X14_Y16_N7; Fanout = 1; COMB Node = 'instruction_decode:inst1|ldr_decode:inst68|inst24~92'
        Info: 3: + IC(0.969 ns) + CELL(0.273 ns) = 1.844 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst24'
        Info: Total cell delay = 0.374 ns ( 20.28 % )
        Info: Total interconnect delay = 1.470 ns ( 79.72 % )
    Info: - Smallest clock skew is -8.807 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.806 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(0.878 ns) + CELL(0.629 ns) = 2.806 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst24'
            Info: Total cell delay = 1.928 ns ( 68.71 % )
            Info: Total interconnect delay = 0.878 ns ( 31.29 % )
        Info: - Longest clock path from clock "clock" to source register is 11.613 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst24'
            Info: 3: + IC(3.767 ns) + CELL(0.101 ns) = 6.872 ns; Loc. = LC_X51_Y16_N2; Fanout = 2; COMB Node = 'instruction_decode:inst1|ldr_decode:inst68|inst25'
            Info: 4: + IC(4.112 ns) + CELL(0.629 ns) = 11.613 ns; Loc. = LC_X14_Y16_N3; Fanout = 7; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst'
            Info: Total cell delay = 2.856 ns ( 24.59 % )
            Info: Total interconnect delay = 8.757 ns ( 75.41 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
Info: Clock "instruction[4]" has Internal fmax of 309.41 MHz between source register "4bit_register:inst4|inst3" and destination register "4bit_register:inst5|inst3" (period= 3.232 ns)
    Info: + Longest register to register delay is 2.965 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X45_Y18_N6; Fanout = 1; REG Node = '4bit_register:inst4|inst3'
        Info: 2: + IC(0.475 ns) + CELL(0.522 ns) = 0.997 ns; Loc. = LC_X45_Y18_N1; Fanout = 1; COMB Node = 'data_mem2:inst18|inst13~195'
        Info: 3: + IC(0.379 ns) + CELL(0.101 ns) = 1.477 ns; Loc. = LC_X45_Y18_N4; Fanout = 6; COMB Node = 'data_mem2:inst18|inst13~196'
        Info: 4: + IC(1.065 ns) + CELL(0.423 ns) = 2.965 ns; Loc. = LC_X43_Y18_N3; Fanout = 1; REG Node = '4bit_register:inst5|inst3'
        Info: Total cell delay = 1.046 ns ( 35.28 % )
        Info: Total interconnect delay = 1.919 ns ( 64.72 % )
    Info: - Smallest clock skew is -0.036 ns
        Info: + Shortest clock path from clock "instruction[4]" to destination register is 9.405 ns
            Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B9; Fanout = 6; CLK Node = 'instruction[4]'
            Info: 2: + IC(3.582 ns) + CELL(0.101 ns) = 4.988 ns; Loc. = LC_X14_Y16_N0; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst20'
            Info: 3: + IC(3.788 ns) + CELL(0.629 ns) = 9.405 ns; Loc. = LC_X43_Y18_N3; Fanout = 1; REG Node = '4bit_register:inst5|inst3'
            Info: Total cell delay = 2.035 ns ( 21.64 % )
            Info: Total interconnect delay = 7.370 ns ( 78.36 % )
        Info: - Longest clock path from clock "instruction[4]" to source register is 9.441 ns
            Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B9; Fanout = 6; CLK Node = 'instruction[4]'
            Info: 2: + IC(3.580 ns) + CELL(0.101 ns) = 4.986 ns; Loc. = LC_X14_Y16_N6; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst14'
            Info: 3: + IC(3.826 ns) + CELL(0.629 ns) = 9.441 ns; Loc. = LC_X45_Y18_N6; Fanout = 1; REG Node = '4bit_register:inst4|inst3'
            Info: Total cell delay = 2.035 ns ( 21.55 % )
            Info: Total interconnect delay = 7.406 ns ( 78.45 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
Info: Clock "instruction[5]" has Internal fmax of 309.12 MHz between source register "4bit_register:inst4|inst3" and destination register "4bit_register:inst5|inst3" (period= 3.235 ns)
    Info: + Longest register to register delay is 2.965 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X45_Y18_N6; Fanout = 1; REG Node = '4bit_register:inst4|inst3'
        Info: 2: + IC(0.475 ns) + CELL(0.522 ns) = 0.997 ns; Loc. = LC_X45_Y18_N1; Fanout = 1; COMB Node = 'data_mem2:inst18|inst13~195'
        Info: 3: + IC(0.379 ns) + CELL(0.101 ns) = 1.477 ns; Loc. = LC_X45_Y18_N4; Fanout = 6; COMB Node = 'data_mem2:inst18|inst13~196'
        Info: 4: + IC(1.065 ns) + CELL(0.423 ns) = 2.965 ns; Loc. = LC_X43_Y18_N3; Fanout = 1; REG Node = '4bit_register:inst5|inst3'
        Info: Total cell delay = 1.046 ns ( 35.28 % )
        Info: Total interconnect delay = 1.919 ns ( 64.72 % )
    Info: - Smallest clock skew is -0.039 ns
        Info: + Shortest clock path from clock "instruction[5]" to destination register is 8.400 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 5; CLK Node = 'instruction[5]'
            Info: 2: + IC(2.294 ns) + CELL(0.390 ns) = 3.983 ns; Loc. = LC_X14_Y16_N0; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst20'
            Info: 3: + IC(3.788 ns) + CELL(0.629 ns) = 8.400 ns; Loc. = LC_X43_Y18_N3; Fanout = 1; REG Node = '4bit_register:inst5|inst3'
            Info: Total cell delay = 2.318 ns ( 27.60 % )
            Info: Total interconnect delay = 6.082 ns ( 72.40 % )
        Info: - Longest clock path from clock "instruction[5]" to source register is 8.439 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 5; CLK Node = 'instruction[5]'
            Info: 2: + IC(2.295 ns) + CELL(0.390 ns) = 3.984 ns; Loc. = LC_X14_Y16_N6; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst14'
            Info: 3: + IC(3.826 ns) + CELL(0.629 ns) = 8.439 ns; Loc. = LC_X45_Y18_N6; Fanout = 1; REG Node = '4bit_register:inst4|inst3'
            Info: Total cell delay = 2.318 ns ( 27.47 % )
            Info: Total interconnect delay = 6.121 ns ( 72.53 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
Warning: Circuit may not operate. Detected 109 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "instruction_decode:inst1|ldr_decode:inst68|inst24" and destination pin or register "instruction_decode:inst1|ldr_decode:inst68|inst" for clock "clock" (Hold time is 6.35 ns)
    Info: + Largest clock skew is 8.807 ns
        Info: + Longest clock path from clock "clock" to destination register is 11.613 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst24'
            Info: 3: + IC(3.767 ns) + CELL(0.101 ns) = 6.872 ns; Loc. = LC_X51_Y16_N2; Fanout = 2; COMB Node = 'instruction_decode:inst1|ldr_decode:inst68|inst25'
            Info: 4: + IC(4.112 ns) + CELL(0.629 ns) = 11.613 ns; Loc. = LC_X14_Y16_N3; Fanout = 7; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst'
            Info: Total cell delay = 2.856 ns ( 24.59 % )
            Info: Total interconnect delay = 8.757 ns ( 75.41 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.806 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'
            Info: 2: + IC(0.878 ns) + CELL(0.629 ns) = 2.806 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst24'
            Info: Total cell delay = 1.928 ns ( 68.71 % )
            Info: Total interconnect delay = 0.878 ns ( 31.29 % )
    Info: - Micro clock to output delay of source is 0.198 ns
    Info: - Shortest register to register delay is 2.272 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst24'
        Info: 2: + IC(1.849 ns) + CELL(0.423 ns) = 2.272 ns; Loc. = LC_X14_Y16_N3; Fanout = 7; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst'
        Info: Total cell delay = 0.423 ns ( 18.62 % )
        Info: Total interconnect delay = 1.849 ns ( 81.38 % )
    Info: + Micro hold delay of destination is 0.013 ns
Info: tsu for register "instruction_decode:inst1|ldr_decode:inst68|inst24" (data pin = "instruction[7]", clock pin = "clock") is 11.420 ns
    Info: + Longest pin to register delay is 14.193 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'instruction[7]'
        Info: 2: + IC(8.362 ns) + CELL(0.522 ns) = 10.183 ns; Loc. = LC_X42_Y18_N2; Fanout = 6; COMB Node = 'instruction_decode:inst1|inst4~21'
        Info: 3: + IC(3.473 ns) + CELL(0.537 ns) = 14.193 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst24'
        Info: Total cell delay = 2.358 ns ( 16.61 % )
        Info: Total interconnect delay = 11.835 ns ( 83.39 % )
    Info: + Micro setup delay of destination is 0.033 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.806 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'
        Info: 2: + IC(0.878 ns) + CELL(0.629 ns) = 2.806 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst24'
        Info: Total cell delay = 1.928 ns ( 68.71 % )
        Info: Total interconnect delay = 0.878 ns ( 31.29 % )
Info: tco from clock "clock" to destination pin "a_contents[3]" through register "instruction_decode:inst1|str_decode:inst62|inst2" is 28.413 ns
    Info: + Longest clock path from clock "clock" to source register is 7.316 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'
        Info: 2: + IC(0.824 ns) + CELL(0.827 ns) = 2.950 ns; Loc. = LC_X61_Y16_N3; Fanout = 3; REG Node = 'instruction_decode:inst1|str_decode:inst62|inst26'
        Info: 3: + IC(0.479 ns) + CELL(0.101 ns) = 3.530 ns; Loc. = LC_X61_Y16_N4; Fanout = 2; COMB Node = 'instruction_decode:inst1|str_decode:inst62|inst47'
        Info: 4: + IC(3.157 ns) + CELL(0.629 ns) = 7.316 ns; Loc. = LC_X61_Y16_N6; Fanout = 4; REG Node = 'instruction_decode:inst1|str_decode:inst62|inst2'
        Info: Total cell delay = 2.856 ns ( 39.04 % )
        Info: Total interconnect delay = 4.460 ns ( 60.96 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Longest register to pin delay is 20.899 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X61_Y16_N6; Fanout = 4; REG Node = 'instruction_decode:inst1|str_decode:inst62|inst2'
        Info: 2: + IC(4.274 ns) + CELL(0.522 ns) = 4.796 ns; Loc. = LC_X61_Y16_N5; Fanout = 6; COMB Node = 'instruction_decode:inst1|str_decode:inst62|inst53'
        Info: 3: + IC(4.269 ns) + CELL(0.101 ns) = 9.166 ns; Loc. = LC_X14_Y16_N9; Fanout = 5; COMB Node = 'instruction_decode:inst1|inst55'
        Info: 4: + IC(1.720 ns) + CELL(0.101 ns) = 10.987 ns; Loc. = LC_X14_Y16_N4; Fanout = 1; COMB Node = 'data_mem2:inst18|inst13~197'
        Info: 5: + IC(0.394 ns) + CELL(0.258 ns) = 11.639 ns; Loc. = LC_X14_Y16_N5; Fanout = 24; COMB Node = 'data_mem2:inst18|inst13~198'
        Info: 6: + IC(7.421 ns) + CELL(1.839 ns) = 20.899 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'a_contents[3]'
        Info: Total cell delay = 2.821 ns ( 13.50 % )
        Info: Total interconnect delay = 18.078 ns ( 86.50 % )
Info: Longest tpd from source pin "instruction[7]" to destination pin "a_contents[3]" is 24.248 ns
    Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'instruction[7]'
    Info: 2: + IC(8.362 ns) + CELL(0.522 ns) = 10.183 ns; Loc. = LC_X42_Y18_N2; Fanout = 6; COMB Node = 'instruction_decode:inst1|inst4~21'
    Info: 3: + IC(0.412 ns) + CELL(0.522 ns) = 11.117 ns; Loc. = LC_X42_Y18_N9; Fanout = 6; COMB Node = 'data_mem2:inst18|inst17~36'
    Info: 4: + IC(3.481 ns) + CELL(0.390 ns) = 14.988 ns; Loc. = LC_X14_Y16_N5; Fanout = 24; COMB Node = 'data_mem2:inst18|inst13~198'
    Info: 5: + IC(7.421 ns) + CELL(1.839 ns) = 24.248 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'a_contents[3]'
    Info: Total cell delay = 4.572 ns ( 18.86 % )
    Info: Total interconnect delay = 19.676 ns ( 81.14 % )
Info: th for register "4bit_register:inst5|inst1" (data pin = "instruction[5]", clock pin = "clock") is 9.896 ns
    Info: + Longest clock path from clock "clock" to destination register is 17.811 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clock'
        Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X14_Y16_N1; Fanout = 3; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst24'
        Info: 3: + IC(3.767 ns) + CELL(0.101 ns) = 6.872 ns; Loc. = LC_X51_Y16_N2; Fanout = 2; COMB Node = 'instruction_decode:inst1|ldr_decode:inst68|inst25'
        Info: 4: + IC(4.112 ns) + CELL(0.827 ns) = 11.811 ns; Loc. = LC_X14_Y16_N3; Fanout = 7; REG Node = 'instruction_decode:inst1|ldr_decode:inst68|inst'
        Info: 5: + IC(1.061 ns) + CELL(0.522 ns) = 13.394 ns; Loc. = LC_X14_Y16_N0; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst20'
        Info: 6: + IC(3.788 ns) + CELL(0.629 ns) = 17.811 ns; Loc. = LC_X43_Y18_N8; Fanout = 1; REG Node = '4bit_register:inst5|inst1'
        Info: Total cell delay = 4.205 ns ( 23.61 % )
        Info: Total interconnect delay = 13.606 ns ( 76.39 % )
    Info: + Micro hold delay of destination is 0.013 ns
    Info: - Shortest pin to register delay is 7.928 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_M8; Fanout = 5; CLK Node = 'instruction[5]'
        Info: 2: + IC(2.294 ns) + CELL(0.390 ns) = 3.983 ns; Loc. = LC_X14_Y16_N0; Fanout = 9; COMB Node = 'instruction_decode:inst1|inst20'
        Info: 3: + IC(3.522 ns) + CELL(0.423 ns) = 7.928 ns; Loc. = LC_X43_Y18_N8; Fanout = 1; REG Node = '4bit_register:inst5|inst1'
        Info: Total cell delay = 2.112 ns ( 26.64 % )
        Info: Total interconnect delay = 5.816 ns ( 73.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 120 megabytes
    Info: Processing ended: Thu Jan 05 10:28:52 2012
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


