
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008a8  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a50  08000a58  00010a58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a50  08000a50  00010a58  2**0
                  CONTENTS
  4 .ARM          00000000  08000a50  08000a50  00010a58  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a50  08000a58  00010a58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a50  08000a50  00010a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a54  08000a54  00010a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010a58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000a58  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000a58  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010a58  2**0
                  CONTENTS, READONLY
 12 .debug_info   000012a7  00000000  00000000  00010a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000354  00000000  00000000  00011d2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c8  00000000  00000000  00012088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000000a0  00000000  00000000  00012150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001dea  00000000  00000000  000121f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000ffa  00000000  00000000  00013fda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00008dfc  00000000  00000000  00014fd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0001ddd0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000028c  00000000  00000000  0001de24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000a38 	.word	0x08000a38

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000a38 	.word	0x08000a38

080001e8 <delay>:
#define HIGH 1
#define LOW 0
#define BTN_PRESSED LOW

void delay(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 500000/2; i++);
 80001ee:	2300      	movs	r3, #0
 80001f0:	607b      	str	r3, [r7, #4]
 80001f2:	e002      	b.n	80001fa <delay+0x12>
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	3301      	adds	r3, #1
 80001f8:	607b      	str	r3, [r7, #4]
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	4a04      	ldr	r2, [pc, #16]	; (8000210 <delay+0x28>)
 80001fe:	4293      	cmp	r3, r2
 8000200:	d9f8      	bls.n	80001f4 <delay+0xc>
}
 8000202:	bf00      	nop
 8000204:	bf00      	nop
 8000206:	370c      	adds	r7, #12
 8000208:	46bd      	mov	sp, r7
 800020a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020e:	4770      	bx	lr
 8000210:	0003d08f 	.word	0x0003d08f

08000214 <main>:


int main(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b086      	sub	sp, #24
 8000218:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioLed, GPIOBtn;

	memset(&GpioLed,0,sizeof(GpioLed));
 800021a:	f107 030c 	add.w	r3, r7, #12
 800021e:	220c      	movs	r2, #12
 8000220:	2100      	movs	r1, #0
 8000222:	4618      	mov	r0, r3
 8000224:	f000 fc00 	bl	8000a28 <memset>
	memset(&GPIOBtn,0,sizeof(GPIOBtn));
 8000228:	463b      	mov	r3, r7
 800022a:	220c      	movs	r2, #12
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f000 fbfa 	bl	8000a28 <memset>


	/*LED code*/
		GpioLed.pGPIOx = GPIOD;
 8000234:	4b19      	ldr	r3, [pc, #100]	; (800029c <main+0x88>)
 8000236:	60fb      	str	r3, [r7, #12]
		GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000238:	230c      	movs	r3, #12
 800023a:	743b      	strb	r3, [r7, #16]
		GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 800023c:	2301      	movs	r3, #1
 800023e:	747b      	strb	r3, [r7, #17]
		GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_LOW;
 8000240:	2300      	movs	r3, #0
 8000242:	74bb      	strb	r3, [r7, #18]
		GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000244:	2300      	movs	r3, #0
 8000246:	753b      	strb	r3, [r7, #20]
		GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD; //internal PU resistor value is very high, hence LED glows with low intensity,
 8000248:	2300      	movs	r3, #0
 800024a:	74fb      	strb	r3, [r7, #19]
																//recommended to connect external pullup of 320ohm via jumper in between PD12 and Vcc and use GPIO_NO_PUPD

		GPIO_PeriClockControl(GPIOD,ENABLE);
 800024c:	2101      	movs	r1, #1
 800024e:	4813      	ldr	r0, [pc, #76]	; (800029c <main+0x88>)
 8000250:	f000 f860 	bl	8000314 <GPIO_PeriClockControl>

		GPIO_Init(&GpioLed);
 8000254:	f107 030c 	add.w	r3, r7, #12
 8000258:	4618      	mov	r0, r3
 800025a:	f000 f943 	bl	80004e4 <GPIO_Init>

		GPIOBtn.pGPIOx = GPIOD;
 800025e:	4b0f      	ldr	r3, [pc, #60]	; (800029c <main+0x88>)
 8000260:	603b      	str	r3, [r7, #0]
		GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000262:	2305      	movs	r3, #5
 8000264:	713b      	strb	r3, [r7, #4]
		GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 8000266:	2304      	movs	r3, #4
 8000268:	717b      	strb	r3, [r7, #5]
		GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800026a:	2302      	movs	r3, #2
 800026c:	71bb      	strb	r3, [r7, #6]
		GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800026e:	2301      	movs	r3, #1
 8000270:	71fb      	strb	r3, [r7, #7]

		GPIO_PeriClockControl(GPIOD,ENABLE);
 8000272:	2101      	movs	r1, #1
 8000274:	4809      	ldr	r0, [pc, #36]	; (800029c <main+0x88>)
 8000276:	f000 f84d 	bl	8000314 <GPIO_PeriClockControl>

		GPIO_Init(&GPIOBtn);
 800027a:	463b      	mov	r3, r7
 800027c:	4618      	mov	r0, r3
 800027e:	f000 f931 	bl	80004e4 <GPIO_Init>

		// IRQ configurations
		GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5, NVIC_IRQ_PRIO15);
 8000282:	210f      	movs	r1, #15
 8000284:	2017      	movs	r0, #23
 8000286:	f000 fb61 	bl	800094c <GPIO_IRQPriorityConfig>
		GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5, ENABLE);
 800028a:	2101      	movs	r1, #1
 800028c:	2017      	movs	r0, #23
 800028e:	f000 fad7 	bl	8000840 <GPIO_IRQInterruptConfig>




	return 0;
 8000292:	2300      	movs	r3, #0
}
 8000294:	4618      	mov	r0, r3
 8000296:	3718      	adds	r7, #24
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}
 800029c:	40020c00 	.word	0x40020c00

080002a0 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
	delay();//wait 200ms after event to stabilize debouncing impulses
 80002a4:	f7ff ffa0 	bl	80001e8 <delay>
	GPIO_IRQHandling(GPIO_PIN_NO_5); //clear out interrupt
 80002a8:	2005      	movs	r0, #5
 80002aa:	f000 fb79 	bl	80009a0 <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOD, GPIO_PIN_NO_12);
 80002ae:	210c      	movs	r1, #12
 80002b0:	4802      	ldr	r0, [pc, #8]	; (80002bc <EXTI9_5_IRQHandler+0x1c>)
 80002b2:	f000 faaf 	bl	8000814 <GPIO_ToggleOutputPin>
}
 80002b6:	bf00      	nop
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	40020c00 	.word	0x40020c00

080002c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002c0:	480d      	ldr	r0, [pc, #52]	; (80002f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002c2:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002c4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c8:	480c      	ldr	r0, [pc, #48]	; (80002fc <LoopForever+0x6>)
  ldr r1, =_edata
 80002ca:	490d      	ldr	r1, [pc, #52]	; (8000300 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002cc:	4a0d      	ldr	r2, [pc, #52]	; (8000304 <LoopForever+0xe>)
  movs r3, #0
 80002ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002d0:	e002      	b.n	80002d8 <LoopCopyDataInit>

080002d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002d6:	3304      	adds	r3, #4

080002d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002dc:	d3f9      	bcc.n	80002d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002de:	4a0a      	ldr	r2, [pc, #40]	; (8000308 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002e0:	4c0a      	ldr	r4, [pc, #40]	; (800030c <LoopForever+0x16>)
  movs r3, #0
 80002e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002e4:	e001      	b.n	80002ea <LoopFillZerobss>

080002e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e8:	3204      	adds	r2, #4

080002ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002ec:	d3fb      	bcc.n	80002e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002ee:	f000 fb77 	bl	80009e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002f2:	f7ff ff8f 	bl	8000214 <main>

080002f6 <LoopForever>:

LoopForever:
    b LoopForever
 80002f6:	e7fe      	b.n	80002f6 <LoopForever>
  ldr   r0, =_estack
 80002f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000300:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000304:	08000a58 	.word	0x08000a58
  ldr r2, =_sbss
 8000308:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800030c:	2000001c 	.word	0x2000001c

08000310 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000310:	e7fe      	b.n	8000310 <ADC_IRQHandler>
	...

08000314 <GPIO_PeriClockControl>:
*	-
*	- This function does not return anything
*	- No remarks
*/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnOrDi)
{
 8000314:	b480      	push	{r7}
 8000316:	b083      	sub	sp, #12
 8000318:	af00      	add	r7, sp, #0
 800031a:	6078      	str	r0, [r7, #4]
 800031c:	460b      	mov	r3, r1
 800031e:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000320:	78fb      	ldrb	r3, [r7, #3]
 8000322:	2b01      	cmp	r3, #1
 8000324:	d162      	bne.n	80003ec <GPIO_PeriClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4a64      	ldr	r2, [pc, #400]	; (80004bc <GPIO_PeriClockControl+0x1a8>)
 800032a:	4293      	cmp	r3, r2
 800032c:	d106      	bne.n	800033c <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 800032e:	4b64      	ldr	r3, [pc, #400]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000332:	4a63      	ldr	r2, [pc, #396]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000334:	f043 0301 	orr.w	r3, r3, #1
 8000338:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOI_PCLK_DIS();
		}

	}

}
 800033a:	e0b9      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOB)
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	4a61      	ldr	r2, [pc, #388]	; (80004c4 <GPIO_PeriClockControl+0x1b0>)
 8000340:	4293      	cmp	r3, r2
 8000342:	d106      	bne.n	8000352 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000344:	4b5e      	ldr	r3, [pc, #376]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000348:	4a5d      	ldr	r2, [pc, #372]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 800034a:	f043 0302 	orr.w	r3, r3, #2
 800034e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000350:	e0ae      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOC)
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	4a5c      	ldr	r2, [pc, #368]	; (80004c8 <GPIO_PeriClockControl+0x1b4>)
 8000356:	4293      	cmp	r3, r2
 8000358:	d106      	bne.n	8000368 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800035a:	4b59      	ldr	r3, [pc, #356]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 800035c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800035e:	4a58      	ldr	r2, [pc, #352]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000360:	f043 0304 	orr.w	r3, r3, #4
 8000364:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000366:	e0a3      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOD)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	4a58      	ldr	r2, [pc, #352]	; (80004cc <GPIO_PeriClockControl+0x1b8>)
 800036c:	4293      	cmp	r3, r2
 800036e:	d106      	bne.n	800037e <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000370:	4b53      	ldr	r3, [pc, #332]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000374:	4a52      	ldr	r2, [pc, #328]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000376:	f043 0308 	orr.w	r3, r3, #8
 800037a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800037c:	e098      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOE)
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	4a53      	ldr	r2, [pc, #332]	; (80004d0 <GPIO_PeriClockControl+0x1bc>)
 8000382:	4293      	cmp	r3, r2
 8000384:	d106      	bne.n	8000394 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000386:	4b4e      	ldr	r3, [pc, #312]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800038a:	4a4d      	ldr	r2, [pc, #308]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 800038c:	f043 0310 	orr.w	r3, r3, #16
 8000390:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000392:	e08d      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOF)
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	4a4f      	ldr	r2, [pc, #316]	; (80004d4 <GPIO_PeriClockControl+0x1c0>)
 8000398:	4293      	cmp	r3, r2
 800039a:	d106      	bne.n	80003aa <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 800039c:	4b48      	ldr	r3, [pc, #288]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 800039e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003a0:	4a47      	ldr	r2, [pc, #284]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 80003a2:	f043 0320 	orr.w	r3, r3, #32
 80003a6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003a8:	e082      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOG)
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	4a4a      	ldr	r2, [pc, #296]	; (80004d8 <GPIO_PeriClockControl+0x1c4>)
 80003ae:	4293      	cmp	r3, r2
 80003b0:	d106      	bne.n	80003c0 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003b2:	4b43      	ldr	r3, [pc, #268]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 80003b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b6:	4a42      	ldr	r2, [pc, #264]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 80003b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003bc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003be:	e077      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOH)
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	4a46      	ldr	r2, [pc, #280]	; (80004dc <GPIO_PeriClockControl+0x1c8>)
 80003c4:	4293      	cmp	r3, r2
 80003c6:	d106      	bne.n	80003d6 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80003c8:	4b3d      	ldr	r3, [pc, #244]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 80003ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003cc:	4a3c      	ldr	r2, [pc, #240]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 80003ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003d2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003d4:	e06c      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOI)
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	4a41      	ldr	r2, [pc, #260]	; (80004e0 <GPIO_PeriClockControl+0x1cc>)
 80003da:	4293      	cmp	r3, r2
 80003dc:	d168      	bne.n	80004b0 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 80003de:	4b38      	ldr	r3, [pc, #224]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 80003e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e2:	4a37      	ldr	r2, [pc, #220]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 80003e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003e8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003ea:	e061      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA)
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	4a33      	ldr	r2, [pc, #204]	; (80004bc <GPIO_PeriClockControl+0x1a8>)
 80003f0:	4293      	cmp	r3, r2
 80003f2:	d106      	bne.n	8000402 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DIS();
 80003f4:	4b32      	ldr	r3, [pc, #200]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 80003f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f8:	4a31      	ldr	r2, [pc, #196]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 80003fa:	f023 0301 	bic.w	r3, r3, #1
 80003fe:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000400:	e056      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOB)
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	4a2f      	ldr	r2, [pc, #188]	; (80004c4 <GPIO_PeriClockControl+0x1b0>)
 8000406:	4293      	cmp	r3, r2
 8000408:	d106      	bne.n	8000418 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DIS();
 800040a:	4b2d      	ldr	r3, [pc, #180]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 800040c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800040e:	4a2c      	ldr	r2, [pc, #176]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000410:	f023 0302 	bic.w	r3, r3, #2
 8000414:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000416:	e04b      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOC)
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	4a2b      	ldr	r2, [pc, #172]	; (80004c8 <GPIO_PeriClockControl+0x1b4>)
 800041c:	4293      	cmp	r3, r2
 800041e:	d106      	bne.n	800042e <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DIS();
 8000420:	4b27      	ldr	r3, [pc, #156]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000424:	4a26      	ldr	r2, [pc, #152]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000426:	f023 0304 	bic.w	r3, r3, #4
 800042a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800042c:	e040      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOD)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	4a26      	ldr	r2, [pc, #152]	; (80004cc <GPIO_PeriClockControl+0x1b8>)
 8000432:	4293      	cmp	r3, r2
 8000434:	d106      	bne.n	8000444 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DIS();
 8000436:	4b22      	ldr	r3, [pc, #136]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800043a:	4a21      	ldr	r2, [pc, #132]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 800043c:	f023 0308 	bic.w	r3, r3, #8
 8000440:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000442:	e035      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOE)
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	4a22      	ldr	r2, [pc, #136]	; (80004d0 <GPIO_PeriClockControl+0x1bc>)
 8000448:	4293      	cmp	r3, r2
 800044a:	d106      	bne.n	800045a <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DIS();
 800044c:	4b1c      	ldr	r3, [pc, #112]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 800044e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000450:	4a1b      	ldr	r2, [pc, #108]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000452:	f023 0310 	bic.w	r3, r3, #16
 8000456:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000458:	e02a      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOF)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	4a1d      	ldr	r2, [pc, #116]	; (80004d4 <GPIO_PeriClockControl+0x1c0>)
 800045e:	4293      	cmp	r3, r2
 8000460:	d106      	bne.n	8000470 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DIS();
 8000462:	4b17      	ldr	r3, [pc, #92]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000466:	4a16      	ldr	r2, [pc, #88]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000468:	f023 0320 	bic.w	r3, r3, #32
 800046c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800046e:	e01f      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOG)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	4a19      	ldr	r2, [pc, #100]	; (80004d8 <GPIO_PeriClockControl+0x1c4>)
 8000474:	4293      	cmp	r3, r2
 8000476:	d106      	bne.n	8000486 <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DIS();
 8000478:	4b11      	ldr	r3, [pc, #68]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 800047a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800047c:	4a10      	ldr	r2, [pc, #64]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 800047e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000482:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000484:	e014      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOH)
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	4a14      	ldr	r2, [pc, #80]	; (80004dc <GPIO_PeriClockControl+0x1c8>)
 800048a:	4293      	cmp	r3, r2
 800048c:	d106      	bne.n	800049c <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DIS();
 800048e:	4b0c      	ldr	r3, [pc, #48]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000492:	4a0b      	ldr	r2, [pc, #44]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 8000494:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000498:	6313      	str	r3, [r2, #48]	; 0x30
}
 800049a:	e009      	b.n	80004b0 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOI)
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	4a10      	ldr	r2, [pc, #64]	; (80004e0 <GPIO_PeriClockControl+0x1cc>)
 80004a0:	4293      	cmp	r3, r2
 80004a2:	d105      	bne.n	80004b0 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DIS();
 80004a4:	4b06      	ldr	r3, [pc, #24]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 80004a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004a8:	4a05      	ldr	r2, [pc, #20]	; (80004c0 <GPIO_PeriClockControl+0x1ac>)
 80004aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80004ae:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004b0:	bf00      	nop
 80004b2:	370c      	adds	r7, #12
 80004b4:	46bd      	mov	sp, r7
 80004b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ba:	4770      	bx	lr
 80004bc:	40020000 	.word	0x40020000
 80004c0:	40023800 	.word	0x40023800
 80004c4:	40020400 	.word	0x40020400
 80004c8:	40020800 	.word	0x40020800
 80004cc:	40020c00 	.word	0x40020c00
 80004d0:	40021000 	.word	0x40021000
 80004d4:	40021400 	.word	0x40021400
 80004d8:	40021800 	.word	0x40021800
 80004dc:	40021c00 	.word	0x40021c00
 80004e0:	40022000 	.word	0x40022000

080004e4 <GPIO_Init>:
*	-
*	- This function does not return anything
*	- No remarks
*/
void GPIO_Init(GPIO_Handle_t* pGPIOHandle)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b087      	sub	sp, #28
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 80004ec:	2300      	movs	r3, #0
 80004ee:	617b      	str	r3, [r7, #20]
	//configure GPIO pin mode
	if((pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ANALOG)||(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode < GPIO_MODE_ALTFN)) //mode is non interrupt
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	795b      	ldrb	r3, [r3, #5]
 80004f4:	2b03      	cmp	r3, #3
 80004f6:	d003      	beq.n	8000500 <GPIO_Init+0x1c>
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	795b      	ldrb	r3, [r3, #5]
 80004fc:	2b01      	cmp	r3, #1
 80004fe:	d81f      	bhi.n	8000540 <GPIO_Init+0x5c>
	{
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //since each pin mode takes 2 bits *2
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	795b      	ldrb	r3, [r3, #5]
 8000504:	461a      	mov	r2, r3
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	791b      	ldrb	r3, [r3, #4]
 800050a:	005b      	lsls	r3, r3, #1
 800050c:	fa02 f303 	lsl.w	r3, r2, r3
 8000510:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));//clearing reg, to clear 2 bits, we & with ~3
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	791b      	ldrb	r3, [r3, #4]
 800051c:	4619      	mov	r1, r3
 800051e:	2303      	movs	r3, #3
 8000520:	408b      	lsls	r3, r1
 8000522:	43db      	mvns	r3, r3
 8000524:	4619      	mov	r1, r3
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	400a      	ands	r2, r1
 800052c:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;//setting reg
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	6819      	ldr	r1, [r3, #0]
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	697a      	ldr	r2, [r7, #20]
 800053a:	430a      	orrs	r2, r1
 800053c:	601a      	str	r2, [r3, #0]
 800053e:	e0c2      	b.n	80006c6 <GPIO_Init+0x1e2>
	}
	else //mode is interrupt based
	{
		// configure edge trigger
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	795b      	ldrb	r3, [r3, #5]
 8000544:	2b04      	cmp	r3, #4
 8000546:	d117      	bne.n	8000578 <GPIO_Init+0x94>
		{
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000548:	4b47      	ldr	r3, [pc, #284]	; (8000668 <GPIO_Init+0x184>)
 800054a:	68db      	ldr	r3, [r3, #12]
 800054c:	687a      	ldr	r2, [r7, #4]
 800054e:	7912      	ldrb	r2, [r2, #4]
 8000550:	4611      	mov	r1, r2
 8000552:	2201      	movs	r2, #1
 8000554:	408a      	lsls	r2, r1
 8000556:	4611      	mov	r1, r2
 8000558:	4a43      	ldr	r2, [pc, #268]	; (8000668 <GPIO_Init+0x184>)
 800055a:	430b      	orrs	r3, r1
 800055c:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);//Clear corresponding RTSR bit
 800055e:	4b42      	ldr	r3, [pc, #264]	; (8000668 <GPIO_Init+0x184>)
 8000560:	689b      	ldr	r3, [r3, #8]
 8000562:	687a      	ldr	r2, [r7, #4]
 8000564:	7912      	ldrb	r2, [r2, #4]
 8000566:	4611      	mov	r1, r2
 8000568:	2201      	movs	r2, #1
 800056a:	408a      	lsls	r2, r1
 800056c:	43d2      	mvns	r2, r2
 800056e:	4611      	mov	r1, r2
 8000570:	4a3d      	ldr	r2, [pc, #244]	; (8000668 <GPIO_Init+0x184>)
 8000572:	400b      	ands	r3, r1
 8000574:	6093      	str	r3, [r2, #8]
 8000576:	e035      	b.n	80005e4 <GPIO_Init+0x100>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	795b      	ldrb	r3, [r3, #5]
 800057c:	2b05      	cmp	r3, #5
 800057e:	d117      	bne.n	80005b0 <GPIO_Init+0xcc>
		{
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000580:	4b39      	ldr	r3, [pc, #228]	; (8000668 <GPIO_Init+0x184>)
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	687a      	ldr	r2, [r7, #4]
 8000586:	7912      	ldrb	r2, [r2, #4]
 8000588:	4611      	mov	r1, r2
 800058a:	2201      	movs	r2, #1
 800058c:	408a      	lsls	r2, r1
 800058e:	4611      	mov	r1, r2
 8000590:	4a35      	ldr	r2, [pc, #212]	; (8000668 <GPIO_Init+0x184>)
 8000592:	430b      	orrs	r3, r1
 8000594:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);//Clear corresponding FTSR bit
 8000596:	4b34      	ldr	r3, [pc, #208]	; (8000668 <GPIO_Init+0x184>)
 8000598:	68db      	ldr	r3, [r3, #12]
 800059a:	687a      	ldr	r2, [r7, #4]
 800059c:	7912      	ldrb	r2, [r2, #4]
 800059e:	4611      	mov	r1, r2
 80005a0:	2201      	movs	r2, #1
 80005a2:	408a      	lsls	r2, r1
 80005a4:	43d2      	mvns	r2, r2
 80005a6:	4611      	mov	r1, r2
 80005a8:	4a2f      	ldr	r2, [pc, #188]	; (8000668 <GPIO_Init+0x184>)
 80005aa:	400b      	ands	r3, r1
 80005ac:	60d3      	str	r3, [r2, #12]
 80005ae:	e019      	b.n	80005e4 <GPIO_Init+0x100>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	795b      	ldrb	r3, [r3, #5]
 80005b4:	2b06      	cmp	r3, #6
 80005b6:	d115      	bne.n	80005e4 <GPIO_Init+0x100>
		{
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005b8:	4b2b      	ldr	r3, [pc, #172]	; (8000668 <GPIO_Init+0x184>)
 80005ba:	689b      	ldr	r3, [r3, #8]
 80005bc:	687a      	ldr	r2, [r7, #4]
 80005be:	7912      	ldrb	r2, [r2, #4]
 80005c0:	4611      	mov	r1, r2
 80005c2:	2201      	movs	r2, #1
 80005c4:	408a      	lsls	r2, r1
 80005c6:	4611      	mov	r1, r2
 80005c8:	4a27      	ldr	r2, [pc, #156]	; (8000668 <GPIO_Init+0x184>)
 80005ca:	430b      	orrs	r3, r1
 80005cc:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ce:	4b26      	ldr	r3, [pc, #152]	; (8000668 <GPIO_Init+0x184>)
 80005d0:	68db      	ldr	r3, [r3, #12]
 80005d2:	687a      	ldr	r2, [r7, #4]
 80005d4:	7912      	ldrb	r2, [r2, #4]
 80005d6:	4611      	mov	r1, r2
 80005d8:	2201      	movs	r2, #1
 80005da:	408a      	lsls	r2, r1
 80005dc:	4611      	mov	r1, r2
 80005de:	4a22      	ldr	r2, [pc, #136]	; (8000668 <GPIO_Init+0x184>)
 80005e0:	430b      	orrs	r3, r1
 80005e2:	60d3      	str	r3, [r2, #12]
		{

		}

		//configure which GPIO port(A,B,C,D,E,F,G,H,I) Should takeover EXTI pin for interrupt via SYSCFG_EXTICR register,
		uint8_t temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4);
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	791b      	ldrb	r3, [r3, #4]
 80005e8:	089b      	lsrs	r3, r3, #2
 80005ea:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4);
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	791b      	ldrb	r3, [r3, #4]
 80005f0:	f003 0303 	and.w	r3, r3, #3
 80005f4:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4a1c      	ldr	r2, [pc, #112]	; (800066c <GPIO_Init+0x188>)
 80005fc:	4293      	cmp	r3, r2
 80005fe:	d045      	beq.n	800068c <GPIO_Init+0x1a8>
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a1a      	ldr	r2, [pc, #104]	; (8000670 <GPIO_Init+0x18c>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d02b      	beq.n	8000662 <GPIO_Init+0x17e>
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	4a19      	ldr	r2, [pc, #100]	; (8000674 <GPIO_Init+0x190>)
 8000610:	4293      	cmp	r3, r2
 8000612:	d024      	beq.n	800065e <GPIO_Init+0x17a>
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a17      	ldr	r2, [pc, #92]	; (8000678 <GPIO_Init+0x194>)
 800061a:	4293      	cmp	r3, r2
 800061c:	d01d      	beq.n	800065a <GPIO_Init+0x176>
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4a16      	ldr	r2, [pc, #88]	; (800067c <GPIO_Init+0x198>)
 8000624:	4293      	cmp	r3, r2
 8000626:	d016      	beq.n	8000656 <GPIO_Init+0x172>
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a14      	ldr	r2, [pc, #80]	; (8000680 <GPIO_Init+0x19c>)
 800062e:	4293      	cmp	r3, r2
 8000630:	d00f      	beq.n	8000652 <GPIO_Init+0x16e>
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a13      	ldr	r2, [pc, #76]	; (8000684 <GPIO_Init+0x1a0>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d008      	beq.n	800064e <GPIO_Init+0x16a>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a11      	ldr	r2, [pc, #68]	; (8000688 <GPIO_Init+0x1a4>)
 8000642:	4293      	cmp	r3, r2
 8000644:	d101      	bne.n	800064a <GPIO_Init+0x166>
 8000646:	2307      	movs	r3, #7
 8000648:	e021      	b.n	800068e <GPIO_Init+0x1aa>
 800064a:	2300      	movs	r3, #0
 800064c:	e01f      	b.n	800068e <GPIO_Init+0x1aa>
 800064e:	2306      	movs	r3, #6
 8000650:	e01d      	b.n	800068e <GPIO_Init+0x1aa>
 8000652:	2305      	movs	r3, #5
 8000654:	e01b      	b.n	800068e <GPIO_Init+0x1aa>
 8000656:	2304      	movs	r3, #4
 8000658:	e019      	b.n	800068e <GPIO_Init+0x1aa>
 800065a:	2303      	movs	r3, #3
 800065c:	e017      	b.n	800068e <GPIO_Init+0x1aa>
 800065e:	2302      	movs	r3, #2
 8000660:	e015      	b.n	800068e <GPIO_Init+0x1aa>
 8000662:	2301      	movs	r3, #1
 8000664:	e013      	b.n	800068e <GPIO_Init+0x1aa>
 8000666:	bf00      	nop
 8000668:	40013c00 	.word	0x40013c00
 800066c:	40020000 	.word	0x40020000
 8000670:	40020400 	.word	0x40020400
 8000674:	40020800 	.word	0x40020800
 8000678:	40020c00 	.word	0x40020c00
 800067c:	40021000 	.word	0x40021000
 8000680:	40021400 	.word	0x40021400
 8000684:	40021800 	.word	0x40021800
 8000688:	40021c00 	.word	0x40021c00
 800068c:	2300      	movs	r3, #0
 800068e:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000690:	4b5d      	ldr	r3, [pc, #372]	; (8000808 <GPIO_Init+0x324>)
 8000692:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000694:	4a5c      	ldr	r2, [pc, #368]	; (8000808 <GPIO_Init+0x324>)
 8000696:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800069a:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] =portcode << (temp2 * 4);
 800069c:	7c7a      	ldrb	r2, [r7, #17]
 800069e:	7cbb      	ldrb	r3, [r7, #18]
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	fa02 f103 	lsl.w	r1, r2, r3
 80006a6:	4a59      	ldr	r2, [pc, #356]	; (800080c <GPIO_Init+0x328>)
 80006a8:	7cfb      	ldrb	r3, [r7, #19]
 80006aa:	3302      	adds	r3, #2
 80006ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


		//enable EXTI interrupt delivery using IMR (interrupt mode register)
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006b0:	4b57      	ldr	r3, [pc, #348]	; (8000810 <GPIO_Init+0x32c>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	687a      	ldr	r2, [r7, #4]
 80006b6:	7912      	ldrb	r2, [r2, #4]
 80006b8:	4611      	mov	r1, r2
 80006ba:	2201      	movs	r2, #1
 80006bc:	408a      	lsls	r2, r1
 80006be:	4611      	mov	r1, r2
 80006c0:	4a53      	ldr	r2, [pc, #332]	; (8000810 <GPIO_Init+0x32c>)
 80006c2:	430b      	orrs	r3, r1
 80006c4:	6013      	str	r3, [r2, #0]

	}

	temp = 0;
 80006c6:	2300      	movs	r3, #0
 80006c8:	617b      	str	r3, [r7, #20]
	//configure the GPIO pin speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //since each pin speed mode takes 2 bits *2
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	799b      	ldrb	r3, [r3, #6]
 80006ce:	461a      	mov	r2, r3
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	791b      	ldrb	r3, [r3, #4]
 80006d4:	005b      	lsls	r3, r3, #1
 80006d6:	fa02 f303 	lsl.w	r3, r2, r3
 80006da:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));//clearing reg, to clear 2 bits, we & with ~3
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	689a      	ldr	r2, [r3, #8]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	791b      	ldrb	r3, [r3, #4]
 80006e6:	4619      	mov	r1, r3
 80006e8:	2303      	movs	r3, #3
 80006ea:	408b      	lsls	r3, r1
 80006ec:	43db      	mvns	r3, r3
 80006ee:	4619      	mov	r1, r3
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	400a      	ands	r2, r1
 80006f6:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;//setting reg
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	6899      	ldr	r1, [r3, #8]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	697a      	ldr	r2, [r7, #20]
 8000704:	430a      	orrs	r2, r1
 8000706:	609a      	str	r2, [r3, #8]


	temp = 0;
 8000708:	2300      	movs	r3, #0
 800070a:	617b      	str	r3, [r7, #20]
	//configure the pull up pull down mode
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber))); //since each pin PUPD mode is off 1 bit
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	79db      	ldrb	r3, [r3, #7]
 8000710:	461a      	mov	r2, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	791b      	ldrb	r3, [r3, #4]
 8000716:	005b      	lsls	r3, r3, #1
 8000718:	fa02 f303 	lsl.w	r3, r2, r3
 800071c:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));//clearing reg,
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	68da      	ldr	r2, [r3, #12]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	791b      	ldrb	r3, [r3, #4]
 8000728:	4619      	mov	r1, r3
 800072a:	2303      	movs	r3, #3
 800072c:	408b      	lsls	r3, r1
 800072e:	43db      	mvns	r3, r3
 8000730:	4619      	mov	r1, r3
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	400a      	ands	r2, r1
 8000738:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;//setting reg
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	68d9      	ldr	r1, [r3, #12]
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	697a      	ldr	r2, [r7, #20]
 8000746:	430a      	orrs	r2, r1
 8000748:	60da      	str	r2, [r3, #12]


	temp = 0;
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
	//configure the pin output type mode
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));//since each pin Output mode is off 1 bit
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	7a1b      	ldrb	r3, [r3, #8]
 8000752:	461a      	mov	r2, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	791b      	ldrb	r3, [r3, #4]
 8000758:	fa02 f303 	lsl.w	r3, r2, r3
 800075c:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);//clearing reg,
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	685a      	ldr	r2, [r3, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	791b      	ldrb	r3, [r3, #4]
 8000768:	4619      	mov	r1, r3
 800076a:	2301      	movs	r3, #1
 800076c:	408b      	lsls	r3, r1
 800076e:	43db      	mvns	r3, r3
 8000770:	4619      	mov	r1, r3
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	400a      	ands	r2, r1
 8000778:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;//setting reg
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	6859      	ldr	r1, [r3, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	697a      	ldr	r2, [r7, #20]
 8000786:	430a      	orrs	r2, r1
 8000788:	605a      	str	r2, [r3, #4]


	temp = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	617b      	str	r3, [r7, #20]
	//configure the alternating functionality mode if the mode is other than GPIO
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	795b      	ldrb	r3, [r3, #5]
 8000792:	2b02      	cmp	r3, #2
 8000794:	d131      	bne.n	80007fa <GPIO_Init+0x316>
	{
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	791b      	ldrb	r3, [r3, #4]
 800079a:	08db      	lsrs	r3, r3, #3
 800079c:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	791b      	ldrb	r3, [r3, #4]
 80007a2:	f003 0307 	and.w	r3, r3, #7
 80007a6:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));//clearing reg,
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	7c3a      	ldrb	r2, [r7, #16]
 80007ae:	3208      	adds	r2, #8
 80007b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007b4:	7bfb      	ldrb	r3, [r7, #15]
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	220f      	movs	r2, #15
 80007ba:	fa02 f303 	lsl.w	r3, r2, r3
 80007be:	43db      	mvns	r3, r3
 80007c0:	4618      	mov	r0, r3
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	7c3a      	ldrb	r2, [r7, #16]
 80007c8:	4001      	ands	r1, r0
 80007ca:	3208      	adds	r2, #8
 80007cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= ((pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode) << (4 * temp2));//setting reg
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	7c3a      	ldrb	r2, [r7, #16]
 80007d6:	3208      	adds	r2, #8
 80007d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	7a5b      	ldrb	r3, [r3, #9]
 80007e0:	461a      	mov	r2, r3
 80007e2:	7bfb      	ldrb	r3, [r7, #15]
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ea:	4618      	mov	r0, r3
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	7c3a      	ldrb	r2, [r7, #16]
 80007f2:	4301      	orrs	r1, r0
 80007f4:	3208      	adds	r2, #8
 80007f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}

}
 80007fa:	bf00      	nop
 80007fc:	371c      	adds	r7, #28
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	40023800 	.word	0x40023800
 800080c:	40013800 	.word	0x40013800
 8000810:	40013c00 	.word	0x40013c00

08000814 <GPIO_ToggleOutputPin>:
*	-
*	- This function does not return anything
*	- No remarks
*/
void GPIO_ToggleOutputPin(GPIO_RegDef_t* pGPIOx, uint8_t PinNumber)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	460b      	mov	r3, r1
 800081e:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << PinNumber);
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	695b      	ldr	r3, [r3, #20]
 8000824:	78fa      	ldrb	r2, [r7, #3]
 8000826:	2101      	movs	r1, #1
 8000828:	fa01 f202 	lsl.w	r2, r1, r2
 800082c:	405a      	eors	r2, r3
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	615a      	str	r2, [r3, #20]
}
 8000832:	bf00      	nop
 8000834:	370c      	adds	r7, #12
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
	...

08000840 <GPIO_IRQInterruptConfig>:
*	-
*	- This function does not return anything
*	- No remarks
*/
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnOrDi)
{
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	460a      	mov	r2, r1
 800084a:	71fb      	strb	r3, [r7, #7]
 800084c:	4613      	mov	r3, r2
 800084e:	71bb      	strb	r3, [r7, #6]
	if(EnOrDi == ENABLE)
 8000850:	79bb      	ldrb	r3, [r7, #6]
 8000852:	2b01      	cmp	r3, #1
 8000854:	d133      	bne.n	80008be <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31) //since each register is 32 bits long, it can have 32 IRQ numbers
 8000856:	79fb      	ldrb	r3, [r7, #7]
 8000858:	2b1f      	cmp	r3, #31
 800085a:	d80a      	bhi.n	8000872 <GPIO_IRQInterruptConfig+0x32>
		{
			//program ISER0 register
			*NVIC_ISER0 |= (1 << IRQNumber);
 800085c:	4b35      	ldr	r3, [pc, #212]	; (8000934 <GPIO_IRQInterruptConfig+0xf4>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	79fa      	ldrb	r2, [r7, #7]
 8000862:	2101      	movs	r1, #1
 8000864:	fa01 f202 	lsl.w	r2, r1, r2
 8000868:	4611      	mov	r1, r2
 800086a:	4a32      	ldr	r2, [pc, #200]	; (8000934 <GPIO_IRQInterruptConfig+0xf4>)
 800086c:	430b      	orrs	r3, r1
 800086e:	6013      	str	r3, [r2, #0]
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));//since each register is 32 bits long, it can have 32 IRQ numbers

		}
	}

}
 8000870:	e059      	b.n	8000926 <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	2b1f      	cmp	r3, #31
 8000876:	d90f      	bls.n	8000898 <GPIO_IRQInterruptConfig+0x58>
 8000878:	79fb      	ldrb	r3, [r7, #7]
 800087a:	2b3f      	cmp	r3, #63	; 0x3f
 800087c:	d80c      	bhi.n	8000898 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));//since each register is 32 bits long, it can have 32 IRQ numbers
 800087e:	4b2e      	ldr	r3, [pc, #184]	; (8000938 <GPIO_IRQInterruptConfig+0xf8>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	79fa      	ldrb	r2, [r7, #7]
 8000884:	f002 021f 	and.w	r2, r2, #31
 8000888:	2101      	movs	r1, #1
 800088a:	fa01 f202 	lsl.w	r2, r1, r2
 800088e:	4611      	mov	r1, r2
 8000890:	4a29      	ldr	r2, [pc, #164]	; (8000938 <GPIO_IRQInterruptConfig+0xf8>)
 8000892:	430b      	orrs	r3, r1
 8000894:	6013      	str	r3, [r2, #0]
 8000896:	e046      	b.n	8000926 <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >=64 && IRQNumber < 96)
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	2b3f      	cmp	r3, #63	; 0x3f
 800089c:	d943      	bls.n	8000926 <GPIO_IRQInterruptConfig+0xe6>
 800089e:	79fb      	ldrb	r3, [r7, #7]
 80008a0:	2b5f      	cmp	r3, #95	; 0x5f
 80008a2:	d840      	bhi.n	8000926 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 64));//since each register is 32 bits long, it can have 32 IRQ numbers
 80008a4:	4b25      	ldr	r3, [pc, #148]	; (800093c <GPIO_IRQInterruptConfig+0xfc>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	79fa      	ldrb	r2, [r7, #7]
 80008aa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80008ae:	2101      	movs	r1, #1
 80008b0:	fa01 f202 	lsl.w	r2, r1, r2
 80008b4:	4611      	mov	r1, r2
 80008b6:	4a21      	ldr	r2, [pc, #132]	; (800093c <GPIO_IRQInterruptConfig+0xfc>)
 80008b8:	430b      	orrs	r3, r1
 80008ba:	6013      	str	r3, [r2, #0]
}
 80008bc:	e033      	b.n	8000926 <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	2b1f      	cmp	r3, #31
 80008c2:	d80a      	bhi.n	80008da <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 80008c4:	4b1e      	ldr	r3, [pc, #120]	; (8000940 <GPIO_IRQInterruptConfig+0x100>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	79fa      	ldrb	r2, [r7, #7]
 80008ca:	2101      	movs	r1, #1
 80008cc:	fa01 f202 	lsl.w	r2, r1, r2
 80008d0:	4611      	mov	r1, r2
 80008d2:	4a1b      	ldr	r2, [pc, #108]	; (8000940 <GPIO_IRQInterruptConfig+0x100>)
 80008d4:	430b      	orrs	r3, r1
 80008d6:	6013      	str	r3, [r2, #0]
}
 80008d8:	e025      	b.n	8000926 <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	2b1f      	cmp	r3, #31
 80008de:	d90f      	bls.n	8000900 <GPIO_IRQInterruptConfig+0xc0>
 80008e0:	79fb      	ldrb	r3, [r7, #7]
 80008e2:	2b3f      	cmp	r3, #63	; 0x3f
 80008e4:	d80c      	bhi.n	8000900 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));//since each register is 32 bits long, it can have 32 IRQ numbers
 80008e6:	4b17      	ldr	r3, [pc, #92]	; (8000944 <GPIO_IRQInterruptConfig+0x104>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	79fa      	ldrb	r2, [r7, #7]
 80008ec:	f002 021f 	and.w	r2, r2, #31
 80008f0:	2101      	movs	r1, #1
 80008f2:	fa01 f202 	lsl.w	r2, r1, r2
 80008f6:	4611      	mov	r1, r2
 80008f8:	4a12      	ldr	r2, [pc, #72]	; (8000944 <GPIO_IRQInterruptConfig+0x104>)
 80008fa:	430b      	orrs	r3, r1
 80008fc:	6013      	str	r3, [r2, #0]
 80008fe:	e012      	b.n	8000926 <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >=64 && IRQNumber < 96)
 8000900:	79fb      	ldrb	r3, [r7, #7]
 8000902:	2b3f      	cmp	r3, #63	; 0x3f
 8000904:	d90f      	bls.n	8000926 <GPIO_IRQInterruptConfig+0xe6>
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	2b5f      	cmp	r3, #95	; 0x5f
 800090a:	d80c      	bhi.n	8000926 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));//since each register is 32 bits long, it can have 32 IRQ numbers
 800090c:	4b0e      	ldr	r3, [pc, #56]	; (8000948 <GPIO_IRQInterruptConfig+0x108>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	79fa      	ldrb	r2, [r7, #7]
 8000912:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000916:	2101      	movs	r1, #1
 8000918:	fa01 f202 	lsl.w	r2, r1, r2
 800091c:	4611      	mov	r1, r2
 800091e:	4a0a      	ldr	r2, [pc, #40]	; (8000948 <GPIO_IRQInterruptConfig+0x108>)
 8000920:	430b      	orrs	r3, r1
 8000922:	6013      	str	r3, [r2, #0]
}
 8000924:	e7ff      	b.n	8000926 <GPIO_IRQInterruptConfig+0xe6>
 8000926:	bf00      	nop
 8000928:	370c      	adds	r7, #12
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	e000e100 	.word	0xe000e100
 8000938:	e000e104 	.word	0xe000e104
 800093c:	e000e108 	.word	0xe000e108
 8000940:	e000e180 	.word	0xe000e180
 8000944:	e000e184 	.word	0xe000e184
 8000948:	e000e188 	.word	0xe000e188

0800094c <GPIO_IRQPriorityConfig>:
*	-
*	- This function does not return anything
*	- No remarks
*/
void GPIO_IRQPriorityConfig(uint8_t IRQNumber,uint32_t IRQPriority)
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	6039      	str	r1, [r7, #0]
 8000956:	71fb      	strb	r3, [r7, #7]
	//find out IPR register
	// there are 60 IPR registers with each register 32 bit long, dividing each register into 4 sections of 8 bits each,
	//i.e 4 IRQs can be set priority in each section
	uint8_t iprx = IRQNumber / 4;
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	089b      	lsrs	r3, r3, #2
 800095c:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber % 4;
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	f003 0303 	and.w	r3, r3, #3
 8000964:	73bb      	strb	r3, [r7, #14]
	uint8_t shift_amount = (8 * iprx_section) + (8 - NO_OF_PR_BITS_IMPLEMENTED);//in a section each register 8 bit long hence (IRQPriority << (8 * iprx_section))
 8000966:	7bbb      	ldrb	r3, [r7, #14]
 8000968:	00db      	lsls	r3, r3, #3
 800096a:	b2db      	uxtb	r3, r3
 800096c:	3304      	adds	r3, #4
 800096e:	737b      	strb	r3, [r7, #13]
																				// off 8 bits the 4 MSBs are implemented and 4 LSBs are don't care, hence (8 - 4)
	//(8 * iprx_section) is to move over iprx_section and + (8-4) is to move over to 4 MSB bits of iprx section and ignore the 4 LSB bits of iprx_section register

	*(NVIC_PR_BASE_ADDR + (iprx * 4)) |= (IRQPriority << (shift_amount));
 8000970:	7bfb      	ldrb	r3, [r7, #15]
 8000972:	011b      	lsls	r3, r3, #4
 8000974:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000978:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800097c:	6819      	ldr	r1, [r3, #0]
 800097e:	7b7b      	ldrb	r3, [r7, #13]
 8000980:	683a      	ldr	r2, [r7, #0]
 8000982:	409a      	lsls	r2, r3
 8000984:	7bfb      	ldrb	r3, [r7, #15]
 8000986:	011b      	lsls	r3, r3, #4
 8000988:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800098c:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000990:	430a      	orrs	r2, r1
 8000992:	601a      	str	r2, [r3, #0]
	//*(NVIC_PR_BASE_ADDR + (iprx * 4)) since each section is of 4 registers, base address + section

}
 8000994:	bf00      	nop
 8000996:	3714      	adds	r7, #20
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr

080009a0 <GPIO_IRQHandling>:
*	-
*	- This function does not return anything
*	- No remarks
*/
void GPIO_IRQHandling(uint8_t pinNumber)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	71fb      	strb	r3, [r7, #7]
	//CLear the EXTI PR register for the corresponding pin numer
	if(EXTI->PR & (1 << pinNumber))
 80009aa:	4b0c      	ldr	r3, [pc, #48]	; (80009dc <GPIO_IRQHandling+0x3c>)
 80009ac:	695b      	ldr	r3, [r3, #20]
 80009ae:	79fa      	ldrb	r2, [r7, #7]
 80009b0:	2101      	movs	r1, #1
 80009b2:	fa01 f202 	lsl.w	r2, r1, r2
 80009b6:	4013      	ands	r3, r2
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d009      	beq.n	80009d0 <GPIO_IRQHandling+0x30>
	{
		EXTI->PR |= (1 << pinNumber);
 80009bc:	4b07      	ldr	r3, [pc, #28]	; (80009dc <GPIO_IRQHandling+0x3c>)
 80009be:	695b      	ldr	r3, [r3, #20]
 80009c0:	79fa      	ldrb	r2, [r7, #7]
 80009c2:	2101      	movs	r1, #1
 80009c4:	fa01 f202 	lsl.w	r2, r1, r2
 80009c8:	4611      	mov	r1, r2
 80009ca:	4a04      	ldr	r2, [pc, #16]	; (80009dc <GPIO_IRQHandling+0x3c>)
 80009cc:	430b      	orrs	r3, r1
 80009ce:	6153      	str	r3, [r2, #20]
	}

}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr
 80009dc:	40013c00 	.word	0x40013c00

080009e0 <__libc_init_array>:
 80009e0:	b570      	push	{r4, r5, r6, lr}
 80009e2:	4d0d      	ldr	r5, [pc, #52]	; (8000a18 <__libc_init_array+0x38>)
 80009e4:	4c0d      	ldr	r4, [pc, #52]	; (8000a1c <__libc_init_array+0x3c>)
 80009e6:	1b64      	subs	r4, r4, r5
 80009e8:	10a4      	asrs	r4, r4, #2
 80009ea:	2600      	movs	r6, #0
 80009ec:	42a6      	cmp	r6, r4
 80009ee:	d109      	bne.n	8000a04 <__libc_init_array+0x24>
 80009f0:	4d0b      	ldr	r5, [pc, #44]	; (8000a20 <__libc_init_array+0x40>)
 80009f2:	4c0c      	ldr	r4, [pc, #48]	; (8000a24 <__libc_init_array+0x44>)
 80009f4:	f000 f820 	bl	8000a38 <_init>
 80009f8:	1b64      	subs	r4, r4, r5
 80009fa:	10a4      	asrs	r4, r4, #2
 80009fc:	2600      	movs	r6, #0
 80009fe:	42a6      	cmp	r6, r4
 8000a00:	d105      	bne.n	8000a0e <__libc_init_array+0x2e>
 8000a02:	bd70      	pop	{r4, r5, r6, pc}
 8000a04:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a08:	4798      	blx	r3
 8000a0a:	3601      	adds	r6, #1
 8000a0c:	e7ee      	b.n	80009ec <__libc_init_array+0xc>
 8000a0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a12:	4798      	blx	r3
 8000a14:	3601      	adds	r6, #1
 8000a16:	e7f2      	b.n	80009fe <__libc_init_array+0x1e>
 8000a18:	08000a50 	.word	0x08000a50
 8000a1c:	08000a50 	.word	0x08000a50
 8000a20:	08000a50 	.word	0x08000a50
 8000a24:	08000a54 	.word	0x08000a54

08000a28 <memset>:
 8000a28:	4402      	add	r2, r0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d100      	bne.n	8000a32 <memset+0xa>
 8000a30:	4770      	bx	lr
 8000a32:	f803 1b01 	strb.w	r1, [r3], #1
 8000a36:	e7f9      	b.n	8000a2c <memset+0x4>

08000a38 <_init>:
 8000a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a3a:	bf00      	nop
 8000a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a3e:	bc08      	pop	{r3}
 8000a40:	469e      	mov	lr, r3
 8000a42:	4770      	bx	lr

08000a44 <_fini>:
 8000a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a46:	bf00      	nop
 8000a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a4a:	bc08      	pop	{r3}
 8000a4c:	469e      	mov	lr, r3
 8000a4e:	4770      	bx	lr
