// Seed: 395756775
module module_0 ();
  supply1 id_1;
  assign id_1 = -1 == -1;
  assign module_2.type_4 = 0;
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  assign id_7 = id_3;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input logic id_1,
    output tri0 id_2,
    output logic id_3,
    input wire id_4
);
  final id_3 <= id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_14 = 0;
  wire id_6;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  initial begin : LABEL_0
    id_1 <= id_2 & "";
  end
  bit id_3;
  assign id_1 = id_3;
  module_0 modCall_1 ();
  assign id_1 = id_3;
endmodule
