Running: /opt/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/shomeb/o/oyvinrob/tdt4255/Ex0/tb_top_isim_beh.exe -prj /home/shomeb/o/oyvinrob/tdt4255/Ex0/tb_top_beh.prj work.tb_top 
ISim M.81d (signature 0x141a37e9)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/framework/RPNDataMem.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/framework/uart/uartTx.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/framework/uart/uartRx.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/framework/uart/uart2BusTop_pkg.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/framework/uart/baudGen.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/defs.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/RegFile.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/framework/uart/uartTop.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/framework/uart/uartParser.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/stack.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/framework/uart/uart2BusTop.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/control.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/stack_machine.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/framework/InstructionBuffer.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/framework/RPNSystem.vhd" into library work
Parsing VHDL file "/home/shomeb/o/oyvinrob/tdt4255/Ex0/src/framework/rpnsystem_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 31852 KB
Fuse CPU Usage: 280 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Using precompiled package textio from library std
Using precompiled package std_logic_textio from library ieee
Compiling package defs
Compiling architecture behavioural of entity control [control_default]
Compiling architecture behavioral of entity regfile [\RegFile(256)\]
Compiling architecture behavioural of entity stack [\stack(256)\]
Compiling architecture behavioural of entity stack_machine [\stack_machine(256)\]
Compiling package uart2bustop_pkg
Compiling architecture behavioral of entity baudgen [baudgen_default]
Compiling architecture behavioral of entity uarttx [uarttx_default]
Compiling architecture behavioral of entity uartrx [uartrx_default]
Compiling architecture behavioral of entity uarttop [uarttop_default]
Compiling architecture behavioral of entity uartparser [\uartParser(16)\]
Compiling architecture behavioral of entity uart2bustop [\uart2BusTop(16)\]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v4_3_output_stage [\BLK_MEM_GEN_V4_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v4_3_output_stage [\BLK_MEM_GEN_V4_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v4_3_softecc_output_reg_stage [\BLK_MEM_GEN_V4_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v4_3_mem_module [\BLK_MEM_GEN_V4_3_mem_module("bl...]
Compiling architecture behavioral of entity blk_mem_gen_v4_3 [\BLK_MEM_GEN_V4_3("blk_mem_gen_v...]
Compiling architecture rpndatamem_a of entity rpndatamem [rpndatamem_default]
Compiling architecture behavioral of entity instructionbuffer [instructionbuffer_default]
Compiling architecture behavioral of entity rpnsystem [rpnsystem_default]
Compiling architecture behavior of entity tb_top
Time Resolution for simulation is 1ps.
Waiting for 14 sub-compilation(s) to finish...
Compiled 46 VHDL Units
Built simulation executable /home/shomeb/o/oyvinrob/tdt4255/Ex0/tb_top_isim_beh.exe
Fuse Memory Usage: 81056 KB
Fuse CPU Usage: 420 ms
GCC CPU Usage: 2280 ms
