#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Sep 28 09:40:05 2021
# Process ID: 1164333
# Current directory: /home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/02-simply-fpga-tuts/01_switches_to_leds/01_switches_to_leds.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/02-simply-fpga-tuts/01_switches_to_leds/01_switches_to_leds.runs/synth_1/top.vds
# Journal file: /home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/02-simply-fpga-tuts/01_switches_to_leds/01_switches_to_leds.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1164452
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2461.211 ; gain = 0.000 ; free physical = 562 ; free virtual = 6593
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/02-simply-fpga-tuts/01_switches_to_leds/01_switches_to_leds.srcs/sources_1/new/top.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/02-simply-fpga-tuts/01_switches_to_leds/01_switches_to_leds.srcs/sources_1/new/top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2461.211 ; gain = 0.000 ; free physical = 181 ; free virtual = 5812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2461.211 ; gain = 0.000 ; free physical = 177 ; free virtual = 5808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2461.211 ; gain = 0.000 ; free physical = 177 ; free virtual = 5808
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.211 ; gain = 0.000 ; free physical = 171 ; free virtual = 5802
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/02-simply-fpga-tuts/01_switches_to_leds/01_switches_to_leds.srcs/constrs_1/new/switches_leds_constraint.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value ' PACKAGE_PIN V17 IOSTANDARD LVCMOS33 ' specified for 'objects'. [/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/02-simply-fpga-tuts/01_switches_to_leds/01_switches_to_leds.srcs/constrs_1/new/switches_leds_constraint.xdc:2]
CRITICAL WARNING: [Common 17-161] Invalid option value ' PACKAGE_PIN U16 IOSTANDARD LVCMOS33 ' specified for 'objects'. [/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/02-simply-fpga-tuts/01_switches_to_leds/01_switches_to_leds.srcs/constrs_1/new/switches_leds_constraint.xdc:5]
Finished Parsing XDC File [/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/02-simply-fpga-tuts/01_switches_to_leds/01_switches_to_leds.srcs/constrs_1/new/switches_leds_constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.082 ; gain = 0.000 ; free physical = 951 ; free virtual = 6560
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.082 ; gain = 0.000 ; free physical = 951 ; free virtual = 6560
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 1022 ; free virtual = 6632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 1022 ; free virtual = 6632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 1022 ; free virtual = 6632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 1022 ; free virtual = 6632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 1018 ; free virtual = 6632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 920 ; free virtual = 6515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 920 ; free virtual = 6515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 919 ; free virtual = 6514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 930 ; free virtual = 6520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 930 ; free virtual = 6520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 930 ; free virtual = 6520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 930 ; free virtual = 6520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 930 ; free virtual = 6520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 930 ; free virtual = 6520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     1|
|2     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 930 ; free virtual = 6520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2525.082 ; gain = 0.000 ; free physical = 996 ; free virtual = 6586
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2525.082 ; gain = 63.871 ; free physical = 996 ; free virtual = 6586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.082 ; gain = 0.000 ; free physical = 989 ; free virtual = 6579
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.082 ; gain = 0.000 ; free physical = 1023 ; free virtual = 6613
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 10702093
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2525.082 ; gain = 64.031 ; free physical = 1166 ; free virtual = 6756
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/02-simply-fpga-tuts/01_switches_to_leds/01_switches_to_leds.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 09:40:39 2021...
