#-----------------------------------------------------------
# Vivado v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Sat Feb 21 13:00:27 2026
# Process ID         : 2480449
# Current directory  : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On         : ece-linlabsrv01
# Platform           : RedHatEnterprise
# Operating System   : Red Hat Enterprise Linux release 8.10 (Ootpa)
# Processor Detail   : Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz
# CPU Frequency      : 2800.000 MHz
# CPU Physical cores : 56
# CPU Logical cores  : 112
# Host memory        : 201166 MB
# Swap memory        : 68719 MB
# Total Virtual      : 269885 MB
# Available Virtual  : 204412 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 35119
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xczu3eg-sbva484-1-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2488504
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2913.699 ; gain = 137.578 ; free physical = 98506 ; free virtual = 193688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_kernel' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4.v:7]
INFO: [Synth 8-3876] $readmem data file './top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4.dat' is read successfully [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4.v:40]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_mul_9ns_11ns_19_1_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_mul_9ns_11ns_19_1_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_mul_9ns_11ns_19_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_urem_9ns_3ns_2_13_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_urem_9ns_3ns_2_13_1_divider' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_urem_9ns_3ns_2_13_1_divider' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_urem_9ns_3ns_2_13_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_flow_control_loop_pipe_sequential_init' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_flow_control_loop_pipe_sequential_init' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb.v:7]
INFO: [Synth 8-3876] $readmem data file './top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb.dat' is read successfully [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb.v:41]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_mul_39s_24ns_63_1_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_mul_39s_24ns_63_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_mul_39s_24ns_63_1_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_mul_39s_24ns_63_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_mul_39s_26ns_65_1_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_mul_39s_26ns_65_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_mul_39s_26ns_65_1_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_mul_39s_26ns_65_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_mul_64ns_66ns_126_1_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_mul_64ns_66ns_126_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_mul_64ns_66ns_126_1_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_mul_64ns_66ns_126_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_sparsemux_7_2_24_1_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_7_2_24_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_sparsemux_7_2_24_1_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_7_2_24_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_sparsemux_33_4_24_1_1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_33_4_24_1_1.v:8]
INFO: [Synth 8-226] default block is never used [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_33_4_24_1_1.v:126]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_sparsemux_33_4_24_1_1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_33_4_24_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_sparsemux_7_2_24_1_1__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_7_2_24_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_sparsemux_7_2_24_1_1__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_7_2_24_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_sparsemux_7_2_24_1_1__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_7_2_24_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_sparsemux_7_2_24_1_1__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_7_2_24_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_sparsemux_33_4_24_1_1__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_33_4_24_1_1.v:8]
INFO: [Synth 8-226] default block is never used [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_33_4_24_1_1.v:126]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_sparsemux_33_4_24_1_1__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_33_4_24_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_sparsemux_33_4_24_1_1__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_33_4_24_1_1.v:8]
INFO: [Synth 8-226] default block is never used [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_33_4_24_1_1.v:126]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_sparsemux_33_4_24_1_1__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_sparsemux_33_4_24_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_control_s_axi' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_control_s_axi.v:217]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_control_s_axi' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_load' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_fifo' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_srl' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_srl' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_fifo' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_fifo__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_mem' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:2354]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_mem' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:2354]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_fifo__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:2101]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_load' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_read' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:782]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_fifo__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_srl__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_srl__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_fifo__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_burst_converter' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:1036]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_burst_sequential' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:1642]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_reg_slice' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_reg_slice' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_burst_sequential' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:1642]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_burst_converter' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:1036]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem0_m_axi_reg_slice__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:1997]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi_read' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:782]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem0_m_axi' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem0_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_store' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_fifo' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_srl' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_srl' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_fifo' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_mem' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2979]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_mem' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2979]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized2' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized2' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized3' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized2' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized2' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized3' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_store' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_write' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:1099]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_burst_converter' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:1394]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_burst_sequential' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2000]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_reg_slice' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_reg_slice' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_burst_sequential' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2000]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_burst_converter' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:1394]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_throttle' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2353]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized4' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized3' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_srl__parameterized3' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2939]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_fifo__parameterized4' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2726]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_reg_slice__parameterized0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_reg_slice__parameterized1' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_throttle' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2353]
INFO: [Synth 8-6157] synthesizing module 'top_kernel_gmem1_m_axi_reg_slice__parameterized2' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_reg_slice__parameterized2' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2622]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi_write' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:1099]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel_gmem1_m_axi' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_kernel' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3688_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11775]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3696_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11776]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3704_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11777]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3712_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11778]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3720_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11779]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3728_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11780]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3736_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11781]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3744_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11782]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3752_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11783]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3760_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11784]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3768_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11785]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3776_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11786]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3784_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11787]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3792_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11788]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3800_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11789]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred3808_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:11790]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred8877_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12079]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred8895_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12080]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred8913_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12081]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred8931_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12082]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred8949_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12083]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred8967_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12084]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred8985_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12085]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9003_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12086]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9021_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12087]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9039_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12088]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9057_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12089]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9075_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12090]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9093_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12091]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9111_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12092]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9126_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12093]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9141_state16_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12094]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9477_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12095]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9482_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12096]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9488_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12097]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9497_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12098]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9511_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12099]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9519_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12100]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9533_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12101]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9541_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12102]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9555_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12103]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9563_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12104]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9577_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12105]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9585_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12106]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9599_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12107]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9607_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12108]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9621_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12109]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9629_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12110]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9643_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12111]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9651_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12112]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9665_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12113]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9673_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12114]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9687_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12115]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9695_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12116]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9709_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12117]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9717_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12118]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9731_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12119]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9739_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12120]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9753_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12121]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9761_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12122]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9775_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12123]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9783_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12124]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9800_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12125]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred9817_state17_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12126]
WARNING: [Synth 8-6014] Unused sequential element or_ln200_1_reg_13122_pp0_iter17_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12159]
WARNING: [Synth 8-6014] Unused sequential element or_ln200_reg_13118_pp0_iter17_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12175]
WARNING: [Synth 8-6014] Unused sequential element trunc_ln226_reg_13068_pp0_iter17_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12566]
WARNING: [Synth 8-6014] Unused sequential element trunc_ln230_reg_13132_pp0_iter17_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12579]
WARNING: [Synth 8-6014] Unused sequential element trunc_ln231_1_reg_13087_pp0_iter17_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12587]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_228_reg_13410_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12189]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_228_reg_13410_pp0_iter15_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12190]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_228_reg_13410_pp0_iter16_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12191]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_228_reg_13410_pp0_iter17_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12192]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_231_reg_13426_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12193]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_231_reg_13426_pp0_iter15_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12194]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_231_reg_13426_pp0_iter16_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12195]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_231_reg_13426_pp0_iter17_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12196]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_234_reg_13442_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12197]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_234_reg_13442_pp0_iter15_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12198]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_234_reg_13442_pp0_iter16_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12199]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_234_reg_13442_pp0_iter17_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12200]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_237_reg_13458_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12201]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_237_reg_13458_pp0_iter15_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12202]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_237_reg_13458_pp0_iter16_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12203]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_237_reg_13458_pp0_iter17_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12204]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_240_reg_13474_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12205]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_240_reg_13474_pp0_iter15_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12206]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_240_reg_13474_pp0_iter16_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12207]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_240_reg_13474_pp0_iter17_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12208]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_243_reg_13490_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12209]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_243_reg_13490_pp0_iter15_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12210]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_243_reg_13490_pp0_iter16_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12211]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_243_reg_13490_pp0_iter17_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12212]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_246_reg_13506_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12213]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_246_reg_13506_pp0_iter15_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12214]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_246_reg_13506_pp0_iter16_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12215]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_246_reg_13506_pp0_iter17_reg_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12216]
WARNING: [Synth 8-6014] Unused sequential element p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_249_reg_13522_reg was removed.  [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5.v:12217]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[7] in module top_kernel_gmem1_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[6] in module top_kernel_gmem1_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[5] in module top_kernel_gmem1_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[4] in module top_kernel_gmem1_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[3] in module top_kernel_gmem1_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[2] in module top_kernel_gmem1_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[1] in module top_kernel_gmem1_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BURST_AWLEN[0] in module top_kernel_gmem1_m_axi_throttle is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module top_kernel_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module top_kernel_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module top_kernel_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module top_kernel_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARREADY in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RID[0] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[31] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[30] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[29] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[28] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[27] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[26] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[25] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[24] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[23] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[22] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[21] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[20] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[19] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[18] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[17] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[16] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[15] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[14] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[13] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[12] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[11] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[10] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[9] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[8] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[7] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[6] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[5] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[4] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[3] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[2] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[1] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDATA[0] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRESP[1] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RRESP[0] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RLAST in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RUSER[0] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port RVALID in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[63] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[62] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[61] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[60] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[59] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[58] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[57] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[56] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[55] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[54] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[53] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[52] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[51] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[50] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[49] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[48] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[47] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[46] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[45] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[44] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[43] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[42] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[41] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[40] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[39] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[38] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[37] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[36] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[35] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[34] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[33] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[32] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[31] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[30] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[29] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[28] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[27] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[26] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[25] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[24] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[23] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[22] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[21] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[20] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[19] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[18] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[17] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[16] in module top_kernel_gmem1_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_ARADDR[15] in module top_kernel_gmem1_m_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3122.637 ; gain = 346.516 ; free physical = 100592 ; free virtual = 195797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3122.637 ; gain = 346.516 ; free physical = 100544 ; free virtual = 195750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3122.637 ; gain = 346.516 ; free physical = 100544 ; free virtual = 195750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3122.637 ; gain = 0.000 ; free physical = 100133 ; free virtual = 195340
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/top_kernel_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3216.469 ; gain = 0.000 ; free physical = 99057 ; free virtual = 194262
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/top_kernel_ooc.xdc] for cell 'inst'
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3216.469 ; gain = 0.000 ; free physical = 99047 ; free virtual = 194252
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3216.504 ; gain = 0.000 ; free physical = 99010 ; free virtual = 194215
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3216.504 ; gain = 440.383 ; free physical = 98308 ; free virtual = 193514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3224.473 ; gain = 448.352 ; free physical = 98306 ; free virtual = 193512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3224.473 ; gain = 448.352 ; free physical = 98303 ; free virtual = 193509
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '9' to '2' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].dividend_tmp_reg[9]' and it is trimmed from '9' to '2' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_urem_9ns_3ns_2_13_1.v:51]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_kernel_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_p_ZZ10bkb:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_kernel_gmem1_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 3224.473 ; gain = 448.352 ; free physical = 101653 ; free virtual = 196863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   66 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   39 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   26 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 6     
	   3 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 28    
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 17    
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 14    
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               97 Bit    Registers := 4     
	               96 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               64 Bit    Registers := 7     
	               62 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               38 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 8     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 158   
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 70    
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 38    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 85    
	                3 Bit    Registers := 35    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 520   
+---Multipliers : 
	              65x67  Multipliers := 1     
	              27x39  Multipliers := 1     
	              25x39  Multipliers := 1     
+---RAMs : 
	             135K Bit	(4095 X 34 bit)          RAMs := 1     
	              32K Bit	(1376 X 24 bit)          RAMs := 96    
	              17K Bit	(511 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   97 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   52 Bit        Muxes := 2     
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 105   
	   4 Input   24 Bit        Muxes := 112   
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 96    
	   2 Input   10 Bit        Muxes := 7     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 26    
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 96    
	   3 Input    2 Bit        Muxes := 18    
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 283   
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U55/tmp_product, operation Mode is: (A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U55/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U55/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U55/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U55/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U55/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_39s_24ns_63_1_1_U55/tmp_product, operation Mode is: (PCIN>>17)+(A:0x666000)*B2.
DSP Report: register mul_39s_24ns_63_1_1_U55/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U55/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U55/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U55/tmp_product.
DSP Report: operator mul_39s_24ns_63_1_1_U55/tmp_product is absorbed into DSP mul_39s_24ns_63_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U56/tmp_product, operation Mode is: (A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U56/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U56/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U56/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U56/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U56/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_39s_26ns_65_1_1_U56/tmp_product, operation Mode is: (PCIN>>17)+(A:0x199a000)*B2.
DSP Report: register mul_39s_26ns_65_1_1_U56/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U56/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U56/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U56/tmp_product.
DSP Report: operator mul_39s_26ns_65_1_1_U56/tmp_product is absorbed into DSP mul_39s_26ns_65_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_126_1_1_U57/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_126_1_1_U57/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_126_1_1_U57/tmp_product, operation Mode is: PCIN+A*B.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: Generating DSP tmp_366_cast_reg_13232_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_366_cast_reg_13232_reg is absorbed into DSP tmp_366_cast_reg_13232_reg.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP tmp_366_cast_reg_13232_reg.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP tmp_366_cast_reg_13232_reg.
DSP Report: Generating DSP mul_64ns_66ns_126_1_1_U57/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_126_1_1_U57/tmp_product, operation Mode is: PCIN+(A:0x15556)*B.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_126_1_1_U57/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: Generating DSP tmp_366_cast_reg_13232_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register tmp_366_cast_reg_13232_reg is absorbed into DSP tmp_366_cast_reg_13232_reg.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP tmp_366_cast_reg_13232_reg.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP tmp_366_cast_reg_13232_reg.
DSP Report: Generating DSP mul_64ns_66ns_126_1_1_U57/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_126_1_1_U57/tmp_product, operation Mode is: PCIN+A*(B:0x15556).
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_126_1_1_U57/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: Generating DSP tmp_366_cast_reg_13232_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register tmp_366_cast_reg_13232_reg is absorbed into DSP tmp_366_cast_reg_13232_reg.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP tmp_366_cast_reg_13232_reg.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP tmp_366_cast_reg_13232_reg.
DSP Report: Generating DSP mul_64ns_66ns_126_1_1_U57/tmp_product, operation Mode is: A*(B:0x15556).
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_126_1_1_U57/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_126_1_1_U57/tmp_product, operation Mode is: PCIN+A*(B:0x15556).
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP mul_64ns_66ns_126_1_1_U57/tmp_product.
DSP Report: Generating DSP tmp_366_cast_reg_13232_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register tmp_366_cast_reg_13232_reg is absorbed into DSP tmp_366_cast_reg_13232_reg.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP tmp_366_cast_reg_13232_reg.
DSP Report: operator mul_64ns_66ns_126_1_1_U57/tmp_product is absorbed into DSP tmp_366_cast_reg_13232_reg.
DSP Report: Generating DSP tmp_357_cast_reg_13126_reg, operation Mode is: ((A:0x2ab)*B'')'.
DSP Report: register tmp_357_cast_reg_13126_reg is absorbed into DSP tmp_357_cast_reg_13126_reg.
DSP Report: register tmp_357_cast_reg_13126_reg is absorbed into DSP tmp_357_cast_reg_13126_reg.
DSP Report: register tmp_357_cast_reg_13126_reg is absorbed into DSP tmp_357_cast_reg_13126_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U158/tmp_product is absorbed into DSP tmp_357_cast_reg_13126_reg.
DSP Report: Generating DSP tmp_368_cast_reg_13081_reg, operation Mode is: ((A:0x2ab)*B)'.
DSP Report: register tmp_368_cast_reg_13081_reg is absorbed into DSP tmp_368_cast_reg_13081_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U157/tmp_product is absorbed into DSP tmp_368_cast_reg_13081_reg.
DSP Report: Generating DSP tmp_cast_reg_1136_reg, operation Mode is: ((A:0x2ab)*B)'.
DSP Report: register tmp_cast_reg_1136_reg is absorbed into DSP tmp_cast_reg_1136_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U1/tmp_product is absorbed into DSP tmp_cast_reg_1136_reg.
DSP Report: Generating DSP tmp_376_cast_reg_1499_reg, operation Mode is: ((A:0x2ab)*B)'.
DSP Report: register tmp_376_cast_reg_1499_reg is absorbed into DSP tmp_376_cast_reg_1499_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U233/tmp_product is absorbed into DSP tmp_376_cast_reg_1499_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttle/rs_req/data_p1_reg' and it is trimmed from '73' to '72' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2655]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttle/rs_req/data_p2_reg' and it is trimmed from '73' to '72' bits. [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5a/hdl/verilog/top_kernel_gmem1_m_axi.v:2676]
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module top_kernel_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module top_kernel_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:25 . Memory (MB): peak = 3545.715 ; gain = 769.594 ; free physical = 93725 ; free virtual = 188841
---------------------------------------------------------------------------------
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_6 : 0 0 : 1996 10280 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_6 : 0 1 : 3120 10280 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_6 : 0 2 : 1996 10280 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_6 : 0 3 : 3168 10280 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_b : 0 0 : 1996 9794 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_b : 0 1 : 1996 9794 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_b : 0 2 : 2653 9794 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_b : 0 3 : 3149 9794 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_e : 0 0 : 1996 9108 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_e : 0 1 : 1310 9108 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_e : 0 2 : 2653 9108 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_e : 0 3 : 3149 9108 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_10 : 0 0 : 2460 8800 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_10 : 0 1 : 2653 8800 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_10 : 0 2 : 1310 8800 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 mul_64ns_66ns_126_1_1_U57/tmp_product_10 : 0 3 : 2377 8800 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB0 mul_39s_26ns_65_1_1_U56/tmp_product_0 : 0 0 : 1677 3373 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB0 mul_39s_26ns_65_1_1_U56/tmp_product_0 : 0 1 : 1696 3373 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB0 mul_39s_24ns_63_1_1_U55/tmp_product_3 : 0 0 : 1519 3057 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB0 mul_39s_24ns_63_1_1_U55/tmp_product_3 : 0 1 : 1538 3057 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB1 tmp_357_cast_reg_13126_reg_13 : 0 0 : 377 377 : Used 1 time 0
 Sort Area is top_kernel_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5__GB2 tmp_368_cast_reg_13081_reg_15 : 0 0 : 357 357 : Used 1 time 0
 Sort Area is top_kernel__GC0 tmp_376_cast_reg_1499_reg_18 : 0 0 : 357 357 : Used 1 time 0
 Sort Area is top_kernel__GC0 tmp_cast_reg_1136_reg_17 : 0 0 : 357 357 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name            | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_U/ram_reg    | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_U/ram_reg                        | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_U/ram_reg                        | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_U/ram_reg                          | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_88_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_87_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_71_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_70_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_69_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_68_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_67_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_66_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_65_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_64_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_63_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_62_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_61_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_60_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_59_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_58_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_57_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_56_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_55_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_54_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_53_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_52_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_51_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_50_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_49_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_48_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_47_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_46_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_45_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_86_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_85_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_84_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_83_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_82_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_81_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_U/ram_reg                        | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_U/ram_reg                        | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_U/ram_reg                          | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_79_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_77_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_76_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_75_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_74_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_73_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_72_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst/i_3/gmem0_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg                                                      | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|inst/i_3/gmem1_m_axi_U | store_unit_0/buff_wdata/U_fifo_mem/mem_reg                                                     | 511 x 36(READ_FIRST)   | W |   | 511 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                      | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_kernel                                                       | (A:0x666000)*B2             | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | (PCIN>>17)+(A:0x666000)*B2  | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | (A:0x199a000)*B2            | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | (PCIN>>17)+(A:0x199a000)*B2 | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | A*B                         | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | (PCIN>>17)+A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | PCIN+A*B                    | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | (PCIN>>17)+A*B              | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_kernel                                                       | A*B                         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | PCIN+(A:0x15556)*B          | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | (PCIN>>17)+A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | (PCIN+A*B)'                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_kernel                                                       | A*B                         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | PCIN+A*(B:0x15556)          | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | (PCIN>>17)+A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | (PCIN+A*B)'                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_kernel                                                       | A*(B:0x15556)               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | (PCIN>>17)+A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | PCIN+A*(B:0x15556)          | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | (PCIN>>17)+A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_kernel                                                       | ((A:0x2ab)*B'')'            | 10     | 11     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|top_kernel                                                       | ((A:0x2ab)*B)'              | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top_kernel_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2 | ((A:0x2ab)*B)'              | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top_kernel_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7 | ((A:0x2ab)*B)'              | 10     | 11     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-----------------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:34 ; elapsed = 00:02:41 . Memory (MB): peak = 3897.859 ; gain = 1121.738 ; free physical = 91833 ; free virtual = 186946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-3971] The signal "inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:44 . Memory (MB): peak = 4149.961 ; gain = 1373.840 ; free physical = 84997 ; free virtual = 180113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name            | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_U/ram_reg  | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_U/ram_reg    | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_U/ram_reg                        | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_U/ram_reg                        | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_U/ram_reg                          | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(READ_FIRST)   | W |   | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_88_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_87_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_71_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_70_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_69_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_68_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_67_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_66_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_65_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_64_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_63_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_62_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_61_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_60_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_59_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_58_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_57_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_56_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_55_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_54_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_53_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_52_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_51_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_50_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_49_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_48_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_47_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_46_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_45_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_86_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_85_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_84_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_83_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_82_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_81_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_U/ram_reg                        | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_U/ram_reg                        | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_U/ram_reg                          | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_79_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_77_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_76_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_75_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_74_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_73_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst                   | p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_72_U/ram_reg | 1 K x 24(READ_FIRST)   | W | R | 1 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|inst/i_3/gmem0_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg                                                      | 3 K x 34(READ_FIRST)   | W |   | 3 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|inst/i_3/gmem1_m_axi_U | store_unit_0/buff_wdata/U_fifo_mem/mem_reg                                                     | 511 x 36(READ_FIRST)   | W |   | 511 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:48 ; elapsed = 00:03:56 . Memory (MB): peak = 4253.961 ; gain = 1477.840 ; free physical = 83668 ; free virtual = 178795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:55 ; elapsed = 00:04:04 . Memory (MB): peak = 4253.961 ; gain = 1477.840 ; free physical = 82810 ; free virtual = 177941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:55 ; elapsed = 00:04:04 . Memory (MB): peak = 4253.961 ; gain = 1477.840 ; free physical = 82800 ; free virtual = 177931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:57 ; elapsed = 00:04:06 . Memory (MB): peak = 4253.961 ; gain = 1477.840 ; free physical = 82594 ; free virtual = 177723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:58 ; elapsed = 00:04:07 . Memory (MB): peak = 4253.961 ; gain = 1477.840 ; free physical = 82583 ; free virtual = 177711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:58 ; elapsed = 00:04:07 . Memory (MB): peak = 4253.961 ; gain = 1477.840 ; free physical = 82512 ; free virtual = 177640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:58 ; elapsed = 00:04:07 . Memory (MB): peak = 4253.961 ; gain = 1477.840 ; free physical = 82501 ; free virtual = 177630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/or_ln200_1_reg_13122_pp0_iter16_reg_reg[0]                                                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/or_ln200_reg_13118_pp0_iter16_reg_reg[0]                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/urem_9ns_3ns_2_13_1_U156/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[1].dividend_tmp_reg[2][8]                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/urem_9ns_3ns_2_13_1_U156/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[2].dividend_tmp_reg[3][8]                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/urem_9ns_3ns_2_13_1_U156/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[3].dividend_tmp_reg[4][8]                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/urem_9ns_3ns_2_13_1_U156/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[4].dividend_tmp_reg[5][8]                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/urem_9ns_3ns_2_13_1_U156/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]                      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/urem_9ns_3ns_2_13_1_U156/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]                      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/urem_9ns_3ns_2_13_1_U156/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]                      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/or_ln200_reg_13118_pp0_iter13_reg_reg[0]                                                                              | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/trunc_ln226_reg_13068_pp0_iter13_reg_reg[0]                                                                           | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/ap_loop_exit_ready_pp0_iter17_reg_reg                                                                                 | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/j_2_mid2_reg_13055_pp0_iter13_reg_reg[8]                                                                              | 13     | 9     | NO           | NO                 | YES               | 9      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/or_ln200_1_reg_13122_pp0_iter13_reg_reg[0]                                                                            | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291/urem_9ns_3ns_2_13_1_U2/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[0].dividend_tmp_reg[1][8]                                         | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291/urem_9ns_3ns_2_13_1_U2/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[1].dividend_tmp_reg[2][8]                                         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291/urem_9ns_3ns_2_13_1_U2/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[2].dividend_tmp_reg[3][8]                                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291/urem_9ns_3ns_2_13_1_U2/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[3].dividend_tmp_reg[4][8]                                         | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291/urem_9ns_3ns_2_13_1_U2/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[4].dividend_tmp_reg[5][8]                                         | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291/urem_9ns_3ns_2_13_1_U2/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]                                         | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291/urem_9ns_3ns_2_13_1_U2/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]                                         | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291/urem_9ns_3ns_2_13_1_U2/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]                                         | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291/lshr_ln_reg_1131_pp0_iter12_reg_reg[3]                                                                                                 | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291/tmp_cast_reg_1136_pp0_iter12_reg_reg[6]                                                                                                | 10     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291/trunc_ln219_reg_1127_pp0_iter12_reg_reg[3]                                                                                             | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2_fu_291/ap_loop_exit_ready_pp0_iter12_reg_reg                                                                                                  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590/urem_9ns_3ns_2_13_1_U234/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[0].dividend_tmp_reg[1][8]                                       | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590/urem_9ns_3ns_2_13_1_U234/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[1].dividend_tmp_reg[2][8]                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590/urem_9ns_3ns_2_13_1_U234/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[2].dividend_tmp_reg[3][8]                                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590/urem_9ns_3ns_2_13_1_U234/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[3].dividend_tmp_reg[4][8]                                       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590/urem_9ns_3ns_2_13_1_U234/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[4].dividend_tmp_reg[5][8]                                       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590/urem_9ns_3ns_2_13_1_U234/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[5].dividend_tmp_reg[6][8]                                       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590/urem_9ns_3ns_2_13_1_U234/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[6].dividend_tmp_reg[7][8]                                       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590/urem_9ns_3ns_2_13_1_U234/top_kernel_urem_9ns_3ns_2_13_1_divider_u/loop[7].dividend_tmp_reg[8][8]                                       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590/trunc_ln281_reg_1489_pp0_iter12_reg_reg[3]                                                                                             | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590/lshr_ln2_reg_1494_pp0_iter11_reg_reg[3]                                                                                                | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590/tmp_376_cast_reg_1499_pp0_iter11_reg_reg[6]                                                                                            | 9      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7_fu_590/ap_loop_exit_ready_pp0_iter13_reg_reg                                                                                                  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/select_ln230_reg_13061_pp0_iter10_reg_reg[8]                                                                          | 9      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/trunc_ln230_reg_13132_reg[1]                                                                                          | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/tmp_368_cast_reg_13081_pp0_iter13_reg_reg[6]                                                                          | 11     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_360_reg_15914_pp0_iter17_reg_reg[1] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top_kernel  | grp_top_kernel_Pipeline_VITIS_LOOP_226_3_VITIS_LOOP_230_4_VITIS_LOOP_231_5_fu_394/p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_225_reg_13290_pp0_iter17_reg_reg[4] | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[2]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                      | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_kernel_top_kernel_Pipeline_VITIS_LOOP_218_1_VITIS_LOOP_219_2 | ((A*B)')'       | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|top_kernel                                                       | (PCIN+A*B)'     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_kernel                                                       | (PCIN+A*B)'     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_kernel                                                       | (PCIN>>17+A*B)' | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_kernel                                                       | (A''*B)'        | 9      | 10     | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|top_kernel                                                       | ((A*B)')'       | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|top_kernel                                                       | A*B'            | 23     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | PCIN>>17+A*B'   | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | A*B'            | 25     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | PCIN>>17+A*B'   | 0      | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | (A*B)'          | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|top_kernel                                                       | A*B             | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | PCIN+A*B        | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | PCIN>>17+A*B    | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | A*B             | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | PCIN>>17+A*B    | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | PCIN>>17+A*B    | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel                                                       | PCIN+A*B        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_kernel_top_kernel_Pipeline_VITIS_LOOP_280_6_VITIS_LOOP_281_7 | ((A*B)')'       | 9      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+-----------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   137|
|2     |DSP_ALU         |    21|
|4     |DSP_A_B_DATA    |    21|
|7     |DSP_C_DATA      |    21|
|9     |DSP_MULTIPLIER  |    21|
|10    |DSP_M_DATA      |    21|
|12    |DSP_OUTPUT      |    21|
|14    |DSP_PREADD      |    21|
|15    |DSP_PREADD_DATA |    21|
|16    |LUT1            |    87|
|17    |LUT2            |   591|
|18    |LUT3            |  1534|
|19    |LUT4            |   916|
|20    |LUT5            |  4856|
|21    |LUT6            |  5040|
|22    |MUXF7           |   926|
|23    |MUXF8           |   288|
|24    |RAMB18E2        |    97|
|27    |RAMB36E2        |   100|
|33    |SRL16E          |   300|
|34    |FDRE            |  3434|
|35    |FDSE            |    18|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:58 ; elapsed = 00:04:08 . Memory (MB): peak = 4253.961 ; gain = 1477.840 ; free physical = 82493 ; free virtual = 177619
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:46 ; elapsed = 00:03:56 . Memory (MB): peak = 4253.961 ; gain = 1383.973 ; free physical = 82430 ; free virtual = 177556
Synthesis Optimization Complete : Time (s): cpu = 00:03:59 ; elapsed = 00:04:08 . Memory (MB): peak = 4253.961 ; gain = 1477.840 ; free physical = 82430 ; free virtual = 177556
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4253.961 ; gain = 0.000 ; free physical = 82334 ; free virtual = 177460
INFO: [Netlist 29-17] Analyzing 1372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4253.961 ; gain = 0.000 ; free physical = 81745 ; free virtual = 176882
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 21 instances

Synth Design complete | Checksum: 2ddd7521
INFO: [Common 17-83] Releasing license: Synthesis
404 Infos, 215 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:17 ; elapsed = 00:04:23 . Memory (MB): peak = 4253.961 ; gain = 2350.980 ; free physical = 81712 ; free virtual = 176849
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3186.811; main = 2971.995; forked = 214.872
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5852.199; main = 4253.965; forked = 1598.234
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4260.207 ; gain = 0.000 ; free physical = 81684 ; free virtual = 176824
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = f27d48db5ac94e34
INFO: [Coretcl 2-1174] Renamed 150 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4260.207 ; gain = 0.000 ; free physical = 81120 ; free virtual = 176280
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab2/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 21 13:05:14 2026...
