$comment
	File created using the following command:
		vcd file fulladd_clg.msim.vcd -direction
$end
$date
	Wed Sep 17 23:18:30 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module fulladd_clg_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s [3] $end
$var wire 1 & s [2] $end
$var wire 1 ' s [1] $end
$var wire 1 ( s [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 s[0]~output_o $end
$var wire 1 1 s[1]~output_o $end
$var wire 1 2 s[2]~output_o $end
$var wire 1 3 s[3]~output_o $end
$var wire 1 4 cout~output_o $end
$var wire 1 5 cin~input_o $end
$var wire 1 6 b[0]~input_o $end
$var wire 1 7 a[0]~input_o $end
$var wire 1 8 f0|s~0_combout $end
$var wire 1 9 a[1]~input_o $end
$var wire 1 : f1|s~0_combout $end
$var wire 1 ; b[1]~input_o $end
$var wire 1 < f1|s~combout $end
$var wire 1 = a[2]~input_o $end
$var wire 1 > c0|c_middle~0_combout $end
$var wire 1 ? b[2]~input_o $end
$var wire 1 @ f1|p~combout $end
$var wire 1 A c0|c_middle~1_combout $end
$var wire 1 B f2|s~combout $end
$var wire 1 C c0|c_middle~2_combout $end
$var wire 1 D a[3]~input_o $end
$var wire 1 E b[3]~input_o $end
$var wire 1 F c0|c_middle~3_combout $end
$var wire 1 G c0|c_middle[2]~4_combout $end
$var wire 1 H f3|s~combout $end
$var wire 1 I c0|cout~0_combout $end
$var wire 1 J c0|cout~1_combout $end
$var wire 1 K c0|cout~2_combout $end
$var wire 1 L c0|cout~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 !
b10 "
0#
0$
0(
1'
1&
1%
x)
0*
1+
x,
1-
1.
1/
00
11
12
13
04
05
06
07
08
09
0:
1;
1<
1=
0>
0?
1@
0A
1B
0C
1D
0E
0F
0G
1H
0I
0J
0K
0L
$end
#1000000
