#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jun 11 17:36:26 2018
# Process ID: 16340
# Current directory: C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10652 C:\Users\rinel\Desktop\computer_architecture_project\dvi_edge_detector\dvi_edge_detector.xpr
# Log file: C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/vivado.log
# Journal file: C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.xpr
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/dvi2rgb_v1_7/src/ResyncToBUFG.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/rgb2dvi_v1_2/src/SyncAsync.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/dvi2rgb_v1_7/src/dvi2rgb.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/dvi2rgb_v1_7/src/EEPROM_8b.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/rgb2dvi_v1_2/src/TMDS_Encoder.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/rgb2dvi_v1_2/src/rgb2dvi.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/dvi2rgb_v1_7/src/GlitchFilter.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/dvi2rgb_v1_7/src/ChannelBond.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/dvi2rgb_v1_7/src/InputSERDES.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/rgb2dvi_v1_2/src/ClockGen.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/rgb2dvi_v1_2/src/SyncAsyncReset.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/new/pass_through.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/dvi2rgb_v1_7/src/TMDS_Clocking.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/rgb2dvi_v1_2/src/OutputSERDES.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/dvi2rgb_v1_7/src/SyncBase.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/rgb2dvi_v1_2/src/DVI_Constants.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/dvi2rgb_v1_7/src/PhaseAlign.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/dvi2rgb_v1_7/src/DVI_Constants.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/dvi2rgb_v1_7/src/TWI_SlaveCtl.vhd C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/imports/Desktop/dvi2rgb_v1_7/src/TMDS_Decoder.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/new/edge_detector_filter.vhd w ]
add_files C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/new/edge_detector_filter.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/imports/sources_1/new/pass_through.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/imports/sources_1/new/pass_through.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIM_IN_FREQ {125.000} CONFIG.PRIMARY_PORT {sysclk} CONFIG.CLK_OUT1_PORT {RefClk200} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} CONFIG.CLKOUT1_JITTER {109.241} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.ip_user_files -ipstatic_source_dir C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.cache/compile_simlib/modelsim} {questa=C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.cache/compile_simlib/questa} {riviera=C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.cache/compile_simlib/riviera} {activehdl=C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/new/counter.vhd w ]
add_files C:/Users/rinel/Desktop/computer_architecture_project/dvi_edge_detector/dvi_edge_detector.srcs/sources_1/new/counter.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top counter [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
