#----------------------------------------------------------
# RISC-V Assembly
#----------------------------------------------------------

  #------------------------------------------------------------------
  # Test lw sw
  #------------------------------------------------------------------

  .text

_start:
  ori   x4, x0, 0xF0
   ori   x10, x0, 0x100
   ori   x11, x0, 0x200
   ori   x12, x0, 0x300
   ori   x13, x0, 0x400
   lw    x14, 0(x4)
   lw    x15, 4(x4)
   lw    x5, 8(x4)
   ori   x12, x0, 0x500
   ori   x13, x0, 0x600
   sw    x14, 0(x10)
   sw    x15, 4(x10)
   sw    x5, 8(x10)
   ebreak      # that's all

  .org   0x00F0
  .word   0x7337
  .word   0x2701
  .word   0x1337
