

================================================================
== Vivado HLS Report for 'subconv_1x1_32_p'
================================================================
* Date:           Fri Dec 21 18:30:01 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  272456|  272456|  272456|  272456|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |   24577|   24577|         3|          1|          1|  24576|    yes   |
        |- Loop 2         |  223296|  223296|      6978|          -|          -|     32|    no    |
        | + Loop 2.1      |    6976|    6976|       218|          -|          -|     32|    no    |
        |  ++ Loop 2.1.1  |     216|     216|         9|          -|          -|     24|    no    |
        |- Loop 3         |   24578|   24578|         4|          1|          1|  24576|    yes   |
        +-----------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 1, D = 4, States = { 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond25)
	17  / (exitcond25)
7 --> 
	8  / (!exitcond26)
	6  / (exitcond26)
8 --> 
	9  / (!exitcond28)
	7  / (exitcond28)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	8  / true
17 --> 
	21  / (exitcond_flatten6)
	18  / (!exitcond_flatten6)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	17  / true
21 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_22 (51)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:161
:0  br label %.preheader66


 <State 2>: 5.01ns
ST_2: indvar_flatten1 (53)  [1/1] 0.00ns
.preheader66:0  %indvar_flatten1 = phi i15 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

ST_2: co (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:161
.preheader66:1  %co = phi i5 [ 0, %0 ], [ %co_cast_mid2_v, %1 ]

ST_2: indvar_flatten (55)  [1/1] 0.00ns
.preheader66:2  %indvar_flatten = phi i12 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

ST_2: h (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:162
.preheader66:3  %h = phi i6 [ 1, %0 ], [ %h_cast_mid2, %1 ]

ST_2: w (57)  [1/1] 0.00ns
.preheader66:4  %w = phi i6 [ 1, %0 ], [ %w_22, %1 ]

ST_2: exitcond_flatten (58)  [1/1] 3.02ns
.preheader66:5  %exitcond_flatten = icmp eq i15 %indvar_flatten1, -8192

ST_2: indvar_flatten_next1 (59)  [1/1] 2.35ns
.preheader66:6  %indvar_flatten_next1 = add i15 %indvar_flatten1, 1

ST_2: StgValue_30 (60)  [1/1] 0.00ns
.preheader66:7  br i1 %exitcond_flatten, label %.preheader65.preheader, label %.preheader67.preheader

ST_2: exitcond_flatten5 (64)  [1/1] 2.94ns
.preheader67.preheader:2  %exitcond_flatten5 = icmp eq i12 %indvar_flatten, 1024

ST_2: indvar_flatten_op (187)  [1/1] 2.33ns
:2  %indvar_flatten_op = add i12 %indvar_flatten, 1

ST_2: indvar_flatten_next (188)  [1/1] 2.07ns
:3  %indvar_flatten_next = select i1 %exitcond_flatten5, i12 1, i12 %indvar_flatten_op


 <State 3>: 8.28ns
ST_3: co_17 (62)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:161
.preheader67.preheader:0  %co_17 = add i5 %co, 1

ST_3: h_mid (65)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:162
.preheader67.preheader:3  %h_mid = select i1 %exitcond_flatten5, i6 1, i6 %h

ST_3: co_cast_mid2_v (66)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:161
.preheader67.preheader:4  %co_cast_mid2_v = select i1 %exitcond_flatten5, i5 %co_17, i5 %co

ST_3: co_cast_mid2 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:161
.preheader67.preheader:5  %co_cast_mid2 = zext i5 %co_cast_mid2_v to i32

ST_3: not_exitcond_flatten (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:163 (grouped into LUT with out node exitcond42_mid)
.preheader67.preheader:6  %not_exitcond_flatten = xor i1 %exitcond_flatten5, true

ST_3: exitcond (69)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:163
.preheader67.preheader:7  %exitcond = icmp eq i6 %w, -31

ST_3: exitcond42_mid (70)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:163 (out node of the LUT)
.preheader67.preheader:8  %exitcond42_mid = and i1 %exitcond, %not_exitcond_flatten

ST_3: h_19 (71)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:162
.preheader67.preheader:9  %h_19 = add i6 %h_mid, 1

ST_3: tmp_381 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:163 (grouped into LUT with out node w_mid2)
.preheader67.preheader:10  %tmp_381 = or i1 %exitcond42_mid, %exitcond_flatten5

ST_3: w_mid2 (73)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:163 (out node of the LUT)
.preheader67.preheader:11  %w_mid2 = select i1 %tmp_381, i6 1, i6 %w

ST_3: h_cast_mid2 (74)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:162
.preheader67.preheader:12  %h_cast_mid2 = select i1 %exitcond42_mid, i6 %h_19, i6 %h_mid

ST_3: bias_V_addr (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:47  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

ST_3: bias_V_load (110)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:48  %bias_V_load = load i8* %bias_V_addr, align 1

ST_3: StgValue_47 (111)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:49  switch i5 %co_cast_mid2_v, label %branch47 [
    i5 0, label %branch24
    i5 1, label %branch25
    i5 2, label %branch26
    i5 3, label %branch27
    i5 4, label %branch28
    i5 5, label %branch29
    i5 6, label %branch30
    i5 7, label %branch31
    i5 8, label %branch32
    i5 9, label %branch33
    i5 10, label %branch34
    i5 11, label %branch35
    i5 12, label %branch36
    i5 13, label %branch37
    i5 14, label %branch38
    i5 15, label %branch39
    i5 -16, label %branch40
    i5 -15, label %branch41
    i5 -14, label %branch42
    i5 -13, label %branch43
    i5 -12, label %branch44
    i5 -11, label %branch45
    i5 -10, label %branch46
  ]


 <State 4>: 7.04ns
ST_4: empty_343 (63)  [1/1] 0.00ns
.preheader67.preheader:1  %empty_343 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24576, i64 24576, i64 24576)

ST_4: tmp (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:162
.preheader67.preheader:13  %tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %h_cast_mid2, i5 0)

ST_4: p_shl_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:162
.preheader67.preheader:14  %p_shl_cast = zext i11 %tmp to i12

ST_4: tmp_1526 (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:162
.preheader67.preheader:15  %tmp_1526 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %h_cast_mid2, i1 false)

ST_4: p_shl1_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:16  %p_shl1_cast = zext i7 %tmp_1526 to i12

ST_4: tmp_382 (79)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:17  %tmp_382 = add i12 %p_shl_cast, %p_shl1_cast

ST_4: w_cast_cast (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:18  %w_cast_cast = zext i6 %w_mid2 to i12

ST_4: tmp_383 (81)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:19  %tmp_383 = add i12 %w_cast_cast, %tmp_382

ST_4: tmp_407_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:20  %tmp_407_cast = zext i12 %tmp_383 to i32

ST_4: ShuffleConvs_0_Downs (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:21  %ShuffleConvs_0_Downs = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_3, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_72 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:22  %ShuffleConvs_0_Downs_72 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_8, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_73 (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:23  %ShuffleConvs_0_Downs_73 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_15, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_74 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:24  %ShuffleConvs_0_Downs_74 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_23, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_75 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:25  %ShuffleConvs_0_Downs_75 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_16, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_76 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:26  %ShuffleConvs_0_Downs_76 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_18, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_77 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:27  %ShuffleConvs_0_Downs_77 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_2, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_78 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:28  %ShuffleConvs_0_Downs_78 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_17, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_79 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:29  %ShuffleConvs_0_Downs_79 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_19, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_80 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:30  %ShuffleConvs_0_Downs_80 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_5, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_81 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:31  %ShuffleConvs_0_Downs_81 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_6, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_82 (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:32  %ShuffleConvs_0_Downs_82 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_7, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_83 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:33  %ShuffleConvs_0_Downs_83 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_20, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_84 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:34  %ShuffleConvs_0_Downs_84 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_22, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_85 (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:35  %ShuffleConvs_0_Downs_85 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_12, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_86 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:36  %ShuffleConvs_0_Downs_86 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_10, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_87 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:37  %ShuffleConvs_0_Downs_87 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_21, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_88 (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:38  %ShuffleConvs_0_Downs_88 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_11, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_89 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:39  %ShuffleConvs_0_Downs_89 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_1, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_90 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:40  %ShuffleConvs_0_Downs_90 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_14, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_91 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:41  %ShuffleConvs_0_Downs_91 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_13, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_92 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:42  %ShuffleConvs_0_Downs_92 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_9, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_93 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:43  %ShuffleConvs_0_Downs_93 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs, i32 0, i32 %tmp_407_cast

ST_4: ShuffleConvs_0_Downs_94 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:44  %ShuffleConvs_0_Downs_94 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_4, i32 0, i32 %tmp_407_cast

ST_4: tmp_21 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:163
.preheader67.preheader:45  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_4: StgValue_82 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:164
.preheader67.preheader:46  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_4: bias_V_load (110)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:165
.preheader67.preheader:48  %bias_V_load = load i8* %bias_V_addr, align 1

ST_4: StgValue_84 (113)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch46:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_72, align 1

ST_4: StgValue_85 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch46:1  br label %1

ST_4: StgValue_86 (116)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch45:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_92, align 1

ST_4: StgValue_87 (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch45:1  br label %1

ST_4: StgValue_88 (119)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch44:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_86, align 1

ST_4: StgValue_89 (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch44:1  br label %1

ST_4: StgValue_90 (122)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch43:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_85, align 1

ST_4: StgValue_91 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch43:1  br label %1

ST_4: StgValue_92 (125)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch42:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_91, align 1

ST_4: StgValue_93 (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch42:1  br label %1

ST_4: StgValue_94 (128)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch41:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_90, align 1

ST_4: StgValue_95 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch41:1  br label %1

ST_4: StgValue_96 (131)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch40:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_73, align 1

ST_4: StgValue_97 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch40:1  br label %1

ST_4: StgValue_98 (134)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch39:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_75, align 1

ST_4: StgValue_99 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch39:1  br label %1

ST_4: StgValue_100 (137)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch38:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_78, align 1

ST_4: StgValue_101 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch38:1  br label %1

ST_4: StgValue_102 (140)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch37:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_76, align 1

ST_4: StgValue_103 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch37:1  br label %1

ST_4: StgValue_104 (143)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch36:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_79, align 1

ST_4: StgValue_105 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch36:1  br label %1

ST_4: StgValue_106 (146)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch35:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_83, align 1

ST_4: StgValue_107 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch35:1  br label %1

ST_4: StgValue_108 (149)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch34:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_87, align 1

ST_4: StgValue_109 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch34:1  br label %1

ST_4: StgValue_110 (152)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch33:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_93, align 1

ST_4: StgValue_111 (153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch33:1  br label %1

ST_4: StgValue_112 (155)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch32:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_89, align 1

ST_4: StgValue_113 (156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch32:1  br label %1

ST_4: StgValue_114 (158)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch31:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_77, align 1

ST_4: StgValue_115 (159)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch31:1  br label %1

ST_4: StgValue_116 (161)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch30:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs, align 1

ST_4: StgValue_117 (162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch30:1  br label %1

ST_4: StgValue_118 (164)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch29:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_94, align 1

ST_4: StgValue_119 (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch29:1  br label %1

ST_4: StgValue_120 (167)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch28:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_80, align 1

ST_4: StgValue_121 (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch28:1  br label %1

ST_4: StgValue_122 (170)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch27:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_81, align 1

ST_4: StgValue_123 (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch27:1  br label %1

ST_4: StgValue_124 (173)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch26:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_88, align 1

ST_4: StgValue_125 (174)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch26:1  br label %1

ST_4: StgValue_126 (176)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch25:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_84, align 1

ST_4: StgValue_127 (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch25:1  br label %1

ST_4: StgValue_128 (179)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch24:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_74, align 1

ST_4: StgValue_129 (180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch24:1  br label %1

ST_4: StgValue_130 (182)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:165
branch47:0  store i8 %bias_V_load, i8* %ShuffleConvs_0_Downs_82, align 1

ST_4: StgValue_131 (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:165
branch47:1  br label %1

ST_4: empty (185)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:166
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_21)

ST_4: w_22 (186)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:163
:1  %w_22 = add i6 %w_mid2, 1

ST_4: StgValue_134 (189)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:163
:4  br label %.preheader66


 <State 5>: 1.59ns
ST_5: StgValue_135 (191)  [1/1] 1.59ns
.preheader65.preheader:0  br label %.preheader65


 <State 6>: 3.88ns
ST_6: h1 (193)  [1/1] 0.00ns
.preheader65:0  %h1 = phi i6 [ %h_8, %3 ], [ 1, %.preheader65.preheader ]

ST_6: h1_cast_cast (194)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader65:1  %h1_cast_cast = zext i6 %h1 to i11

ST_6: tmp_384 (195)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader65:2  %tmp_384 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %h1, i5 0)

ST_6: p_shl2_cast (196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader65:3  %p_shl2_cast = zext i11 %tmp_384 to i12

ST_6: tmp_385 (197)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader65:4  %tmp_385 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %h1, i1 false)

ST_6: p_shl3_cast (198)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader65:5  %p_shl3_cast = zext i7 %tmp_385 to i12

ST_6: tmp_386 (199)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader65:6  %tmp_386 = add i12 %p_shl3_cast, %p_shl2_cast

ST_6: exitcond25 (200)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader65:7  %exitcond25 = icmp eq i6 %h1, -31

ST_6: empty_344 (201)  [1/1] 0.00ns
.preheader65:8  %empty_344 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_6: StgValue_145 (202)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader65:9  br i1 %exitcond25, label %.preheader.preheader, label %.preheader64.preheader

ST_6: StgValue_146 (204)  [1/1] 1.59ns
.preheader64.preheader:0  br label %.preheader64

ST_6: StgValue_147 (1314)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:231
.preheader.preheader:0  br label %.preheader


 <State 7>: 3.88ns
ST_7: w2 (206)  [1/1] 0.00ns
.preheader64:0  %w2 = phi i6 [ %w_23, %2 ], [ 1, %.preheader64.preheader ]

ST_7: w2_cast_cast8 (207)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:213
.preheader64:1  %w2_cast_cast8 = zext i6 %w2 to i16

ST_7: w2_cast_cast (208)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:213
.preheader64:2  %w2_cast_cast = zext i6 %w2 to i12

ST_7: tmp_387 (209)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:3  %tmp_387 = add i12 %tmp_386, %w2_cast_cast

ST_7: tmp_411_cast (210)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:4  %tmp_411_cast = zext i12 %tmp_387 to i32

ST_7: ShuffleConvs_0_Downs_95 (211)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:5  %ShuffleConvs_0_Downs_95 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_3, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_96 (212)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:6  %ShuffleConvs_0_Downs_96 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_8, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_97 (213)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:7  %ShuffleConvs_0_Downs_97 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_15, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_98 (214)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:8  %ShuffleConvs_0_Downs_98 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_23, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_99 (215)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:9  %ShuffleConvs_0_Downs_99 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_16, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_100 (216)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:10  %ShuffleConvs_0_Downs_100 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_18, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_101 (217)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:11  %ShuffleConvs_0_Downs_101 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_2, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_102 (218)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:12  %ShuffleConvs_0_Downs_102 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_17, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_103 (219)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:13  %ShuffleConvs_0_Downs_103 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_19, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_104 (220)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:14  %ShuffleConvs_0_Downs_104 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_5, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_105 (221)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:15  %ShuffleConvs_0_Downs_105 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_6, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_106 (222)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:16  %ShuffleConvs_0_Downs_106 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_7, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_107 (223)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:17  %ShuffleConvs_0_Downs_107 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_20, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_108 (224)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:18  %ShuffleConvs_0_Downs_108 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_22, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_109 (225)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:19  %ShuffleConvs_0_Downs_109 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_12, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_110 (226)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:20  %ShuffleConvs_0_Downs_110 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_10, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_111 (227)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:21  %ShuffleConvs_0_Downs_111 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_21, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_112 (228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:22  %ShuffleConvs_0_Downs_112 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_11, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_113 (229)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:23  %ShuffleConvs_0_Downs_113 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_1, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_114 (230)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:24  %ShuffleConvs_0_Downs_114 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_14, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_115 (231)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:25  %ShuffleConvs_0_Downs_115 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_13, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_116 (232)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:26  %ShuffleConvs_0_Downs_116 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_9, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_117 (233)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:27  %ShuffleConvs_0_Downs_117 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs, i32 0, i32 %tmp_411_cast

ST_7: ShuffleConvs_0_Downs_118 (234)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
.preheader64:28  %ShuffleConvs_0_Downs_118 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_4, i32 0, i32 %tmp_411_cast

ST_7: exitcond26 (235)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:213
.preheader64:29  %exitcond26 = icmp eq i6 %w2, -31

ST_7: empty_345 (236)  [1/1] 0.00ns
.preheader64:30  %empty_345 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_7: StgValue_179 (237)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:213
.preheader64:31  br i1 %exitcond26, label %3, label %.preheader63.preheader

ST_7: StgValue_180 (239)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63.preheader:0  br label %.preheader63

ST_7: h_8 (1311)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:212
:0  %h_8 = add i6 %h1, 1

ST_7: StgValue_182 (1312)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:212
:1  br label %.preheader65


 <State 8>: 7.66ns
ST_8: ci (241)  [1/1] 0.00ns
.preheader63:0  %ci = phi i5 [ %ci_8, %.preheader62.preheader_ifconv ], [ 0, %.preheader63.preheader ]

ST_8: ci_cast (242)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:1  %ci_cast = zext i5 %ci to i32

ST_8: tmp_391 (243)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:2  %tmp_391 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %ci, i5 0)

ST_8: p_shl6_cast (244)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:3  %p_shl6_cast = zext i10 %tmp_391 to i11

ST_8: tmp_392 (245)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:4  %tmp_392 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %ci, i1 false)

ST_8: p_shl7_cast (246)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader63:5  %p_shl7_cast = zext i6 %tmp_392 to i11

ST_8: tmp_393 (247)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader63:6  %tmp_393 = add i11 %p_shl6_cast, %p_shl7_cast

ST_8: tmp_394 (248)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader63:7  %tmp_394 = add i11 %h1_cast_cast, %tmp_393

ST_8: p_shl4_cast (249)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader63:8  %p_shl4_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_394, i5 0)

ST_8: tmp_1530 (250)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader63:9  %tmp_1530 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_394, i1 false)

ST_8: p_shl5_cast (251)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader63:10  %p_shl5_cast = zext i12 %tmp_1530 to i16

ST_8: tmp_395 (252)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader63:11  %tmp_395 = add i16 %p_shl4_cast, %p_shl5_cast

ST_8: tmp_396 (253)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader63:12  %tmp_396 = add i16 %w2_cast_cast8, %tmp_395

ST_8: tmp_424_cast (254)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader63:13  %tmp_424_cast = zext i16 %tmp_396 to i32

ST_8: input_V_addr (255)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader63:14  %input_V_addr = getelementptr [27744 x i8]* %input_V, i32 0, i32 %tmp_424_cast

ST_8: weight_0_V_addr (256)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:15  %weight_0_V_addr = getelementptr [24 x i8]* %weight_0_V, i32 0, i32 %ci_cast

ST_8: weight_1_V_addr (257)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:16  %weight_1_V_addr = getelementptr [24 x i8]* %weight_1_V, i32 0, i32 %ci_cast

ST_8: weight_2_V_addr (258)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:17  %weight_2_V_addr = getelementptr [24 x i8]* %weight_2_V, i32 0, i32 %ci_cast

ST_8: weight_3_V_addr (259)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:18  %weight_3_V_addr = getelementptr [24 x i8]* %weight_3_V, i32 0, i32 %ci_cast

ST_8: weight_4_V_addr (260)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:19  %weight_4_V_addr = getelementptr [24 x i8]* %weight_4_V, i32 0, i32 %ci_cast

ST_8: weight_5_V_addr (261)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:20  %weight_5_V_addr = getelementptr [24 x i8]* %weight_5_V, i32 0, i32 %ci_cast

ST_8: weight_6_V_addr (262)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:21  %weight_6_V_addr = getelementptr [24 x i8]* %weight_6_V, i32 0, i32 %ci_cast

ST_8: weight_7_V_addr (263)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:22  %weight_7_V_addr = getelementptr [24 x i8]* %weight_7_V, i32 0, i32 %ci_cast

ST_8: weight_8_V_addr (264)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:23  %weight_8_V_addr = getelementptr [24 x i8]* %weight_8_V, i32 0, i32 %ci_cast

ST_8: weight_9_V_addr (265)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:24  %weight_9_V_addr = getelementptr [24 x i8]* %weight_9_V, i32 0, i32 %ci_cast

ST_8: weight_10_V_addr (266)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:25  %weight_10_V_addr = getelementptr [24 x i8]* %weight_10_V, i32 0, i32 %ci_cast

ST_8: weight_11_V_addr (267)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:26  %weight_11_V_addr = getelementptr [24 x i8]* %weight_11_V, i32 0, i32 %ci_cast

ST_8: weight_12_V_addr (268)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:27  %weight_12_V_addr = getelementptr [24 x i8]* %weight_12_V, i32 0, i32 %ci_cast

ST_8: weight_13_V_addr (269)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:28  %weight_13_V_addr = getelementptr [24 x i8]* %weight_13_V, i32 0, i32 %ci_cast

ST_8: weight_14_V_addr (270)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:29  %weight_14_V_addr = getelementptr [24 x i8]* %weight_14_V, i32 0, i32 %ci_cast

ST_8: weight_15_V_addr (271)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:30  %weight_15_V_addr = getelementptr [24 x i8]* %weight_15_V, i32 0, i32 %ci_cast

ST_8: weight_16_V_addr (272)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:31  %weight_16_V_addr = getelementptr [24 x i8]* %weight_16_V, i32 0, i32 %ci_cast

ST_8: weight_17_V_addr (273)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:32  %weight_17_V_addr = getelementptr [24 x i8]* %weight_17_V, i32 0, i32 %ci_cast

ST_8: weight_18_V_addr (274)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:33  %weight_18_V_addr = getelementptr [24 x i8]* %weight_18_V, i32 0, i32 %ci_cast

ST_8: weight_19_V_addr (275)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:34  %weight_19_V_addr = getelementptr [24 x i8]* %weight_19_V, i32 0, i32 %ci_cast

ST_8: weight_20_V_addr (276)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:35  %weight_20_V_addr = getelementptr [24 x i8]* %weight_20_V, i32 0, i32 %ci_cast

ST_8: weight_21_V_addr (277)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:36  %weight_21_V_addr = getelementptr [24 x i8]* %weight_21_V, i32 0, i32 %ci_cast

ST_8: weight_22_V_addr (278)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:37  %weight_22_V_addr = getelementptr [24 x i8]* %weight_22_V, i32 0, i32 %ci_cast

ST_8: weight_23_V_addr (279)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:38  %weight_23_V_addr = getelementptr [24 x i8]* %weight_23_V, i32 0, i32 %ci_cast

ST_8: exitcond28 (280)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:39  %exitcond28 = icmp eq i5 %ci, -8

ST_8: empty_346 (281)  [1/1] 0.00ns
.preheader63:40  %empty_346 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_8: ci_8 (282)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:41  %ci_8 = add i5 %ci, 1

ST_8: StgValue_225 (283)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader63:42  br i1 %exitcond28, label %2, label %.preheader62.preheader_ifconv

ST_8: w_23 (1308)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:213
:0  %w_23 = add i6 %w2, 1

ST_8: StgValue_227 (1309)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:213
:1  br label %.preheader64


 <State 9>: 3.25ns
ST_9: weight_0_V_load (285)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

ST_9: weight_12_V_load (286)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:1  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

ST_9: input_V_load (287)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

ST_9: weight_1_V_load (371)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:86  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

ST_9: weight_13_V_load (372)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:87  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

ST_9: weight_2_V_load (456)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:171  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

ST_9: weight_14_V_load (457)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:172  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

ST_9: weight_3_V_load (541)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:256  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

ST_9: weight_15_V_load (542)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:257  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

ST_9: weight_4_V_load (626)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:341  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

ST_9: weight_16_V_load (627)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:342  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

ST_9: weight_5_V_load (711)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:426  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

ST_9: weight_17_V_load (712)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:427  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

ST_9: weight_6_V_load (796)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:511  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

ST_9: weight_18_V_load (797)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:512  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

ST_9: weight_7_V_load (881)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:596  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

ST_9: weight_19_V_load (882)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:597  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

ST_9: weight_8_V_load (966)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:681  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

ST_9: weight_20_V_load (967)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:682  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

ST_9: weight_9_V_load (1051)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:766  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

ST_9: weight_21_V_load (1052)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:767  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

ST_9: weight_10_V_load (1136)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:851  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

ST_9: weight_22_V_load (1137)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:852  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

ST_9: weight_11_V_load (1221)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:936  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

ST_9: weight_23_V_load (1222)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:937  %weight_23_V_load = load i8* %weight_23_V_addr, align 1


 <State 10>: 8.67ns
ST_10: weight_0_V_load (285)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

ST_10: weight_12_V_load (286)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:1  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

ST_10: input_V_load (287)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

ST_10: MUL_DP_ret81 (288)  [4/4] 5.41ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:3  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %input_V_load)

ST_10: weight_1_V_load (371)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:86  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

ST_10: weight_13_V_load (372)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:87  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

ST_10: MUL_DP_ret82 (373)  [4/4] 5.41ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:88  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %input_V_load)

ST_10: weight_2_V_load (456)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:171  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

ST_10: weight_14_V_load (457)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:172  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

ST_10: MUL_DP_ret83 (458)  [4/4] 5.41ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:173  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %input_V_load)

ST_10: weight_3_V_load (541)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:256  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

ST_10: weight_15_V_load (542)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:257  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

ST_10: MUL_DP_ret84 (543)  [4/4] 5.41ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:258  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %input_V_load)

ST_10: weight_4_V_load (626)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:341  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

ST_10: weight_16_V_load (627)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:342  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

ST_10: MUL_DP_ret85 (628)  [4/4] 5.41ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:343  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %input_V_load)

ST_10: weight_5_V_load (711)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:426  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

ST_10: weight_17_V_load (712)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:427  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

ST_10: MUL_DP_ret86 (713)  [4/4] 5.41ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:428  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %input_V_load)

ST_10: weight_6_V_load (796)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:511  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

ST_10: weight_18_V_load (797)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:512  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

ST_10: MUL_DP_ret87 (798)  [4/4] 5.41ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:513  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %input_V_load)

ST_10: weight_7_V_load (881)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:596  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

ST_10: weight_19_V_load (882)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:597  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

ST_10: MUL_DP_ret88 (883)  [4/4] 5.41ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:598  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %input_V_load)

ST_10: weight_8_V_load (966)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:681  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

ST_10: weight_20_V_load (967)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:682  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

ST_10: MUL_DP_ret89 (968)  [4/4] 5.41ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:683  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %input_V_load)

ST_10: weight_9_V_load (1051)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:766  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

ST_10: weight_21_V_load (1052)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:767  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

ST_10: MUL_DP_ret90 (1053)  [4/4] 5.41ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:768  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %input_V_load)

ST_10: weight_10_V_load (1136)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:851  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

ST_10: weight_22_V_load (1137)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:852  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

ST_10: MUL_DP_ret91 (1138)  [4/4] 5.41ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:853  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %input_V_load)

ST_10: weight_11_V_load (1221)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:936  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

ST_10: weight_23_V_load (1222)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:937  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

ST_10: MUL_DP_ret (1223)  [4/4] 5.41ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %input_V_load)


 <State 11>: 8.75ns
ST_11: MUL_DP_ret81 (288)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:3  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %input_V_load)

ST_11: MUL_DP_ret82 (373)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:88  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %input_V_load)

ST_11: MUL_DP_ret83 (458)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:173  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %input_V_load)

ST_11: MUL_DP_ret84 (543)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:258  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %input_V_load)

ST_11: MUL_DP_ret85 (628)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:343  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %input_V_load)

ST_11: MUL_DP_ret86 (713)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:428  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %input_V_load)

ST_11: MUL_DP_ret87 (798)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:513  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %input_V_load)

ST_11: MUL_DP_ret88 (883)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:598  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %input_V_load)

ST_11: MUL_DP_ret89 (968)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:683  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %input_V_load)

ST_11: MUL_DP_ret90 (1053)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:768  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %input_V_load)

ST_11: MUL_DP_ret91 (1138)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:853  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %input_V_load)

ST_11: MUL_DP_ret (1223)  [3/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %input_V_load)


 <State 12>: 8.75ns
ST_12: MUL_DP_ret81 (288)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:3  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %input_V_load)

ST_12: ShuffleConvs_0_Downs_119 (291)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:6  %ShuffleConvs_0_Downs_119 = load i8* %ShuffleConvs_0_Downs_98, align 1

ST_12: ShuffleConvs_0_Downs_120 (331)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:46  %ShuffleConvs_0_Downs_120 = load i8* %ShuffleConvs_0_Downs_103, align 1

ST_12: MUL_DP_ret82 (373)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:88  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %input_V_load)

ST_12: ShuffleConvs_0_Downs_121 (376)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:91  %ShuffleConvs_0_Downs_121 = load i8* %ShuffleConvs_0_Downs_108, align 1

ST_12: ShuffleConvs_0_Downs_122 (416)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:131  %ShuffleConvs_0_Downs_122 = load i8* %ShuffleConvs_0_Downs_100, align 1

ST_12: MUL_DP_ret83 (458)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:173  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %input_V_load)

ST_12: ShuffleConvs_0_Downs_123 (461)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:176  %ShuffleConvs_0_Downs_123 = load i8* %ShuffleConvs_0_Downs_112, align 1

ST_12: ShuffleConvs_0_Downs_124 (501)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:216  %ShuffleConvs_0_Downs_124 = load i8* %ShuffleConvs_0_Downs_102, align 1

ST_12: MUL_DP_ret84 (543)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:258  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %input_V_load)

ST_12: ShuffleConvs_0_Downs_125 (546)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:261  %ShuffleConvs_0_Downs_125 = load i8* %ShuffleConvs_0_Downs_105, align 1

ST_12: ShuffleConvs_0_Downs_126 (586)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:301  %ShuffleConvs_0_Downs_126 = load i8* %ShuffleConvs_0_Downs_99, align 1

ST_12: MUL_DP_ret85 (628)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:343  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %input_V_load)

ST_12: ShuffleConvs_0_Downs_127 (631)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:346  %ShuffleConvs_0_Downs_127 = load i8* %ShuffleConvs_0_Downs_104, align 1

ST_12: ShuffleConvs_0_Downs_128 (671)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:386  %ShuffleConvs_0_Downs_128 = load i8* %ShuffleConvs_0_Downs_97, align 1

ST_12: MUL_DP_ret86 (713)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:428  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %input_V_load)

ST_12: ShuffleConvs_0_Downs_129 (716)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:431  %ShuffleConvs_0_Downs_129 = load i8* %ShuffleConvs_0_Downs_118, align 1

ST_12: ShuffleConvs_0_Downs_130 (756)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:471  %ShuffleConvs_0_Downs_130 = load i8* %ShuffleConvs_0_Downs_114, align 1

ST_12: MUL_DP_ret87 (798)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:513  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %input_V_load)

ST_12: ShuffleConvs_0_Downs_131 (801)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:516  %ShuffleConvs_0_Downs_131 = load i8* %ShuffleConvs_0_Downs_95, align 1

ST_12: ShuffleConvs_0_Downs_132 (841)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:556  %ShuffleConvs_0_Downs_132 = load i8* %ShuffleConvs_0_Downs_115, align 1

ST_12: MUL_DP_ret88 (883)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:598  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %input_V_load)

ST_12: ShuffleConvs_0_Downs_133 (886)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:601  %ShuffleConvs_0_Downs_133 = load i8* %ShuffleConvs_0_Downs_101, align 1

ST_12: ShuffleConvs_0_Downs_134 (926)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:641  %ShuffleConvs_0_Downs_134 = load i8* %ShuffleConvs_0_Downs_109, align 1

ST_12: MUL_DP_ret89 (968)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:683  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %input_V_load)

ST_12: ShuffleConvs_0_Downs_135 (971)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:686  %ShuffleConvs_0_Downs_135 = load i8* %ShuffleConvs_0_Downs_113, align 1

ST_12: ShuffleConvs_0_Downs_136 (1011)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:726  %ShuffleConvs_0_Downs_136 = load i8* %ShuffleConvs_0_Downs_110, align 1

ST_12: MUL_DP_ret90 (1053)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:768  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %input_V_load)

ST_12: ShuffleConvs_0_Downs_137 (1056)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:771  %ShuffleConvs_0_Downs_137 = load i8* %ShuffleConvs_0_Downs_117, align 1

ST_12: ShuffleConvs_0_Downs_138 (1096)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:811  %ShuffleConvs_0_Downs_138 = load i8* %ShuffleConvs_0_Downs_116, align 1

ST_12: MUL_DP_ret91 (1138)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:853  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %input_V_load)

ST_12: ShuffleConvs_0_Downs_139 (1141)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:856  %ShuffleConvs_0_Downs_139 = load i8* %ShuffleConvs_0_Downs_111, align 1

ST_12: ShuffleConvs_0_Downs_140 (1181)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:896  %ShuffleConvs_0_Downs_140 = load i8* %ShuffleConvs_0_Downs_96, align 1

ST_12: MUL_DP_ret (1223)  [2/4] 8.75ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %input_V_load)

ST_12: ShuffleConvs_0_Downs_141 (1226)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:941  %ShuffleConvs_0_Downs_141 = load i8* %ShuffleConvs_0_Downs_107, align 1

ST_12: ShuffleConvs_0_Downs_142 (1266)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:981  %ShuffleConvs_0_Downs_142 = load i8* %ShuffleConvs_0_Downs_106, align 1


 <State 13>: 3.25ns
ST_13: MUL_DP_ret81 (288)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:3  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %input_V_load)

ST_13: rr_0_V (289)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret81, 0

ST_13: rr_1_V (290)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret81, 1

ST_13: ShuffleConvs_0_Downs_119 (291)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:6  %ShuffleConvs_0_Downs_119 = load i8* %ShuffleConvs_0_Downs_98, align 1

ST_13: tmp_1532 (298)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:13  %tmp_1532 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V, i32 5)

ST_13: ShuffleConvs_0_Downs_120 (331)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:46  %ShuffleConvs_0_Downs_120 = load i8* %ShuffleConvs_0_Downs_103, align 1

ST_13: tmp_1537 (338)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:53  %tmp_1537 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V, i32 5)

ST_13: MUL_DP_ret82 (373)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:88  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %input_V_load)

ST_13: rr_0_V_118 (374)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:89  %rr_0_V_118 = extractvalue { i16, i16 } %MUL_DP_ret82, 0

ST_13: rr_1_V_118 (375)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:90  %rr_1_V_118 = extractvalue { i16, i16 } %MUL_DP_ret82, 1

ST_13: ShuffleConvs_0_Downs_121 (376)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:91  %ShuffleConvs_0_Downs_121 = load i8* %ShuffleConvs_0_Downs_108, align 1

ST_13: tmp_1542 (383)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:98  %tmp_1542 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_118, i32 5)

ST_13: ShuffleConvs_0_Downs_122 (416)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:131  %ShuffleConvs_0_Downs_122 = load i8* %ShuffleConvs_0_Downs_100, align 1

ST_13: tmp_1547 (423)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:138  %tmp_1547 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_118, i32 5)

ST_13: MUL_DP_ret83 (458)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:173  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %input_V_load)

ST_13: rr_0_V_119 (459)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:174  %rr_0_V_119 = extractvalue { i16, i16 } %MUL_DP_ret83, 0

ST_13: rr_1_V_119 (460)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:175  %rr_1_V_119 = extractvalue { i16, i16 } %MUL_DP_ret83, 1

ST_13: ShuffleConvs_0_Downs_123 (461)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:176  %ShuffleConvs_0_Downs_123 = load i8* %ShuffleConvs_0_Downs_112, align 1

ST_13: tmp_1552 (468)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:183  %tmp_1552 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_119, i32 5)

ST_13: ShuffleConvs_0_Downs_124 (501)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:216  %ShuffleConvs_0_Downs_124 = load i8* %ShuffleConvs_0_Downs_102, align 1

ST_13: tmp_1557 (508)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:223  %tmp_1557 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_119, i32 5)

ST_13: MUL_DP_ret84 (543)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:258  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %input_V_load)

ST_13: rr_0_V_120 (544)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:259  %rr_0_V_120 = extractvalue { i16, i16 } %MUL_DP_ret84, 0

ST_13: rr_1_V_120 (545)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:260  %rr_1_V_120 = extractvalue { i16, i16 } %MUL_DP_ret84, 1

ST_13: ShuffleConvs_0_Downs_125 (546)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:261  %ShuffleConvs_0_Downs_125 = load i8* %ShuffleConvs_0_Downs_105, align 1

ST_13: tmp_1562 (553)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:268  %tmp_1562 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_120, i32 5)

ST_13: ShuffleConvs_0_Downs_126 (586)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:301  %ShuffleConvs_0_Downs_126 = load i8* %ShuffleConvs_0_Downs_99, align 1

ST_13: tmp_1567 (593)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:308  %tmp_1567 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_120, i32 5)

ST_13: MUL_DP_ret85 (628)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:343  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %input_V_load)

ST_13: rr_0_V_121 (629)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:344  %rr_0_V_121 = extractvalue { i16, i16 } %MUL_DP_ret85, 0

ST_13: rr_1_V_121 (630)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:345  %rr_1_V_121 = extractvalue { i16, i16 } %MUL_DP_ret85, 1

ST_13: ShuffleConvs_0_Downs_127 (631)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:346  %ShuffleConvs_0_Downs_127 = load i8* %ShuffleConvs_0_Downs_104, align 1

ST_13: tmp_1572 (638)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:353  %tmp_1572 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_121, i32 5)

ST_13: ShuffleConvs_0_Downs_128 (671)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:386  %ShuffleConvs_0_Downs_128 = load i8* %ShuffleConvs_0_Downs_97, align 1

ST_13: tmp_1577 (678)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:393  %tmp_1577 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_121, i32 5)

ST_13: MUL_DP_ret86 (713)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:428  %MUL_DP_ret86 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %input_V_load)

ST_13: rr_0_V_122 (714)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:429  %rr_0_V_122 = extractvalue { i16, i16 } %MUL_DP_ret86, 0

ST_13: rr_1_V_122 (715)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:430  %rr_1_V_122 = extractvalue { i16, i16 } %MUL_DP_ret86, 1

ST_13: ShuffleConvs_0_Downs_129 (716)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:431  %ShuffleConvs_0_Downs_129 = load i8* %ShuffleConvs_0_Downs_118, align 1

ST_13: tmp_1582 (723)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:438  %tmp_1582 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_122, i32 5)

ST_13: ShuffleConvs_0_Downs_130 (756)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:471  %ShuffleConvs_0_Downs_130 = load i8* %ShuffleConvs_0_Downs_114, align 1

ST_13: tmp_1587 (763)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:478  %tmp_1587 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_122, i32 5)

ST_13: MUL_DP_ret87 (798)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:513  %MUL_DP_ret87 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %input_V_load)

ST_13: rr_0_V_123 (799)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:514  %rr_0_V_123 = extractvalue { i16, i16 } %MUL_DP_ret87, 0

ST_13: rr_1_V_123 (800)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:515  %rr_1_V_123 = extractvalue { i16, i16 } %MUL_DP_ret87, 1

ST_13: ShuffleConvs_0_Downs_131 (801)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:516  %ShuffleConvs_0_Downs_131 = load i8* %ShuffleConvs_0_Downs_95, align 1

ST_13: tmp_1592 (808)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:523  %tmp_1592 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_123, i32 5)

ST_13: ShuffleConvs_0_Downs_132 (841)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:556  %ShuffleConvs_0_Downs_132 = load i8* %ShuffleConvs_0_Downs_115, align 1

ST_13: tmp_1597 (848)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:563  %tmp_1597 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_123, i32 5)

ST_13: MUL_DP_ret88 (883)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:598  %MUL_DP_ret88 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %input_V_load)

ST_13: rr_0_V_124 (884)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:599  %rr_0_V_124 = extractvalue { i16, i16 } %MUL_DP_ret88, 0

ST_13: rr_1_V_124 (885)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:600  %rr_1_V_124 = extractvalue { i16, i16 } %MUL_DP_ret88, 1

ST_13: ShuffleConvs_0_Downs_133 (886)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:601  %ShuffleConvs_0_Downs_133 = load i8* %ShuffleConvs_0_Downs_101, align 1

ST_13: tmp_1602 (893)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:608  %tmp_1602 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_124, i32 5)

ST_13: ShuffleConvs_0_Downs_134 (926)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:641  %ShuffleConvs_0_Downs_134 = load i8* %ShuffleConvs_0_Downs_109, align 1

ST_13: tmp_1607 (933)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:648  %tmp_1607 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_124, i32 5)

ST_13: MUL_DP_ret89 (968)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:683  %MUL_DP_ret89 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %input_V_load)

ST_13: rr_0_V_125 (969)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:684  %rr_0_V_125 = extractvalue { i16, i16 } %MUL_DP_ret89, 0

ST_13: rr_1_V_125 (970)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:685  %rr_1_V_125 = extractvalue { i16, i16 } %MUL_DP_ret89, 1

ST_13: ShuffleConvs_0_Downs_135 (971)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:686  %ShuffleConvs_0_Downs_135 = load i8* %ShuffleConvs_0_Downs_113, align 1

ST_13: tmp_1612 (978)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:693  %tmp_1612 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_125, i32 5)

ST_13: ShuffleConvs_0_Downs_136 (1011)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:726  %ShuffleConvs_0_Downs_136 = load i8* %ShuffleConvs_0_Downs_110, align 1

ST_13: tmp_1617 (1018)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:733  %tmp_1617 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_125, i32 5)

ST_13: MUL_DP_ret90 (1053)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:768  %MUL_DP_ret90 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %input_V_load)

ST_13: rr_0_V_126 (1054)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:769  %rr_0_V_126 = extractvalue { i16, i16 } %MUL_DP_ret90, 0

ST_13: rr_1_V_126 (1055)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:770  %rr_1_V_126 = extractvalue { i16, i16 } %MUL_DP_ret90, 1

ST_13: ShuffleConvs_0_Downs_137 (1056)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:771  %ShuffleConvs_0_Downs_137 = load i8* %ShuffleConvs_0_Downs_117, align 1

ST_13: tmp_1622 (1063)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:778  %tmp_1622 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_126, i32 5)

ST_13: ShuffleConvs_0_Downs_138 (1096)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:811  %ShuffleConvs_0_Downs_138 = load i8* %ShuffleConvs_0_Downs_116, align 1

ST_13: tmp_1627 (1103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:818  %tmp_1627 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_126, i32 5)

ST_13: MUL_DP_ret91 (1138)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:853  %MUL_DP_ret91 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %input_V_load)

ST_13: rr_0_V_127 (1139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:854  %rr_0_V_127 = extractvalue { i16, i16 } %MUL_DP_ret91, 0

ST_13: rr_1_V_127 (1140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:855  %rr_1_V_127 = extractvalue { i16, i16 } %MUL_DP_ret91, 1

ST_13: ShuffleConvs_0_Downs_139 (1141)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:856  %ShuffleConvs_0_Downs_139 = load i8* %ShuffleConvs_0_Downs_111, align 1

ST_13: tmp_1632 (1148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:863  %tmp_1632 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_127, i32 5)

ST_13: ShuffleConvs_0_Downs_140 (1181)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:896  %ShuffleConvs_0_Downs_140 = load i8* %ShuffleConvs_0_Downs_96, align 1

ST_13: tmp_1637 (1188)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:903  %tmp_1637 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_127, i32 5)

ST_13: MUL_DP_ret (1223)  [1/4] 2.39ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %input_V_load)

ST_13: rr_0_V_128 (1224)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:939  %rr_0_V_128 = extractvalue { i16, i16 } %MUL_DP_ret, 0

ST_13: rr_1_V_128 (1225)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:219
.preheader62.preheader_ifconv:940  %rr_1_V_128 = extractvalue { i16, i16 } %MUL_DP_ret, 1

ST_13: ShuffleConvs_0_Downs_141 (1226)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:941  %ShuffleConvs_0_Downs_141 = load i8* %ShuffleConvs_0_Downs_107, align 1

ST_13: tmp_1642 (1233)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:948  %tmp_1642 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_128, i32 5)

ST_13: ShuffleConvs_0_Downs_142 (1266)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:981  %ShuffleConvs_0_Downs_142 = load i8* %ShuffleConvs_0_Downs_106, align 1

ST_13: tmp_1647 (1273)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:988  %tmp_1647 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_128, i32 5)


 <State 14>: 6.78ns
ST_14: tmp_s (292)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:7  %tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_119, i6 0)

ST_14: tmp_255_cast (293)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:8  %tmp_255_cast = sext i14 %tmp_s to i17

ST_14: tmp_169 (294)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:9  %tmp_169 = sext i16 %rr_0_V to i17

ST_14: p_Val2_s (295)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:10  %p_Val2_s = add i17 %tmp_169, %tmp_255_cast

ST_14: tmp_1531 (296)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:11  %tmp_1531 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 16)

ST_14: p_Val2_40 (297)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:12  %p_Val2_40 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_s, i32 6, i32 13)

ST_14: tmp_170 (299)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:14  %tmp_170 = zext i1 %tmp_1532 to i8

ST_14: tmp_1533 (300)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_s)
.preheader62.preheader_ifconv:15  %tmp_1533 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 13)

ST_14: p_Val2_41 (301)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:16  %p_Val2_41 = add i8 %tmp_170, %p_Val2_40

ST_14: tmp_1534 (302)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:17  %tmp_1534 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_41, i32 7)

ST_14: tmp_171 (303)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_s)
.preheader62.preheader_ifconv:18  %tmp_171 = xor i1 %tmp_1534, true

ST_14: carry_s (304)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:19  %carry_s = and i1 %tmp_1533, %tmp_171

ST_14: p_Result_s (306)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:21  %p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_s, i32 15, i32 16)

ST_14: Range2_all_ones (307)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:22  %Range2_all_ones = icmp eq i2 %p_Result_s, -1

ST_14: p_Result_26 (308)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:23  %p_Result_26 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_s, i32 14, i32 16)

ST_14: Range1_all_ones (309)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:24  %Range1_all_ones = icmp eq i3 %p_Result_26, -1

ST_14: Range1_all_zeros (310)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:25  %Range1_all_zeros = icmp eq i3 %p_Result_26, 0

ST_14: tmp_174 (332)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:47  %tmp_174 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_120, i6 0)

ST_14: tmp_264_cast (333)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:48  %tmp_264_cast = sext i14 %tmp_174 to i17

ST_14: tmp_175 (334)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:49  %tmp_175 = sext i16 %rr_1_V to i17

ST_14: p_Val2_42 (335)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:50  %p_Val2_42 = add i17 %tmp_175, %tmp_264_cast

ST_14: tmp_1536 (336)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:51  %tmp_1536 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_42, i32 16)

ST_14: p_Val2_43 (337)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:52  %p_Val2_43 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_42, i32 6, i32 13)

ST_14: tmp_176 (339)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:54  %tmp_176 = zext i1 %tmp_1537 to i8

ST_14: tmp_1538 (340)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_2)
.preheader62.preheader_ifconv:55  %tmp_1538 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_42, i32 13)

ST_14: p_Val2_44 (341)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:56  %p_Val2_44 = add i8 %tmp_176, %p_Val2_43

ST_14: tmp_1539 (342)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:57  %tmp_1539 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_44, i32 7)

ST_14: tmp_177 (343)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_2)
.preheader62.preheader_ifconv:58  %tmp_177 = xor i1 %tmp_1539, true

ST_14: carry_2 (344)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:59  %carry_2 = and i1 %tmp_1538, %tmp_177

ST_14: p_Result_27 (346)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:61  %p_Result_27 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_42, i32 15, i32 16)

ST_14: Range2_all_ones_12 (347)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:62  %Range2_all_ones_12 = icmp eq i2 %p_Result_27, -1

ST_14: p_Result_28 (348)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:63  %p_Result_28 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_42, i32 14, i32 16)

ST_14: Range1_all_ones_12 (349)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:64  %Range1_all_ones_12 = icmp eq i3 %p_Result_28, -1

ST_14: Range1_all_zeros_12 (350)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:65  %Range1_all_zeros_12 = icmp eq i3 %p_Result_28, 0

ST_14: tmp_360_1 (377)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:92  %tmp_360_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_121, i6 0)

ST_14: tmp_360_1_cast (378)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:93  %tmp_360_1_cast = sext i14 %tmp_360_1 to i17

ST_14: tmp_361_1 (379)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:94  %tmp_361_1 = sext i16 %rr_0_V_118 to i17

ST_14: p_Val2_117_1 (380)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:95  %p_Val2_117_1 = add i17 %tmp_361_1, %tmp_360_1_cast

ST_14: tmp_1541 (381)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:96  %tmp_1541 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_1, i32 16)

ST_14: p_Val2_118_1 (382)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:97  %p_Val2_118_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_1, i32 6, i32 13)

ST_14: tmp_364_1 (384)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:99  %tmp_364_1 = zext i1 %tmp_1542 to i8

ST_14: tmp_1543 (385)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_1)
.preheader62.preheader_ifconv:100  %tmp_1543 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_1, i32 13)

ST_14: p_Val2_119_1 (386)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:101  %p_Val2_119_1 = add i8 %tmp_364_1, %p_Val2_118_1

ST_14: tmp_1544 (387)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:102  %tmp_1544 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_1, i32 7)

ST_14: tmp_368_1 (388)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_1)
.preheader62.preheader_ifconv:103  %tmp_368_1 = xor i1 %tmp_1544, true

ST_14: carry_32_1 (389)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:104  %carry_32_1 = and i1 %tmp_1543, %tmp_368_1

ST_14: p_Result_219_1 (391)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:106  %p_Result_219_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_1, i32 15, i32 16)

ST_14: Range2_all_ones_1 (392)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:107  %Range2_all_ones_1 = icmp eq i2 %p_Result_219_1, -1

ST_14: p_Result_220_1 (393)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:108  %p_Result_220_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_1, i32 14, i32 16)

ST_14: Range1_all_ones_1 (394)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:109  %Range1_all_ones_1 = icmp eq i3 %p_Result_220_1, -1

ST_14: Range1_all_zeros_1 (395)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:110  %Range1_all_zeros_1 = icmp eq i3 %p_Result_220_1, 0

ST_14: tmp_375_1 (417)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:132  %tmp_375_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_122, i6 0)

ST_14: tmp_375_1_cast (418)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:133  %tmp_375_1_cast = sext i14 %tmp_375_1 to i17

ST_14: tmp_376_1 (419)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:134  %tmp_376_1 = sext i16 %rr_1_V_118 to i17

ST_14: p_Val2_122_1 (420)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:135  %p_Val2_122_1 = add i17 %tmp_376_1, %tmp_375_1_cast

ST_14: tmp_1546 (421)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:136  %tmp_1546 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_1, i32 16)

ST_14: p_Val2_123_1 (422)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:137  %p_Val2_123_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_1, i32 6, i32 13)

ST_14: tmp_379_1 (424)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:139  %tmp_379_1 = zext i1 %tmp_1547 to i8

ST_14: tmp_1548 (425)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_1)
.preheader62.preheader_ifconv:140  %tmp_1548 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_1, i32 13)

ST_14: p_Val2_124_1 (426)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:141  %p_Val2_124_1 = add i8 %tmp_379_1, %p_Val2_123_1

ST_14: tmp_1549 (427)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:142  %tmp_1549 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_1, i32 7)

ST_14: tmp_383_1 (428)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_1)
.preheader62.preheader_ifconv:143  %tmp_383_1 = xor i1 %tmp_1549, true

ST_14: carry_34_1 (429)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:144  %carry_34_1 = and i1 %tmp_1548, %tmp_383_1

ST_14: p_Result_221_1 (431)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:146  %p_Result_221_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_1, i32 15, i32 16)

ST_14: Range2_all_ones_12_1 (432)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:147  %Range2_all_ones_12_1 = icmp eq i2 %p_Result_221_1, -1

ST_14: p_Result_222_1 (433)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:148  %p_Result_222_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_1, i32 14, i32 16)

ST_14: Range1_all_ones_12_1 (434)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:149  %Range1_all_ones_12_1 = icmp eq i3 %p_Result_222_1, -1

ST_14: Range1_all_zeros_12_1 (435)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:150  %Range1_all_zeros_12_1 = icmp eq i3 %p_Result_222_1, 0

ST_14: tmp_360_2 (462)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:177  %tmp_360_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_123, i6 0)

ST_14: tmp_360_2_cast (463)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:178  %tmp_360_2_cast = sext i14 %tmp_360_2 to i17

ST_14: tmp_361_2 (464)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:179  %tmp_361_2 = sext i16 %rr_0_V_119 to i17

ST_14: p_Val2_117_2 (465)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:180  %p_Val2_117_2 = add i17 %tmp_361_2, %tmp_360_2_cast

ST_14: tmp_1551 (466)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:181  %tmp_1551 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_2, i32 16)

ST_14: p_Val2_118_2 (467)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:182  %p_Val2_118_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_2, i32 6, i32 13)

ST_14: tmp_364_2 (469)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:184  %tmp_364_2 = zext i1 %tmp_1552 to i8

ST_14: tmp_1553 (470)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_2)
.preheader62.preheader_ifconv:185  %tmp_1553 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_2, i32 13)

ST_14: p_Val2_119_2 (471)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:186  %p_Val2_119_2 = add i8 %tmp_364_2, %p_Val2_118_2

ST_14: tmp_1554 (472)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:187  %tmp_1554 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_2, i32 7)

ST_14: tmp_368_2 (473)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_2)
.preheader62.preheader_ifconv:188  %tmp_368_2 = xor i1 %tmp_1554, true

ST_14: carry_32_2 (474)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:189  %carry_32_2 = and i1 %tmp_1553, %tmp_368_2

ST_14: p_Result_219_2 (476)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:191  %p_Result_219_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_2, i32 15, i32 16)

ST_14: Range2_all_ones_2 (477)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:192  %Range2_all_ones_2 = icmp eq i2 %p_Result_219_2, -1

ST_14: p_Result_220_2 (478)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:193  %p_Result_220_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_2, i32 14, i32 16)

ST_14: Range1_all_ones_2 (479)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:194  %Range1_all_ones_2 = icmp eq i3 %p_Result_220_2, -1

ST_14: Range1_all_zeros_2 (480)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:195  %Range1_all_zeros_2 = icmp eq i3 %p_Result_220_2, 0

ST_14: tmp_375_2 (502)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:217  %tmp_375_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_124, i6 0)

ST_14: tmp_375_2_cast (503)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:218  %tmp_375_2_cast = sext i14 %tmp_375_2 to i17

ST_14: tmp_376_2 (504)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:219  %tmp_376_2 = sext i16 %rr_1_V_119 to i17

ST_14: p_Val2_122_2 (505)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:220  %p_Val2_122_2 = add i17 %tmp_376_2, %tmp_375_2_cast

ST_14: tmp_1556 (506)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:221  %tmp_1556 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_2, i32 16)

ST_14: p_Val2_123_2 (507)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:222  %p_Val2_123_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_2, i32 6, i32 13)

ST_14: tmp_379_2 (509)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:224  %tmp_379_2 = zext i1 %tmp_1557 to i8

ST_14: tmp_1558 (510)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_2)
.preheader62.preheader_ifconv:225  %tmp_1558 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_2, i32 13)

ST_14: p_Val2_124_2 (511)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:226  %p_Val2_124_2 = add i8 %tmp_379_2, %p_Val2_123_2

ST_14: tmp_1559 (512)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:227  %tmp_1559 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_2, i32 7)

ST_14: tmp_383_2 (513)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_2)
.preheader62.preheader_ifconv:228  %tmp_383_2 = xor i1 %tmp_1559, true

ST_14: carry_34_2 (514)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:229  %carry_34_2 = and i1 %tmp_1558, %tmp_383_2

ST_14: p_Result_221_2 (516)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:231  %p_Result_221_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_2, i32 15, i32 16)

ST_14: Range2_all_ones_12_2 (517)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:232  %Range2_all_ones_12_2 = icmp eq i2 %p_Result_221_2, -1

ST_14: p_Result_222_2 (518)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:233  %p_Result_222_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_2, i32 14, i32 16)

ST_14: Range1_all_ones_12_2 (519)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:234  %Range1_all_ones_12_2 = icmp eq i3 %p_Result_222_2, -1

ST_14: Range1_all_zeros_12_2 (520)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:235  %Range1_all_zeros_12_2 = icmp eq i3 %p_Result_222_2, 0

ST_14: tmp_360_3 (547)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:262  %tmp_360_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_125, i6 0)

ST_14: tmp_360_3_cast (548)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:263  %tmp_360_3_cast = sext i14 %tmp_360_3 to i17

ST_14: tmp_361_3 (549)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:264  %tmp_361_3 = sext i16 %rr_0_V_120 to i17

ST_14: p_Val2_117_3 (550)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:265  %p_Val2_117_3 = add i17 %tmp_361_3, %tmp_360_3_cast

ST_14: tmp_1561 (551)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:266  %tmp_1561 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_3, i32 16)

ST_14: p_Val2_118_3 (552)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:267  %p_Val2_118_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_3, i32 6, i32 13)

ST_14: tmp_364_3 (554)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:269  %tmp_364_3 = zext i1 %tmp_1562 to i8

ST_14: tmp_1563 (555)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_3)
.preheader62.preheader_ifconv:270  %tmp_1563 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_3, i32 13)

ST_14: p_Val2_119_3 (556)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:271  %p_Val2_119_3 = add i8 %tmp_364_3, %p_Val2_118_3

ST_14: tmp_1564 (557)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:272  %tmp_1564 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_3, i32 7)

ST_14: tmp_368_3 (558)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_3)
.preheader62.preheader_ifconv:273  %tmp_368_3 = xor i1 %tmp_1564, true

ST_14: carry_32_3 (559)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:274  %carry_32_3 = and i1 %tmp_1563, %tmp_368_3

ST_14: p_Result_219_3 (561)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:276  %p_Result_219_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_3, i32 15, i32 16)

ST_14: Range2_all_ones_3 (562)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:277  %Range2_all_ones_3 = icmp eq i2 %p_Result_219_3, -1

ST_14: p_Result_220_3 (563)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:278  %p_Result_220_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_3, i32 14, i32 16)

ST_14: Range1_all_ones_3 (564)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:279  %Range1_all_ones_3 = icmp eq i3 %p_Result_220_3, -1

ST_14: Range1_all_zeros_3 (565)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:280  %Range1_all_zeros_3 = icmp eq i3 %p_Result_220_3, 0

ST_14: tmp_375_3 (587)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:302  %tmp_375_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_126, i6 0)

ST_14: tmp_375_3_cast (588)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:303  %tmp_375_3_cast = sext i14 %tmp_375_3 to i17

ST_14: tmp_376_3 (589)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:304  %tmp_376_3 = sext i16 %rr_1_V_120 to i17

ST_14: p_Val2_122_3 (590)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:305  %p_Val2_122_3 = add i17 %tmp_376_3, %tmp_375_3_cast

ST_14: tmp_1566 (591)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:306  %tmp_1566 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_3, i32 16)

ST_14: p_Val2_123_3 (592)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:307  %p_Val2_123_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_3, i32 6, i32 13)

ST_14: tmp_379_3 (594)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:309  %tmp_379_3 = zext i1 %tmp_1567 to i8

ST_14: tmp_1568 (595)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_3)
.preheader62.preheader_ifconv:310  %tmp_1568 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_3, i32 13)

ST_14: p_Val2_124_3 (596)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:311  %p_Val2_124_3 = add i8 %tmp_379_3, %p_Val2_123_3

ST_14: tmp_1569 (597)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:312  %tmp_1569 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_3, i32 7)

ST_14: tmp_383_3 (598)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_3)
.preheader62.preheader_ifconv:313  %tmp_383_3 = xor i1 %tmp_1569, true

ST_14: carry_34_3 (599)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:314  %carry_34_3 = and i1 %tmp_1568, %tmp_383_3

ST_14: p_Result_221_3 (601)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:316  %p_Result_221_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_3, i32 15, i32 16)

ST_14: Range2_all_ones_12_3 (602)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:317  %Range2_all_ones_12_3 = icmp eq i2 %p_Result_221_3, -1

ST_14: p_Result_222_3 (603)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:318  %p_Result_222_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_3, i32 14, i32 16)

ST_14: Range1_all_ones_12_3 (604)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:319  %Range1_all_ones_12_3 = icmp eq i3 %p_Result_222_3, -1

ST_14: Range1_all_zeros_12_3 (605)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:320  %Range1_all_zeros_12_3 = icmp eq i3 %p_Result_222_3, 0

ST_14: tmp_360_4 (632)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:347  %tmp_360_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_127, i6 0)

ST_14: tmp_360_4_cast (633)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:348  %tmp_360_4_cast = sext i14 %tmp_360_4 to i17

ST_14: tmp_361_4 (634)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:349  %tmp_361_4 = sext i16 %rr_0_V_121 to i17

ST_14: p_Val2_117_4 (635)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:350  %p_Val2_117_4 = add i17 %tmp_361_4, %tmp_360_4_cast

ST_14: tmp_1571 (636)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:351  %tmp_1571 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_4, i32 16)

ST_14: p_Val2_118_4 (637)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:352  %p_Val2_118_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_4, i32 6, i32 13)

ST_14: tmp_364_4 (639)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:354  %tmp_364_4 = zext i1 %tmp_1572 to i8

ST_14: tmp_1573 (640)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_4)
.preheader62.preheader_ifconv:355  %tmp_1573 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_4, i32 13)

ST_14: p_Val2_119_4 (641)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:356  %p_Val2_119_4 = add i8 %tmp_364_4, %p_Val2_118_4

ST_14: tmp_1574 (642)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:357  %tmp_1574 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_4, i32 7)

ST_14: tmp_368_4 (643)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_4)
.preheader62.preheader_ifconv:358  %tmp_368_4 = xor i1 %tmp_1574, true

ST_14: carry_32_4 (644)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:359  %carry_32_4 = and i1 %tmp_1573, %tmp_368_4

ST_14: p_Result_219_4 (646)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:361  %p_Result_219_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_4, i32 15, i32 16)

ST_14: Range2_all_ones_4 (647)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:362  %Range2_all_ones_4 = icmp eq i2 %p_Result_219_4, -1

ST_14: p_Result_220_4 (648)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:363  %p_Result_220_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_4, i32 14, i32 16)

ST_14: Range1_all_ones_4 (649)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:364  %Range1_all_ones_4 = icmp eq i3 %p_Result_220_4, -1

ST_14: Range1_all_zeros_4 (650)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:365  %Range1_all_zeros_4 = icmp eq i3 %p_Result_220_4, 0

ST_14: tmp_375_4 (672)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:387  %tmp_375_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_128, i6 0)

ST_14: tmp_375_4_cast (673)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:388  %tmp_375_4_cast = sext i14 %tmp_375_4 to i17

ST_14: tmp_376_4 (674)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:389  %tmp_376_4 = sext i16 %rr_1_V_121 to i17

ST_14: p_Val2_122_4 (675)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:390  %p_Val2_122_4 = add i17 %tmp_376_4, %tmp_375_4_cast

ST_14: tmp_1576 (676)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:391  %tmp_1576 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_4, i32 16)

ST_14: p_Val2_123_4 (677)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:392  %p_Val2_123_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_4, i32 6, i32 13)

ST_14: tmp_379_4 (679)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:394  %tmp_379_4 = zext i1 %tmp_1577 to i8

ST_14: tmp_1578 (680)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_4)
.preheader62.preheader_ifconv:395  %tmp_1578 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_4, i32 13)

ST_14: p_Val2_124_4 (681)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:396  %p_Val2_124_4 = add i8 %tmp_379_4, %p_Val2_123_4

ST_14: tmp_1579 (682)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:397  %tmp_1579 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_4, i32 7)

ST_14: tmp_383_4 (683)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_4)
.preheader62.preheader_ifconv:398  %tmp_383_4 = xor i1 %tmp_1579, true

ST_14: carry_34_4 (684)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:399  %carry_34_4 = and i1 %tmp_1578, %tmp_383_4

ST_14: p_Result_221_4 (686)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:401  %p_Result_221_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_4, i32 15, i32 16)

ST_14: Range2_all_ones_12_4 (687)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:402  %Range2_all_ones_12_4 = icmp eq i2 %p_Result_221_4, -1

ST_14: p_Result_222_4 (688)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:403  %p_Result_222_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_4, i32 14, i32 16)

ST_14: Range1_all_ones_12_4 (689)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:404  %Range1_all_ones_12_4 = icmp eq i3 %p_Result_222_4, -1

ST_14: Range1_all_zeros_12_4 (690)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:405  %Range1_all_zeros_12_4 = icmp eq i3 %p_Result_222_4, 0

ST_14: tmp_360_5 (717)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:432  %tmp_360_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_129, i6 0)

ST_14: tmp_360_5_cast (718)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:433  %tmp_360_5_cast = sext i14 %tmp_360_5 to i17

ST_14: tmp_361_5 (719)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:434  %tmp_361_5 = sext i16 %rr_0_V_122 to i17

ST_14: p_Val2_117_5 (720)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:435  %p_Val2_117_5 = add i17 %tmp_361_5, %tmp_360_5_cast

ST_14: tmp_1581 (721)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:436  %tmp_1581 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_5, i32 16)

ST_14: p_Val2_118_5 (722)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:437  %p_Val2_118_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_5, i32 6, i32 13)

ST_14: tmp_364_5 (724)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:439  %tmp_364_5 = zext i1 %tmp_1582 to i8

ST_14: tmp_1583 (725)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_5)
.preheader62.preheader_ifconv:440  %tmp_1583 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_5, i32 13)

ST_14: p_Val2_119_5 (726)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:441  %p_Val2_119_5 = add i8 %tmp_364_5, %p_Val2_118_5

ST_14: tmp_1584 (727)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:442  %tmp_1584 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_5, i32 7)

ST_14: tmp_368_5 (728)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_5)
.preheader62.preheader_ifconv:443  %tmp_368_5 = xor i1 %tmp_1584, true

ST_14: carry_32_5 (729)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:444  %carry_32_5 = and i1 %tmp_1583, %tmp_368_5

ST_14: p_Result_219_5 (731)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:446  %p_Result_219_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_5, i32 15, i32 16)

ST_14: Range2_all_ones_5 (732)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:447  %Range2_all_ones_5 = icmp eq i2 %p_Result_219_5, -1

ST_14: p_Result_220_5 (733)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:448  %p_Result_220_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_5, i32 14, i32 16)

ST_14: Range1_all_ones_5 (734)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:449  %Range1_all_ones_5 = icmp eq i3 %p_Result_220_5, -1

ST_14: Range1_all_zeros_5 (735)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:450  %Range1_all_zeros_5 = icmp eq i3 %p_Result_220_5, 0

ST_14: tmp_375_5 (757)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:472  %tmp_375_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_130, i6 0)

ST_14: tmp_375_5_cast (758)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:473  %tmp_375_5_cast = sext i14 %tmp_375_5 to i17

ST_14: tmp_376_5 (759)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:474  %tmp_376_5 = sext i16 %rr_1_V_122 to i17

ST_14: p_Val2_122_5 (760)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:475  %p_Val2_122_5 = add i17 %tmp_376_5, %tmp_375_5_cast

ST_14: tmp_1586 (761)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:476  %tmp_1586 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_5, i32 16)

ST_14: p_Val2_123_5 (762)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:477  %p_Val2_123_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_5, i32 6, i32 13)

ST_14: tmp_379_5 (764)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:479  %tmp_379_5 = zext i1 %tmp_1587 to i8

ST_14: tmp_1588 (765)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_5)
.preheader62.preheader_ifconv:480  %tmp_1588 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_5, i32 13)

ST_14: p_Val2_124_5 (766)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:481  %p_Val2_124_5 = add i8 %tmp_379_5, %p_Val2_123_5

ST_14: tmp_1589 (767)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:482  %tmp_1589 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_5, i32 7)

ST_14: tmp_383_5 (768)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_5)
.preheader62.preheader_ifconv:483  %tmp_383_5 = xor i1 %tmp_1589, true

ST_14: carry_34_5 (769)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:484  %carry_34_5 = and i1 %tmp_1588, %tmp_383_5

ST_14: p_Result_221_5 (771)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:486  %p_Result_221_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_5, i32 15, i32 16)

ST_14: Range2_all_ones_12_5 (772)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:487  %Range2_all_ones_12_5 = icmp eq i2 %p_Result_221_5, -1

ST_14: p_Result_222_5 (773)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:488  %p_Result_222_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_5, i32 14, i32 16)

ST_14: Range1_all_ones_12_5 (774)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:489  %Range1_all_ones_12_5 = icmp eq i3 %p_Result_222_5, -1

ST_14: Range1_all_zeros_12_5 (775)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:490  %Range1_all_zeros_12_5 = icmp eq i3 %p_Result_222_5, 0

ST_14: tmp_360_6 (802)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:517  %tmp_360_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_131, i6 0)

ST_14: tmp_360_6_cast (803)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:518  %tmp_360_6_cast = sext i14 %tmp_360_6 to i17

ST_14: tmp_361_6 (804)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:519  %tmp_361_6 = sext i16 %rr_0_V_123 to i17

ST_14: p_Val2_117_6 (805)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:520  %p_Val2_117_6 = add i17 %tmp_361_6, %tmp_360_6_cast

ST_14: tmp_1591 (806)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:521  %tmp_1591 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_6, i32 16)

ST_14: p_Val2_118_6 (807)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:522  %p_Val2_118_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_6, i32 6, i32 13)

ST_14: tmp_364_6 (809)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:524  %tmp_364_6 = zext i1 %tmp_1592 to i8

ST_14: tmp_1593 (810)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_6)
.preheader62.preheader_ifconv:525  %tmp_1593 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_6, i32 13)

ST_14: p_Val2_119_6 (811)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:526  %p_Val2_119_6 = add i8 %tmp_364_6, %p_Val2_118_6

ST_14: tmp_1594 (812)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:527  %tmp_1594 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_6, i32 7)

ST_14: tmp_368_6 (813)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_6)
.preheader62.preheader_ifconv:528  %tmp_368_6 = xor i1 %tmp_1594, true

ST_14: carry_32_6 (814)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:529  %carry_32_6 = and i1 %tmp_1593, %tmp_368_6

ST_14: p_Result_219_6 (816)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:531  %p_Result_219_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_6, i32 15, i32 16)

ST_14: Range2_all_ones_6 (817)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:532  %Range2_all_ones_6 = icmp eq i2 %p_Result_219_6, -1

ST_14: p_Result_220_6 (818)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:533  %p_Result_220_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_6, i32 14, i32 16)

ST_14: Range1_all_ones_6 (819)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:534  %Range1_all_ones_6 = icmp eq i3 %p_Result_220_6, -1

ST_14: Range1_all_zeros_6 (820)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:535  %Range1_all_zeros_6 = icmp eq i3 %p_Result_220_6, 0

ST_14: tmp_375_6 (842)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:557  %tmp_375_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_132, i6 0)

ST_14: tmp_375_6_cast (843)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:558  %tmp_375_6_cast = sext i14 %tmp_375_6 to i17

ST_14: tmp_376_6 (844)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:559  %tmp_376_6 = sext i16 %rr_1_V_123 to i17

ST_14: p_Val2_122_6 (845)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:560  %p_Val2_122_6 = add i17 %tmp_376_6, %tmp_375_6_cast

ST_14: tmp_1596 (846)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:561  %tmp_1596 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_6, i32 16)

ST_14: p_Val2_123_6 (847)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:562  %p_Val2_123_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_6, i32 6, i32 13)

ST_14: tmp_379_6 (849)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:564  %tmp_379_6 = zext i1 %tmp_1597 to i8

ST_14: tmp_1598 (850)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_6)
.preheader62.preheader_ifconv:565  %tmp_1598 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_6, i32 13)

ST_14: p_Val2_124_6 (851)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:566  %p_Val2_124_6 = add i8 %tmp_379_6, %p_Val2_123_6

ST_14: tmp_1599 (852)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:567  %tmp_1599 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_6, i32 7)

ST_14: tmp_383_6 (853)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_6)
.preheader62.preheader_ifconv:568  %tmp_383_6 = xor i1 %tmp_1599, true

ST_14: carry_34_6 (854)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:569  %carry_34_6 = and i1 %tmp_1598, %tmp_383_6

ST_14: p_Result_221_6 (856)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:571  %p_Result_221_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_6, i32 15, i32 16)

ST_14: Range2_all_ones_12_6 (857)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:572  %Range2_all_ones_12_6 = icmp eq i2 %p_Result_221_6, -1

ST_14: p_Result_222_6 (858)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:573  %p_Result_222_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_6, i32 14, i32 16)

ST_14: Range1_all_ones_12_6 (859)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:574  %Range1_all_ones_12_6 = icmp eq i3 %p_Result_222_6, -1

ST_14: Range1_all_zeros_12_6 (860)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:575  %Range1_all_zeros_12_6 = icmp eq i3 %p_Result_222_6, 0

ST_14: tmp_360_7 (887)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:602  %tmp_360_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_133, i6 0)

ST_14: tmp_360_7_cast (888)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:603  %tmp_360_7_cast = sext i14 %tmp_360_7 to i17

ST_14: tmp_361_7 (889)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:604  %tmp_361_7 = sext i16 %rr_0_V_124 to i17

ST_14: p_Val2_117_7 (890)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:605  %p_Val2_117_7 = add i17 %tmp_361_7, %tmp_360_7_cast

ST_14: tmp_1601 (891)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:606  %tmp_1601 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_7, i32 16)

ST_14: p_Val2_118_7 (892)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:607  %p_Val2_118_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_7, i32 6, i32 13)

ST_14: tmp_364_7 (894)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:609  %tmp_364_7 = zext i1 %tmp_1602 to i8

ST_14: tmp_1603 (895)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_7)
.preheader62.preheader_ifconv:610  %tmp_1603 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_7, i32 13)

ST_14: p_Val2_119_7 (896)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:611  %p_Val2_119_7 = add i8 %tmp_364_7, %p_Val2_118_7

ST_14: tmp_1604 (897)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:612  %tmp_1604 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_7, i32 7)

ST_14: tmp_368_7 (898)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_7)
.preheader62.preheader_ifconv:613  %tmp_368_7 = xor i1 %tmp_1604, true

ST_14: carry_32_7 (899)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:614  %carry_32_7 = and i1 %tmp_1603, %tmp_368_7

ST_14: p_Result_219_7 (901)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:616  %p_Result_219_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_7, i32 15, i32 16)

ST_14: Range2_all_ones_7 (902)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:617  %Range2_all_ones_7 = icmp eq i2 %p_Result_219_7, -1

ST_14: p_Result_220_7 (903)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:618  %p_Result_220_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_7, i32 14, i32 16)

ST_14: Range1_all_ones_7 (904)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:619  %Range1_all_ones_7 = icmp eq i3 %p_Result_220_7, -1

ST_14: Range1_all_zeros_7 (905)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:620  %Range1_all_zeros_7 = icmp eq i3 %p_Result_220_7, 0

ST_14: tmp_375_7 (927)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:642  %tmp_375_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_134, i6 0)

ST_14: tmp_375_7_cast (928)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:643  %tmp_375_7_cast = sext i14 %tmp_375_7 to i17

ST_14: tmp_376_7 (929)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:644  %tmp_376_7 = sext i16 %rr_1_V_124 to i17

ST_14: p_Val2_122_7 (930)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:645  %p_Val2_122_7 = add i17 %tmp_376_7, %tmp_375_7_cast

ST_14: tmp_1606 (931)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:646  %tmp_1606 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_7, i32 16)

ST_14: p_Val2_123_7 (932)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:647  %p_Val2_123_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_7, i32 6, i32 13)

ST_14: tmp_379_7 (934)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:649  %tmp_379_7 = zext i1 %tmp_1607 to i8

ST_14: tmp_1608 (935)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_7)
.preheader62.preheader_ifconv:650  %tmp_1608 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_7, i32 13)

ST_14: p_Val2_124_7 (936)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:651  %p_Val2_124_7 = add i8 %tmp_379_7, %p_Val2_123_7

ST_14: tmp_1609 (937)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:652  %tmp_1609 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_7, i32 7)

ST_14: tmp_383_7 (938)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_7)
.preheader62.preheader_ifconv:653  %tmp_383_7 = xor i1 %tmp_1609, true

ST_14: carry_34_7 (939)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:654  %carry_34_7 = and i1 %tmp_1608, %tmp_383_7

ST_14: p_Result_221_7 (941)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:656  %p_Result_221_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_7, i32 15, i32 16)

ST_14: Range2_all_ones_12_7 (942)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:657  %Range2_all_ones_12_7 = icmp eq i2 %p_Result_221_7, -1

ST_14: p_Result_222_7 (943)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:658  %p_Result_222_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_7, i32 14, i32 16)

ST_14: Range1_all_ones_12_7 (944)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:659  %Range1_all_ones_12_7 = icmp eq i3 %p_Result_222_7, -1

ST_14: Range1_all_zeros_12_7 (945)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:660  %Range1_all_zeros_12_7 = icmp eq i3 %p_Result_222_7, 0

ST_14: tmp_360_8 (972)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:687  %tmp_360_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_135, i6 0)

ST_14: tmp_360_8_cast (973)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:688  %tmp_360_8_cast = sext i14 %tmp_360_8 to i17

ST_14: tmp_361_8 (974)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:689  %tmp_361_8 = sext i16 %rr_0_V_125 to i17

ST_14: p_Val2_117_8 (975)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:690  %p_Val2_117_8 = add i17 %tmp_361_8, %tmp_360_8_cast

ST_14: tmp_1611 (976)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:691  %tmp_1611 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_8, i32 16)

ST_14: p_Val2_118_8 (977)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:692  %p_Val2_118_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_8, i32 6, i32 13)

ST_14: tmp_364_8 (979)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:694  %tmp_364_8 = zext i1 %tmp_1612 to i8

ST_14: tmp_1613 (980)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_8)
.preheader62.preheader_ifconv:695  %tmp_1613 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_8, i32 13)

ST_14: p_Val2_119_8 (981)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:696  %p_Val2_119_8 = add i8 %tmp_364_8, %p_Val2_118_8

ST_14: tmp_1614 (982)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:697  %tmp_1614 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_8, i32 7)

ST_14: tmp_368_8 (983)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_8)
.preheader62.preheader_ifconv:698  %tmp_368_8 = xor i1 %tmp_1614, true

ST_14: carry_32_8 (984)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:699  %carry_32_8 = and i1 %tmp_1613, %tmp_368_8

ST_14: p_Result_219_8 (986)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:701  %p_Result_219_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_8, i32 15, i32 16)

ST_14: Range2_all_ones_8 (987)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:702  %Range2_all_ones_8 = icmp eq i2 %p_Result_219_8, -1

ST_14: p_Result_220_8 (988)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:703  %p_Result_220_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_8, i32 14, i32 16)

ST_14: Range1_all_ones_8 (989)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:704  %Range1_all_ones_8 = icmp eq i3 %p_Result_220_8, -1

ST_14: Range1_all_zeros_8 (990)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:705  %Range1_all_zeros_8 = icmp eq i3 %p_Result_220_8, 0

ST_14: tmp_375_8 (1012)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:727  %tmp_375_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_136, i6 0)

ST_14: tmp_375_8_cast (1013)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:728  %tmp_375_8_cast = sext i14 %tmp_375_8 to i17

ST_14: tmp_376_8 (1014)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:729  %tmp_376_8 = sext i16 %rr_1_V_125 to i17

ST_14: p_Val2_122_8 (1015)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:730  %p_Val2_122_8 = add i17 %tmp_376_8, %tmp_375_8_cast

ST_14: tmp_1616 (1016)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:731  %tmp_1616 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_8, i32 16)

ST_14: p_Val2_123_8 (1017)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:732  %p_Val2_123_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_8, i32 6, i32 13)

ST_14: tmp_379_8 (1019)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:734  %tmp_379_8 = zext i1 %tmp_1617 to i8

ST_14: tmp_1618 (1020)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_8)
.preheader62.preheader_ifconv:735  %tmp_1618 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_8, i32 13)

ST_14: p_Val2_124_8 (1021)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:736  %p_Val2_124_8 = add i8 %tmp_379_8, %p_Val2_123_8

ST_14: tmp_1619 (1022)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:737  %tmp_1619 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_8, i32 7)

ST_14: tmp_383_8 (1023)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_8)
.preheader62.preheader_ifconv:738  %tmp_383_8 = xor i1 %tmp_1619, true

ST_14: carry_34_8 (1024)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:739  %carry_34_8 = and i1 %tmp_1618, %tmp_383_8

ST_14: p_Result_221_8 (1026)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:741  %p_Result_221_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_8, i32 15, i32 16)

ST_14: Range2_all_ones_12_8 (1027)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:742  %Range2_all_ones_12_8 = icmp eq i2 %p_Result_221_8, -1

ST_14: p_Result_222_8 (1028)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:743  %p_Result_222_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_8, i32 14, i32 16)

ST_14: Range1_all_ones_12_8 (1029)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:744  %Range1_all_ones_12_8 = icmp eq i3 %p_Result_222_8, -1

ST_14: Range1_all_zeros_12_8 (1030)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:745  %Range1_all_zeros_12_8 = icmp eq i3 %p_Result_222_8, 0

ST_14: tmp_360_9 (1057)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:772  %tmp_360_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_137, i6 0)

ST_14: tmp_360_9_cast (1058)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:773  %tmp_360_9_cast = sext i14 %tmp_360_9 to i17

ST_14: tmp_361_9 (1059)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:774  %tmp_361_9 = sext i16 %rr_0_V_126 to i17

ST_14: p_Val2_117_9 (1060)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:775  %p_Val2_117_9 = add i17 %tmp_361_9, %tmp_360_9_cast

ST_14: tmp_1621 (1061)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:776  %tmp_1621 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_9, i32 16)

ST_14: p_Val2_118_9 (1062)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:777  %p_Val2_118_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_9, i32 6, i32 13)

ST_14: tmp_364_9 (1064)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:779  %tmp_364_9 = zext i1 %tmp_1622 to i8

ST_14: tmp_1623 (1065)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_9)
.preheader62.preheader_ifconv:780  %tmp_1623 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_9, i32 13)

ST_14: p_Val2_119_9 (1066)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:781  %p_Val2_119_9 = add i8 %tmp_364_9, %p_Val2_118_9

ST_14: tmp_1624 (1067)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:782  %tmp_1624 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_9, i32 7)

ST_14: tmp_368_9 (1068)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_9)
.preheader62.preheader_ifconv:783  %tmp_368_9 = xor i1 %tmp_1624, true

ST_14: carry_32_9 (1069)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:784  %carry_32_9 = and i1 %tmp_1623, %tmp_368_9

ST_14: p_Result_219_9 (1071)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:786  %p_Result_219_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_9, i32 15, i32 16)

ST_14: Range2_all_ones_9 (1072)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:787  %Range2_all_ones_9 = icmp eq i2 %p_Result_219_9, -1

ST_14: p_Result_220_9 (1073)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:788  %p_Result_220_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_9, i32 14, i32 16)

ST_14: Range1_all_ones_9 (1074)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:789  %Range1_all_ones_9 = icmp eq i3 %p_Result_220_9, -1

ST_14: Range1_all_zeros_9 (1075)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:790  %Range1_all_zeros_9 = icmp eq i3 %p_Result_220_9, 0

ST_14: tmp_375_9 (1097)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:812  %tmp_375_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_138, i6 0)

ST_14: tmp_375_9_cast (1098)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:813  %tmp_375_9_cast = sext i14 %tmp_375_9 to i17

ST_14: tmp_376_9 (1099)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:814  %tmp_376_9 = sext i16 %rr_1_V_126 to i17

ST_14: p_Val2_122_9 (1100)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:815  %p_Val2_122_9 = add i17 %tmp_376_9, %tmp_375_9_cast

ST_14: tmp_1626 (1101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:816  %tmp_1626 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_9, i32 16)

ST_14: p_Val2_123_9 (1102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:817  %p_Val2_123_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_9, i32 6, i32 13)

ST_14: tmp_379_9 (1104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:819  %tmp_379_9 = zext i1 %tmp_1627 to i8

ST_14: tmp_1628 (1105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_9)
.preheader62.preheader_ifconv:820  %tmp_1628 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_9, i32 13)

ST_14: p_Val2_124_9 (1106)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:821  %p_Val2_124_9 = add i8 %tmp_379_9, %p_Val2_123_9

ST_14: tmp_1629 (1107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:822  %tmp_1629 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_9, i32 7)

ST_14: tmp_383_9 (1108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_9)
.preheader62.preheader_ifconv:823  %tmp_383_9 = xor i1 %tmp_1629, true

ST_14: carry_34_9 (1109)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:824  %carry_34_9 = and i1 %tmp_1628, %tmp_383_9

ST_14: p_Result_221_9 (1111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:826  %p_Result_221_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_9, i32 15, i32 16)

ST_14: Range2_all_ones_12_9 (1112)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:827  %Range2_all_ones_12_9 = icmp eq i2 %p_Result_221_9, -1

ST_14: p_Result_222_9 (1113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:828  %p_Result_222_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_9, i32 14, i32 16)

ST_14: Range1_all_ones_12_9 (1114)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:829  %Range1_all_ones_12_9 = icmp eq i3 %p_Result_222_9, -1

ST_14: Range1_all_zeros_12_9 (1115)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:830  %Range1_all_zeros_12_9 = icmp eq i3 %p_Result_222_9, 0

ST_14: tmp_360_s (1142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:857  %tmp_360_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_139, i6 0)

ST_14: tmp_360_cast (1143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:858  %tmp_360_cast = sext i14 %tmp_360_s to i17

ST_14: tmp_361_s (1144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:859  %tmp_361_s = sext i16 %rr_0_V_127 to i17

ST_14: p_Val2_117_s (1145)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:860  %p_Val2_117_s = add i17 %tmp_361_s, %tmp_360_cast

ST_14: tmp_1631 (1146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:861  %tmp_1631 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_s, i32 16)

ST_14: p_Val2_118_s (1147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:862  %p_Val2_118_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_s, i32 6, i32 13)

ST_14: tmp_364_s (1149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:864  %tmp_364_s = zext i1 %tmp_1632 to i8

ST_14: tmp_1633 (1150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_s)
.preheader62.preheader_ifconv:865  %tmp_1633 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_s, i32 13)

ST_14: p_Val2_119_s (1151)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:866  %p_Val2_119_s = add i8 %tmp_364_s, %p_Val2_118_s

ST_14: tmp_1634 (1152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:867  %tmp_1634 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_s, i32 7)

ST_14: tmp_368_s (1153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_s)
.preheader62.preheader_ifconv:868  %tmp_368_s = xor i1 %tmp_1634, true

ST_14: carry_32_s (1154)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:869  %carry_32_s = and i1 %tmp_1633, %tmp_368_s

ST_14: p_Result_219_s (1156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:871  %p_Result_219_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_s, i32 15, i32 16)

ST_14: Range2_all_ones_10 (1157)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:872  %Range2_all_ones_10 = icmp eq i2 %p_Result_219_s, -1

ST_14: p_Result_220_s (1158)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:873  %p_Result_220_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_s, i32 14, i32 16)

ST_14: Range1_all_ones_10 (1159)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:874  %Range1_all_ones_10 = icmp eq i3 %p_Result_220_s, -1

ST_14: Range1_all_zeros_10 (1160)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:875  %Range1_all_zeros_10 = icmp eq i3 %p_Result_220_s, 0

ST_14: tmp_375_s (1182)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:897  %tmp_375_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_140, i6 0)

ST_14: tmp_375_cast (1183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:898  %tmp_375_cast = sext i14 %tmp_375_s to i17

ST_14: tmp_376_s (1184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:899  %tmp_376_s = sext i16 %rr_1_V_127 to i17

ST_14: p_Val2_122_s (1185)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:900  %p_Val2_122_s = add i17 %tmp_376_s, %tmp_375_cast

ST_14: tmp_1636 (1186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:901  %tmp_1636 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_s, i32 16)

ST_14: p_Val2_123_s (1187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:902  %p_Val2_123_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_s, i32 6, i32 13)

ST_14: tmp_379_s (1189)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:904  %tmp_379_s = zext i1 %tmp_1637 to i8

ST_14: tmp_1638 (1190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_s)
.preheader62.preheader_ifconv:905  %tmp_1638 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_s, i32 13)

ST_14: p_Val2_124_s (1191)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:906  %p_Val2_124_s = add i8 %tmp_379_s, %p_Val2_123_s

ST_14: tmp_1639 (1192)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:907  %tmp_1639 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_s, i32 7)

ST_14: tmp_383_s (1193)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_s)
.preheader62.preheader_ifconv:908  %tmp_383_s = xor i1 %tmp_1639, true

ST_14: carry_34_s (1194)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:909  %carry_34_s = and i1 %tmp_1638, %tmp_383_s

ST_14: p_Result_221_s (1196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:911  %p_Result_221_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_s, i32 15, i32 16)

ST_14: Range2_all_ones_12_s (1197)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:912  %Range2_all_ones_12_s = icmp eq i2 %p_Result_221_s, -1

ST_14: p_Result_222_s (1198)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:913  %p_Result_222_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_s, i32 14, i32 16)

ST_14: Range1_all_ones_12_s (1199)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:914  %Range1_all_ones_12_s = icmp eq i3 %p_Result_222_s, -1

ST_14: Range1_all_zeros_12_s (1200)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:915  %Range1_all_zeros_12_s = icmp eq i3 %p_Result_222_s, 0

ST_14: tmp_360_10 (1227)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:942  %tmp_360_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_141, i6 0)

ST_14: tmp_360_10_cast (1228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:943  %tmp_360_10_cast = sext i14 %tmp_360_10 to i17

ST_14: tmp_361_10 (1229)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:944  %tmp_361_10 = sext i16 %rr_0_V_128 to i17

ST_14: p_Val2_117_10 (1230)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:945  %p_Val2_117_10 = add i17 %tmp_361_10, %tmp_360_10_cast

ST_14: tmp_1641 (1231)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:946  %tmp_1641 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_10, i32 16)

ST_14: p_Val2_118_10 (1232)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:947  %p_Val2_118_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_117_10, i32 6, i32 13)

ST_14: tmp_364_10 (1234)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:949  %tmp_364_10 = zext i1 %tmp_1642 to i8

ST_14: tmp_1643 (1235)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_10)
.preheader62.preheader_ifconv:950  %tmp_1643 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_10, i32 13)

ST_14: p_Val2_119_10 (1236)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:951  %p_Val2_119_10 = add i8 %tmp_364_10, %p_Val2_118_10

ST_14: tmp_1644 (1237)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:952  %tmp_1644 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_119_10, i32 7)

ST_14: tmp_368_10 (1238)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node carry_32_10)
.preheader62.preheader_ifconv:953  %tmp_368_10 = xor i1 %tmp_1644, true

ST_14: carry_32_10 (1239)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:954  %carry_32_10 = and i1 %tmp_1643, %tmp_368_10

ST_14: p_Result_219_10 (1241)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:956  %p_Result_219_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_117_10, i32 15, i32 16)

ST_14: Range2_all_ones_11 (1242)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:957  %Range2_all_ones_11 = icmp eq i2 %p_Result_219_10, -1

ST_14: p_Result_220_10 (1243)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:958  %p_Result_220_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_117_10, i32 14, i32 16)

ST_14: Range1_all_ones_11 (1244)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:959  %Range1_all_ones_11 = icmp eq i3 %p_Result_220_10, -1

ST_14: Range1_all_zeros_11 (1245)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:960  %Range1_all_zeros_11 = icmp eq i3 %p_Result_220_10, 0

ST_14: tmp_375_10 (1267)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:982  %tmp_375_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_0_Downs_142, i6 0)

ST_14: tmp_375_10_cast (1268)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:983  %tmp_375_10_cast = sext i14 %tmp_375_10 to i17

ST_14: tmp_376_10 (1269)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:984  %tmp_376_10 = sext i16 %rr_1_V_128 to i17

ST_14: p_Val2_122_10 (1270)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:985  %p_Val2_122_10 = add i17 %tmp_376_10, %tmp_375_10_cast

ST_14: tmp_1646 (1271)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:986  %tmp_1646 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_10, i32 16)

ST_14: p_Val2_123_10 (1272)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:987  %p_Val2_123_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_122_10, i32 6, i32 13)

ST_14: tmp_379_10 (1274)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:989  %tmp_379_10 = zext i1 %tmp_1647 to i8

ST_14: tmp_1648 (1275)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_10)
.preheader62.preheader_ifconv:990  %tmp_1648 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_10, i32 13)

ST_14: p_Val2_124_10 (1276)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:991  %p_Val2_124_10 = add i8 %tmp_379_10, %p_Val2_123_10

ST_14: tmp_1649 (1277)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:992  %tmp_1649 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_124_10, i32 7)

ST_14: tmp_383_10 (1278)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node carry_34_10)
.preheader62.preheader_ifconv:993  %tmp_383_10 = xor i1 %tmp_1649, true

ST_14: carry_34_10 (1279)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:994  %carry_34_10 = and i1 %tmp_1648, %tmp_383_10

ST_14: p_Result_221_10 (1281)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:996  %p_Result_221_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_122_10, i32 15, i32 16)

ST_14: Range2_all_ones_12_10 (1282)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:997  %Range2_all_ones_12_10 = icmp eq i2 %p_Result_221_10, -1

ST_14: p_Result_222_10 (1283)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:998  %p_Result_222_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_122_10, i32 14, i32 16)

ST_14: Range1_all_ones_12_10 (1284)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:999  %Range1_all_ones_12_10 = icmp eq i3 %p_Result_222_10, -1

ST_14: Range1_all_zeros_12_10 (1285)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:1000  %Range1_all_zeros_12_10 = icmp eq i3 %p_Result_222_10, 0


 <State 15>: 6.21ns
ST_15: tmp_1535 (305)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i)
.preheader62.preheader_ifconv:20  %tmp_1535 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 14)

ST_15: deleted_zeros (311)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i)
.preheader62.preheader_ifconv:26  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_15: tmp_172 (312)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i)
.preheader62.preheader_ifconv:27  %tmp_172 = xor i1 %tmp_1535, true

ST_15: p_41_i_i3 (313)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i)
.preheader62.preheader_ifconv:28  %p_41_i_i3 = and i1 %Range2_all_ones, %tmp_172

ST_15: deleted_ones (314)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i)
.preheader62.preheader_ifconv:29  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i3, i1 %Range1_all_ones

ST_15: p_38_i_i3 (315)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:30  %p_38_i_i3 = and i1 %carry_s, %Range1_all_ones

ST_15: p_not_i_i (316)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i)
.preheader62.preheader_ifconv:31  %p_not_i_i = xor i1 %deleted_zeros, true

ST_15: brmerge_i_i (317)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i)
.preheader62.preheader_ifconv:32  %brmerge_i_i = or i1 %tmp_1534, %p_not_i_i

ST_15: tmp_173 (318)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:33  %tmp_173 = xor i1 %tmp_1531, true

ST_15: overflow (319)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i)
.preheader62.preheader_ifconv:34  %overflow = and i1 %brmerge_i_i, %tmp_173

ST_15: brmerge40_demorgan_i (320)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:35  %brmerge40_demorgan_i = and i1 %tmp_1534, %deleted_ones

ST_15: tmp1_demorgan (321)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow)
.preheader62.preheader_ifconv:36  %tmp1_demorgan = or i1 %p_38_i_i3, %brmerge40_demorgan_i

ST_15: tmp1 (322)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow)
.preheader62.preheader_ifconv:37  %tmp1 = xor i1 %tmp1_demorgan, true

ST_15: underflow (323)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:38  %underflow = and i1 %tmp_1531, %tmp1

ST_15: brmerge_i_i_i (324)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:39  %brmerge_i_i_i = or i1 %underflow, %overflow

ST_15: tmp_1540 (345)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_257)
.preheader62.preheader_ifconv:60  %tmp_1540 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_42, i32 14)

ST_15: deleted_zeros_12 (351)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3)
.preheader62.preheader_ifconv:66  %deleted_zeros_12 = select i1 %carry_2, i1 %Range1_all_ones_12, i1 %Range1_all_zeros_12

ST_15: tmp_178 (352)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_257)
.preheader62.preheader_ifconv:67  %tmp_178 = xor i1 %tmp_1540, true

ST_15: p_41_i_i (353)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_257)
.preheader62.preheader_ifconv:68  %p_41_i_i = and i1 %Range2_all_ones_12, %tmp_178

ST_15: deleted_ones_12 (354)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_257)
.preheader62.preheader_ifconv:69  %deleted_ones_12 = select i1 %carry_2, i1 %p_41_i_i, i1 %Range1_all_ones_12

ST_15: p_38_i_i (355)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:70  %p_38_i_i = and i1 %carry_2, %Range1_all_ones_12

ST_15: p_not_i_i3 (356)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3)
.preheader62.preheader_ifconv:71  %p_not_i_i3 = xor i1 %deleted_zeros_12, true

ST_15: brmerge_i_i9 (357)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3)
.preheader62.preheader_ifconv:72  %brmerge_i_i9 = or i1 %tmp_1539, %p_not_i_i3

ST_15: tmp_179 (358)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:73  %tmp_179 = xor i1 %tmp_1536, true

ST_15: overflow_19 (359)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3)
.preheader62.preheader_ifconv:74  %overflow_19 = and i1 %brmerge_i_i9, %tmp_179

ST_15: brmerge40_demorgan_i_257 (360)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:75  %brmerge40_demorgan_i_257 = and i1 %tmp_1539, %deleted_ones_12

ST_15: tmp3_demorgan (361)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19)
.preheader62.preheader_ifconv:76  %tmp3_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_257

ST_15: tmp3 (362)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19)
.preheader62.preheader_ifconv:77  %tmp3 = xor i1 %tmp3_demorgan, true

ST_15: underflow_19 (363)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:78  %underflow_19 = and i1 %tmp_1536, %tmp3

ST_15: brmerge_i_i_i3 (364)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:79  %brmerge_i_i_i3 = or i1 %underflow_19, %overflow_19

ST_15: tmp_1545 (390)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_235)
.preheader62.preheader_ifconv:105  %tmp_1545 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_1, i32 14)

ST_15: deleted_zeros_1 (396)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_1)
.preheader62.preheader_ifconv:111  %deleted_zeros_1 = select i1 %carry_32_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

ST_15: tmp_371_1 (397)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_235)
.preheader62.preheader_ifconv:112  %tmp_371_1 = xor i1 %tmp_1545, true

ST_15: p_41_i_i3_1 (398)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_235)
.preheader62.preheader_ifconv:113  %p_41_i_i3_1 = and i1 %Range2_all_ones_1, %tmp_371_1

ST_15: deleted_ones_1 (399)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_235)
.preheader62.preheader_ifconv:114  %deleted_ones_1 = select i1 %carry_32_1, i1 %p_41_i_i3_1, i1 %Range1_all_ones_1

ST_15: p_38_i_i3_1 (400)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:115  %p_38_i_i3_1 = and i1 %carry_32_1, %Range1_all_ones_1

ST_15: p_not_i_i_1 (401)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_1)
.preheader62.preheader_ifconv:116  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

ST_15: brmerge_i_i_1 (402)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_1)
.preheader62.preheader_ifconv:117  %brmerge_i_i_1 = or i1 %tmp_1544, %p_not_i_i_1

ST_15: tmp_373_1 (403)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:118  %tmp_373_1 = xor i1 %tmp_1541, true

ST_15: overflow_1 (404)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_1)
.preheader62.preheader_ifconv:119  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_373_1

ST_15: brmerge40_demorgan_i_235 (405)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:120  %brmerge40_demorgan_i_235 = and i1 %tmp_1544, %deleted_ones_1

ST_15: tmp5_demorgan (406)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_1)
.preheader62.preheader_ifconv:121  %tmp5_demorgan = or i1 %p_38_i_i3_1, %brmerge40_demorgan_i_235

ST_15: tmp5 (407)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_1)
.preheader62.preheader_ifconv:122  %tmp5 = xor i1 %tmp5_demorgan, true

ST_15: underflow_1 (408)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:123  %underflow_1 = and i1 %tmp_1541, %tmp5

ST_15: brmerge_i_i_i_1 (409)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:124  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

ST_15: tmp_1550 (430)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_236)
.preheader62.preheader_ifconv:145  %tmp_1550 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_1, i32 14)

ST_15: deleted_zeros_12_1 (436)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_1)
.preheader62.preheader_ifconv:151  %deleted_zeros_12_1 = select i1 %carry_34_1, i1 %Range1_all_ones_12_1, i1 %Range1_all_zeros_12_1

ST_15: tmp_386_1 (437)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_236)
.preheader62.preheader_ifconv:152  %tmp_386_1 = xor i1 %tmp_1550, true

ST_15: p_41_i_i_1 (438)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_236)
.preheader62.preheader_ifconv:153  %p_41_i_i_1 = and i1 %Range2_all_ones_12_1, %tmp_386_1

ST_15: deleted_ones_12_1 (439)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_236)
.preheader62.preheader_ifconv:154  %deleted_ones_12_1 = select i1 %carry_34_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_12_1

ST_15: p_38_i_i_1 (440)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:155  %p_38_i_i_1 = and i1 %carry_34_1, %Range1_all_ones_12_1

ST_15: p_not_i_i3_1 (441)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_1)
.preheader62.preheader_ifconv:156  %p_not_i_i3_1 = xor i1 %deleted_zeros_12_1, true

ST_15: brmerge_i_i9_1 (442)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_1)
.preheader62.preheader_ifconv:157  %brmerge_i_i9_1 = or i1 %tmp_1549, %p_not_i_i3_1

ST_15: tmp_388_1 (443)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:158  %tmp_388_1 = xor i1 %tmp_1546, true

ST_15: overflow_19_1 (444)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_1)
.preheader62.preheader_ifconv:159  %overflow_19_1 = and i1 %brmerge_i_i9_1, %tmp_388_1

ST_15: brmerge40_demorgan_i_236 (445)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:160  %brmerge40_demorgan_i_236 = and i1 %tmp_1549, %deleted_ones_12_1

ST_15: tmp7_demorgan (446)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_1)
.preheader62.preheader_ifconv:161  %tmp7_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_236

ST_15: tmp7 (447)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_1)
.preheader62.preheader_ifconv:162  %tmp7 = xor i1 %tmp7_demorgan, true

ST_15: underflow_19_1 (448)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:163  %underflow_19_1 = and i1 %tmp_1546, %tmp7

ST_15: brmerge_i_i_i3_1 (449)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:164  %brmerge_i_i_i3_1 = or i1 %underflow_19_1, %overflow_19_1

ST_15: tmp_1555 (475)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_237)
.preheader62.preheader_ifconv:190  %tmp_1555 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_2, i32 14)

ST_15: deleted_zeros_2 (481)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_2)
.preheader62.preheader_ifconv:196  %deleted_zeros_2 = select i1 %carry_32_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

ST_15: tmp_371_2 (482)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_237)
.preheader62.preheader_ifconv:197  %tmp_371_2 = xor i1 %tmp_1555, true

ST_15: p_41_i_i3_2 (483)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_237)
.preheader62.preheader_ifconv:198  %p_41_i_i3_2 = and i1 %Range2_all_ones_2, %tmp_371_2

ST_15: deleted_ones_2 (484)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_237)
.preheader62.preheader_ifconv:199  %deleted_ones_2 = select i1 %carry_32_2, i1 %p_41_i_i3_2, i1 %Range1_all_ones_2

ST_15: p_38_i_i3_2 (485)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:200  %p_38_i_i3_2 = and i1 %carry_32_2, %Range1_all_ones_2

ST_15: p_not_i_i_2 (486)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_2)
.preheader62.preheader_ifconv:201  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

ST_15: brmerge_i_i_2 (487)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_2)
.preheader62.preheader_ifconv:202  %brmerge_i_i_2 = or i1 %tmp_1554, %p_not_i_i_2

ST_15: tmp_373_2 (488)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:203  %tmp_373_2 = xor i1 %tmp_1551, true

ST_15: overflow_2 (489)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_2)
.preheader62.preheader_ifconv:204  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_373_2

ST_15: brmerge40_demorgan_i_237 (490)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:205  %brmerge40_demorgan_i_237 = and i1 %tmp_1554, %deleted_ones_2

ST_15: tmp9_demorgan (491)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_2)
.preheader62.preheader_ifconv:206  %tmp9_demorgan = or i1 %p_38_i_i3_2, %brmerge40_demorgan_i_237

ST_15: tmp9 (492)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_2)
.preheader62.preheader_ifconv:207  %tmp9 = xor i1 %tmp9_demorgan, true

ST_15: underflow_2 (493)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:208  %underflow_2 = and i1 %tmp_1551, %tmp9

ST_15: brmerge_i_i_i_2 (494)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:209  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

ST_15: tmp_1560 (515)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_238)
.preheader62.preheader_ifconv:230  %tmp_1560 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_2, i32 14)

ST_15: deleted_zeros_12_2 (521)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_2)
.preheader62.preheader_ifconv:236  %deleted_zeros_12_2 = select i1 %carry_34_2, i1 %Range1_all_ones_12_2, i1 %Range1_all_zeros_12_2

ST_15: tmp_386_2 (522)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_238)
.preheader62.preheader_ifconv:237  %tmp_386_2 = xor i1 %tmp_1560, true

ST_15: p_41_i_i_2 (523)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_238)
.preheader62.preheader_ifconv:238  %p_41_i_i_2 = and i1 %Range2_all_ones_12_2, %tmp_386_2

ST_15: deleted_ones_12_2 (524)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_238)
.preheader62.preheader_ifconv:239  %deleted_ones_12_2 = select i1 %carry_34_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_12_2

ST_15: p_38_i_i_2 (525)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:240  %p_38_i_i_2 = and i1 %carry_34_2, %Range1_all_ones_12_2

ST_15: p_not_i_i3_2 (526)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_2)
.preheader62.preheader_ifconv:241  %p_not_i_i3_2 = xor i1 %deleted_zeros_12_2, true

ST_15: brmerge_i_i9_2 (527)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_2)
.preheader62.preheader_ifconv:242  %brmerge_i_i9_2 = or i1 %tmp_1559, %p_not_i_i3_2

ST_15: tmp_388_2 (528)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:243  %tmp_388_2 = xor i1 %tmp_1556, true

ST_15: overflow_19_2 (529)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_2)
.preheader62.preheader_ifconv:244  %overflow_19_2 = and i1 %brmerge_i_i9_2, %tmp_388_2

ST_15: brmerge40_demorgan_i_238 (530)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:245  %brmerge40_demorgan_i_238 = and i1 %tmp_1559, %deleted_ones_12_2

ST_15: tmp11_demorgan (531)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_2)
.preheader62.preheader_ifconv:246  %tmp11_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_238

ST_15: tmp11 (532)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_2)
.preheader62.preheader_ifconv:247  %tmp11 = xor i1 %tmp11_demorgan, true

ST_15: underflow_19_2 (533)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:248  %underflow_19_2 = and i1 %tmp_1556, %tmp11

ST_15: brmerge_i_i_i3_2 (534)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:249  %brmerge_i_i_i3_2 = or i1 %underflow_19_2, %overflow_19_2

ST_15: tmp_1565 (560)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_239)
.preheader62.preheader_ifconv:275  %tmp_1565 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_3, i32 14)

ST_15: deleted_zeros_3 (566)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_3)
.preheader62.preheader_ifconv:281  %deleted_zeros_3 = select i1 %carry_32_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

ST_15: tmp_371_3 (567)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_239)
.preheader62.preheader_ifconv:282  %tmp_371_3 = xor i1 %tmp_1565, true

ST_15: p_41_i_i3_3 (568)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_239)
.preheader62.preheader_ifconv:283  %p_41_i_i3_3 = and i1 %Range2_all_ones_3, %tmp_371_3

ST_15: deleted_ones_3 (569)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_239)
.preheader62.preheader_ifconv:284  %deleted_ones_3 = select i1 %carry_32_3, i1 %p_41_i_i3_3, i1 %Range1_all_ones_3

ST_15: p_38_i_i3_3 (570)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:285  %p_38_i_i3_3 = and i1 %carry_32_3, %Range1_all_ones_3

ST_15: p_not_i_i_3 (571)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_3)
.preheader62.preheader_ifconv:286  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

ST_15: brmerge_i_i_3 (572)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_3)
.preheader62.preheader_ifconv:287  %brmerge_i_i_3 = or i1 %tmp_1564, %p_not_i_i_3

ST_15: tmp_373_3 (573)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:288  %tmp_373_3 = xor i1 %tmp_1561, true

ST_15: overflow_3 (574)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_3)
.preheader62.preheader_ifconv:289  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_373_3

ST_15: brmerge40_demorgan_i_239 (575)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:290  %brmerge40_demorgan_i_239 = and i1 %tmp_1564, %deleted_ones_3

ST_15: tmp13_demorgan (576)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_3)
.preheader62.preheader_ifconv:291  %tmp13_demorgan = or i1 %p_38_i_i3_3, %brmerge40_demorgan_i_239

ST_15: tmp13 (577)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_3)
.preheader62.preheader_ifconv:292  %tmp13 = xor i1 %tmp13_demorgan, true

ST_15: underflow_3 (578)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:293  %underflow_3 = and i1 %tmp_1561, %tmp13

ST_15: brmerge_i_i_i_3 (579)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:294  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

ST_15: tmp_1570 (600)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_240)
.preheader62.preheader_ifconv:315  %tmp_1570 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_3, i32 14)

ST_15: deleted_zeros_12_3 (606)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_3)
.preheader62.preheader_ifconv:321  %deleted_zeros_12_3 = select i1 %carry_34_3, i1 %Range1_all_ones_12_3, i1 %Range1_all_zeros_12_3

ST_15: tmp_386_3 (607)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_240)
.preheader62.preheader_ifconv:322  %tmp_386_3 = xor i1 %tmp_1570, true

ST_15: p_41_i_i_3 (608)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_240)
.preheader62.preheader_ifconv:323  %p_41_i_i_3 = and i1 %Range2_all_ones_12_3, %tmp_386_3

ST_15: deleted_ones_12_3 (609)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_240)
.preheader62.preheader_ifconv:324  %deleted_ones_12_3 = select i1 %carry_34_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_12_3

ST_15: p_38_i_i_3 (610)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:325  %p_38_i_i_3 = and i1 %carry_34_3, %Range1_all_ones_12_3

ST_15: p_not_i_i3_3 (611)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_3)
.preheader62.preheader_ifconv:326  %p_not_i_i3_3 = xor i1 %deleted_zeros_12_3, true

ST_15: brmerge_i_i9_3 (612)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_3)
.preheader62.preheader_ifconv:327  %brmerge_i_i9_3 = or i1 %tmp_1569, %p_not_i_i3_3

ST_15: tmp_388_3 (613)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:328  %tmp_388_3 = xor i1 %tmp_1566, true

ST_15: overflow_19_3 (614)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_3)
.preheader62.preheader_ifconv:329  %overflow_19_3 = and i1 %brmerge_i_i9_3, %tmp_388_3

ST_15: brmerge40_demorgan_i_240 (615)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:330  %brmerge40_demorgan_i_240 = and i1 %tmp_1569, %deleted_ones_12_3

ST_15: tmp15_demorgan (616)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_3)
.preheader62.preheader_ifconv:331  %tmp15_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_240

ST_15: tmp15 (617)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_3)
.preheader62.preheader_ifconv:332  %tmp15 = xor i1 %tmp15_demorgan, true

ST_15: underflow_19_3 (618)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:333  %underflow_19_3 = and i1 %tmp_1566, %tmp15

ST_15: brmerge_i_i_i3_3 (619)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:334  %brmerge_i_i_i3_3 = or i1 %underflow_19_3, %overflow_19_3

ST_15: tmp_1575 (645)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_241)
.preheader62.preheader_ifconv:360  %tmp_1575 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_4, i32 14)

ST_15: deleted_zeros_4 (651)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_4)
.preheader62.preheader_ifconv:366  %deleted_zeros_4 = select i1 %carry_32_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

ST_15: tmp_371_4 (652)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_241)
.preheader62.preheader_ifconv:367  %tmp_371_4 = xor i1 %tmp_1575, true

ST_15: p_41_i_i3_4 (653)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_241)
.preheader62.preheader_ifconv:368  %p_41_i_i3_4 = and i1 %Range2_all_ones_4, %tmp_371_4

ST_15: deleted_ones_4 (654)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_241)
.preheader62.preheader_ifconv:369  %deleted_ones_4 = select i1 %carry_32_4, i1 %p_41_i_i3_4, i1 %Range1_all_ones_4

ST_15: p_38_i_i3_4 (655)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:370  %p_38_i_i3_4 = and i1 %carry_32_4, %Range1_all_ones_4

ST_15: p_not_i_i_4 (656)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_4)
.preheader62.preheader_ifconv:371  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

ST_15: brmerge_i_i_4 (657)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_4)
.preheader62.preheader_ifconv:372  %brmerge_i_i_4 = or i1 %tmp_1574, %p_not_i_i_4

ST_15: tmp_373_4 (658)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:373  %tmp_373_4 = xor i1 %tmp_1571, true

ST_15: overflow_4 (659)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_4)
.preheader62.preheader_ifconv:374  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_373_4

ST_15: brmerge40_demorgan_i_241 (660)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:375  %brmerge40_demorgan_i_241 = and i1 %tmp_1574, %deleted_ones_4

ST_15: tmp17_demorgan (661)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_4)
.preheader62.preheader_ifconv:376  %tmp17_demorgan = or i1 %p_38_i_i3_4, %brmerge40_demorgan_i_241

ST_15: tmp17 (662)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_4)
.preheader62.preheader_ifconv:377  %tmp17 = xor i1 %tmp17_demorgan, true

ST_15: underflow_4 (663)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:378  %underflow_4 = and i1 %tmp_1571, %tmp17

ST_15: brmerge_i_i_i_4 (664)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:379  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

ST_15: tmp_1580 (685)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_242)
.preheader62.preheader_ifconv:400  %tmp_1580 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_4, i32 14)

ST_15: deleted_zeros_12_4 (691)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_4)
.preheader62.preheader_ifconv:406  %deleted_zeros_12_4 = select i1 %carry_34_4, i1 %Range1_all_ones_12_4, i1 %Range1_all_zeros_12_4

ST_15: tmp_386_4 (692)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_242)
.preheader62.preheader_ifconv:407  %tmp_386_4 = xor i1 %tmp_1580, true

ST_15: p_41_i_i_4 (693)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_242)
.preheader62.preheader_ifconv:408  %p_41_i_i_4 = and i1 %Range2_all_ones_12_4, %tmp_386_4

ST_15: deleted_ones_12_4 (694)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_242)
.preheader62.preheader_ifconv:409  %deleted_ones_12_4 = select i1 %carry_34_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_12_4

ST_15: p_38_i_i_4 (695)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:410  %p_38_i_i_4 = and i1 %carry_34_4, %Range1_all_ones_12_4

ST_15: p_not_i_i3_4 (696)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_4)
.preheader62.preheader_ifconv:411  %p_not_i_i3_4 = xor i1 %deleted_zeros_12_4, true

ST_15: brmerge_i_i9_4 (697)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_4)
.preheader62.preheader_ifconv:412  %brmerge_i_i9_4 = or i1 %tmp_1579, %p_not_i_i3_4

ST_15: tmp_388_4 (698)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:413  %tmp_388_4 = xor i1 %tmp_1576, true

ST_15: overflow_19_4 (699)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_4)
.preheader62.preheader_ifconv:414  %overflow_19_4 = and i1 %brmerge_i_i9_4, %tmp_388_4

ST_15: brmerge40_demorgan_i_242 (700)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:415  %brmerge40_demorgan_i_242 = and i1 %tmp_1579, %deleted_ones_12_4

ST_15: tmp19_demorgan (701)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_4)
.preheader62.preheader_ifconv:416  %tmp19_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_242

ST_15: tmp19 (702)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_4)
.preheader62.preheader_ifconv:417  %tmp19 = xor i1 %tmp19_demorgan, true

ST_15: underflow_19_4 (703)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:418  %underflow_19_4 = and i1 %tmp_1576, %tmp19

ST_15: brmerge_i_i_i3_4 (704)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:419  %brmerge_i_i_i3_4 = or i1 %underflow_19_4, %overflow_19_4

ST_15: tmp_1585 (730)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_243)
.preheader62.preheader_ifconv:445  %tmp_1585 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_5, i32 14)

ST_15: deleted_zeros_5 (736)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_5)
.preheader62.preheader_ifconv:451  %deleted_zeros_5 = select i1 %carry_32_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

ST_15: tmp_371_5 (737)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_243)
.preheader62.preheader_ifconv:452  %tmp_371_5 = xor i1 %tmp_1585, true

ST_15: p_41_i_i3_5 (738)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_243)
.preheader62.preheader_ifconv:453  %p_41_i_i3_5 = and i1 %Range2_all_ones_5, %tmp_371_5

ST_15: deleted_ones_5 (739)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_243)
.preheader62.preheader_ifconv:454  %deleted_ones_5 = select i1 %carry_32_5, i1 %p_41_i_i3_5, i1 %Range1_all_ones_5

ST_15: p_38_i_i3_5 (740)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:455  %p_38_i_i3_5 = and i1 %carry_32_5, %Range1_all_ones_5

ST_15: p_not_i_i_5 (741)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_5)
.preheader62.preheader_ifconv:456  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

ST_15: brmerge_i_i_5 (742)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_5)
.preheader62.preheader_ifconv:457  %brmerge_i_i_5 = or i1 %tmp_1584, %p_not_i_i_5

ST_15: tmp_373_5 (743)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:458  %tmp_373_5 = xor i1 %tmp_1581, true

ST_15: overflow_5 (744)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_5)
.preheader62.preheader_ifconv:459  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_373_5

ST_15: brmerge40_demorgan_i_243 (745)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:460  %brmerge40_demorgan_i_243 = and i1 %tmp_1584, %deleted_ones_5

ST_15: tmp21_demorgan (746)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_5)
.preheader62.preheader_ifconv:461  %tmp21_demorgan = or i1 %p_38_i_i3_5, %brmerge40_demorgan_i_243

ST_15: tmp21 (747)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_5)
.preheader62.preheader_ifconv:462  %tmp21 = xor i1 %tmp21_demorgan, true

ST_15: underflow_5 (748)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:463  %underflow_5 = and i1 %tmp_1581, %tmp21

ST_15: brmerge_i_i_i_5 (749)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:464  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

ST_15: tmp_1590 (770)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_244)
.preheader62.preheader_ifconv:485  %tmp_1590 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_5, i32 14)

ST_15: deleted_zeros_12_5 (776)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_5)
.preheader62.preheader_ifconv:491  %deleted_zeros_12_5 = select i1 %carry_34_5, i1 %Range1_all_ones_12_5, i1 %Range1_all_zeros_12_5

ST_15: tmp_386_5 (777)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_244)
.preheader62.preheader_ifconv:492  %tmp_386_5 = xor i1 %tmp_1590, true

ST_15: p_41_i_i_5 (778)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_244)
.preheader62.preheader_ifconv:493  %p_41_i_i_5 = and i1 %Range2_all_ones_12_5, %tmp_386_5

ST_15: deleted_ones_12_5 (779)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_244)
.preheader62.preheader_ifconv:494  %deleted_ones_12_5 = select i1 %carry_34_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_12_5

ST_15: p_38_i_i_5 (780)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:495  %p_38_i_i_5 = and i1 %carry_34_5, %Range1_all_ones_12_5

ST_15: p_not_i_i3_5 (781)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_5)
.preheader62.preheader_ifconv:496  %p_not_i_i3_5 = xor i1 %deleted_zeros_12_5, true

ST_15: brmerge_i_i9_5 (782)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_5)
.preheader62.preheader_ifconv:497  %brmerge_i_i9_5 = or i1 %tmp_1589, %p_not_i_i3_5

ST_15: tmp_388_5 (783)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:498  %tmp_388_5 = xor i1 %tmp_1586, true

ST_15: overflow_19_5 (784)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_5)
.preheader62.preheader_ifconv:499  %overflow_19_5 = and i1 %brmerge_i_i9_5, %tmp_388_5

ST_15: brmerge40_demorgan_i_244 (785)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:500  %brmerge40_demorgan_i_244 = and i1 %tmp_1589, %deleted_ones_12_5

ST_15: tmp23_demorgan (786)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_5)
.preheader62.preheader_ifconv:501  %tmp23_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_244

ST_15: tmp23 (787)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_5)
.preheader62.preheader_ifconv:502  %tmp23 = xor i1 %tmp23_demorgan, true

ST_15: underflow_19_5 (788)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:503  %underflow_19_5 = and i1 %tmp_1586, %tmp23

ST_15: brmerge_i_i_i3_5 (789)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:504  %brmerge_i_i_i3_5 = or i1 %underflow_19_5, %overflow_19_5

ST_15: tmp_1595 (815)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_245)
.preheader62.preheader_ifconv:530  %tmp_1595 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_6, i32 14)

ST_15: deleted_zeros_6 (821)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_6)
.preheader62.preheader_ifconv:536  %deleted_zeros_6 = select i1 %carry_32_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

ST_15: tmp_371_6 (822)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_245)
.preheader62.preheader_ifconv:537  %tmp_371_6 = xor i1 %tmp_1595, true

ST_15: p_41_i_i3_6 (823)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_245)
.preheader62.preheader_ifconv:538  %p_41_i_i3_6 = and i1 %Range2_all_ones_6, %tmp_371_6

ST_15: deleted_ones_6 (824)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_245)
.preheader62.preheader_ifconv:539  %deleted_ones_6 = select i1 %carry_32_6, i1 %p_41_i_i3_6, i1 %Range1_all_ones_6

ST_15: p_38_i_i3_6 (825)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:540  %p_38_i_i3_6 = and i1 %carry_32_6, %Range1_all_ones_6

ST_15: p_not_i_i_6 (826)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_6)
.preheader62.preheader_ifconv:541  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

ST_15: brmerge_i_i_6 (827)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_6)
.preheader62.preheader_ifconv:542  %brmerge_i_i_6 = or i1 %tmp_1594, %p_not_i_i_6

ST_15: tmp_373_6 (828)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:543  %tmp_373_6 = xor i1 %tmp_1591, true

ST_15: overflow_6 (829)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_6)
.preheader62.preheader_ifconv:544  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_373_6

ST_15: brmerge40_demorgan_i_245 (830)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:545  %brmerge40_demorgan_i_245 = and i1 %tmp_1594, %deleted_ones_6

ST_15: tmp25_demorgan (831)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_6)
.preheader62.preheader_ifconv:546  %tmp25_demorgan = or i1 %p_38_i_i3_6, %brmerge40_demorgan_i_245

ST_15: tmp25 (832)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_6)
.preheader62.preheader_ifconv:547  %tmp25 = xor i1 %tmp25_demorgan, true

ST_15: underflow_6 (833)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:548  %underflow_6 = and i1 %tmp_1591, %tmp25

ST_15: brmerge_i_i_i_6 (834)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:549  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

ST_15: tmp_1600 (855)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_246)
.preheader62.preheader_ifconv:570  %tmp_1600 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_6, i32 14)

ST_15: deleted_zeros_12_6 (861)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_6)
.preheader62.preheader_ifconv:576  %deleted_zeros_12_6 = select i1 %carry_34_6, i1 %Range1_all_ones_12_6, i1 %Range1_all_zeros_12_6

ST_15: tmp_386_6 (862)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_246)
.preheader62.preheader_ifconv:577  %tmp_386_6 = xor i1 %tmp_1600, true

ST_15: p_41_i_i_6 (863)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_246)
.preheader62.preheader_ifconv:578  %p_41_i_i_6 = and i1 %Range2_all_ones_12_6, %tmp_386_6

ST_15: deleted_ones_12_6 (864)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_246)
.preheader62.preheader_ifconv:579  %deleted_ones_12_6 = select i1 %carry_34_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_12_6

ST_15: p_38_i_i_6 (865)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:580  %p_38_i_i_6 = and i1 %carry_34_6, %Range1_all_ones_12_6

ST_15: p_not_i_i3_6 (866)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_6)
.preheader62.preheader_ifconv:581  %p_not_i_i3_6 = xor i1 %deleted_zeros_12_6, true

ST_15: brmerge_i_i9_6 (867)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_6)
.preheader62.preheader_ifconv:582  %brmerge_i_i9_6 = or i1 %tmp_1599, %p_not_i_i3_6

ST_15: tmp_388_6 (868)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:583  %tmp_388_6 = xor i1 %tmp_1596, true

ST_15: overflow_19_6 (869)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_6)
.preheader62.preheader_ifconv:584  %overflow_19_6 = and i1 %brmerge_i_i9_6, %tmp_388_6

ST_15: brmerge40_demorgan_i_246 (870)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:585  %brmerge40_demorgan_i_246 = and i1 %tmp_1599, %deleted_ones_12_6

ST_15: tmp27_demorgan (871)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_6)
.preheader62.preheader_ifconv:586  %tmp27_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_246

ST_15: tmp27 (872)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_6)
.preheader62.preheader_ifconv:587  %tmp27 = xor i1 %tmp27_demorgan, true

ST_15: underflow_19_6 (873)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:588  %underflow_19_6 = and i1 %tmp_1596, %tmp27

ST_15: brmerge_i_i_i3_6 (874)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:589  %brmerge_i_i_i3_6 = or i1 %underflow_19_6, %overflow_19_6

ST_15: tmp_1605 (900)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_247)
.preheader62.preheader_ifconv:615  %tmp_1605 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_7, i32 14)

ST_15: deleted_zeros_7 (906)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_7)
.preheader62.preheader_ifconv:621  %deleted_zeros_7 = select i1 %carry_32_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

ST_15: tmp_371_7 (907)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_247)
.preheader62.preheader_ifconv:622  %tmp_371_7 = xor i1 %tmp_1605, true

ST_15: p_41_i_i3_7 (908)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_247)
.preheader62.preheader_ifconv:623  %p_41_i_i3_7 = and i1 %Range2_all_ones_7, %tmp_371_7

ST_15: deleted_ones_7 (909)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_247)
.preheader62.preheader_ifconv:624  %deleted_ones_7 = select i1 %carry_32_7, i1 %p_41_i_i3_7, i1 %Range1_all_ones_7

ST_15: p_38_i_i3_7 (910)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:625  %p_38_i_i3_7 = and i1 %carry_32_7, %Range1_all_ones_7

ST_15: p_not_i_i_7 (911)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_7)
.preheader62.preheader_ifconv:626  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

ST_15: brmerge_i_i_7 (912)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_7)
.preheader62.preheader_ifconv:627  %brmerge_i_i_7 = or i1 %tmp_1604, %p_not_i_i_7

ST_15: tmp_373_7 (913)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:628  %tmp_373_7 = xor i1 %tmp_1601, true

ST_15: overflow_7 (914)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_7)
.preheader62.preheader_ifconv:629  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_373_7

ST_15: brmerge40_demorgan_i_247 (915)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:630  %brmerge40_demorgan_i_247 = and i1 %tmp_1604, %deleted_ones_7

ST_15: tmp29_demorgan (916)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_7)
.preheader62.preheader_ifconv:631  %tmp29_demorgan = or i1 %p_38_i_i3_7, %brmerge40_demorgan_i_247

ST_15: tmp29 (917)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_7)
.preheader62.preheader_ifconv:632  %tmp29 = xor i1 %tmp29_demorgan, true

ST_15: underflow_7 (918)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:633  %underflow_7 = and i1 %tmp_1601, %tmp29

ST_15: brmerge_i_i_i_7 (919)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:634  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7

ST_15: tmp_1610 (940)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_248)
.preheader62.preheader_ifconv:655  %tmp_1610 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_7, i32 14)

ST_15: deleted_zeros_12_7 (946)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_7)
.preheader62.preheader_ifconv:661  %deleted_zeros_12_7 = select i1 %carry_34_7, i1 %Range1_all_ones_12_7, i1 %Range1_all_zeros_12_7

ST_15: tmp_386_7 (947)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_248)
.preheader62.preheader_ifconv:662  %tmp_386_7 = xor i1 %tmp_1610, true

ST_15: p_41_i_i_7 (948)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_248)
.preheader62.preheader_ifconv:663  %p_41_i_i_7 = and i1 %Range2_all_ones_12_7, %tmp_386_7

ST_15: deleted_ones_12_7 (949)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_248)
.preheader62.preheader_ifconv:664  %deleted_ones_12_7 = select i1 %carry_34_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_12_7

ST_15: p_38_i_i_7 (950)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:665  %p_38_i_i_7 = and i1 %carry_34_7, %Range1_all_ones_12_7

ST_15: p_not_i_i3_7 (951)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_7)
.preheader62.preheader_ifconv:666  %p_not_i_i3_7 = xor i1 %deleted_zeros_12_7, true

ST_15: brmerge_i_i9_7 (952)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_7)
.preheader62.preheader_ifconv:667  %brmerge_i_i9_7 = or i1 %tmp_1609, %p_not_i_i3_7

ST_15: tmp_388_7 (953)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:668  %tmp_388_7 = xor i1 %tmp_1606, true

ST_15: overflow_19_7 (954)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_7)
.preheader62.preheader_ifconv:669  %overflow_19_7 = and i1 %brmerge_i_i9_7, %tmp_388_7

ST_15: brmerge40_demorgan_i_248 (955)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:670  %brmerge40_demorgan_i_248 = and i1 %tmp_1609, %deleted_ones_12_7

ST_15: tmp31_demorgan (956)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_7)
.preheader62.preheader_ifconv:671  %tmp31_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_248

ST_15: tmp31 (957)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_7)
.preheader62.preheader_ifconv:672  %tmp31 = xor i1 %tmp31_demorgan, true

ST_15: underflow_19_7 (958)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:673  %underflow_19_7 = and i1 %tmp_1606, %tmp31

ST_15: brmerge_i_i_i3_7 (959)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:674  %brmerge_i_i_i3_7 = or i1 %underflow_19_7, %overflow_19_7

ST_15: tmp_1615 (985)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_249)
.preheader62.preheader_ifconv:700  %tmp_1615 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_8, i32 14)

ST_15: deleted_zeros_8 (991)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_8)
.preheader62.preheader_ifconv:706  %deleted_zeros_8 = select i1 %carry_32_8, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_8

ST_15: tmp_371_8 (992)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_249)
.preheader62.preheader_ifconv:707  %tmp_371_8 = xor i1 %tmp_1615, true

ST_15: p_41_i_i3_8 (993)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_249)
.preheader62.preheader_ifconv:708  %p_41_i_i3_8 = and i1 %Range2_all_ones_8, %tmp_371_8

ST_15: deleted_ones_8 (994)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_249)
.preheader62.preheader_ifconv:709  %deleted_ones_8 = select i1 %carry_32_8, i1 %p_41_i_i3_8, i1 %Range1_all_ones_8

ST_15: p_38_i_i3_8 (995)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:710  %p_38_i_i3_8 = and i1 %carry_32_8, %Range1_all_ones_8

ST_15: p_not_i_i_8 (996)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_8)
.preheader62.preheader_ifconv:711  %p_not_i_i_8 = xor i1 %deleted_zeros_8, true

ST_15: brmerge_i_i_8 (997)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_8)
.preheader62.preheader_ifconv:712  %brmerge_i_i_8 = or i1 %tmp_1614, %p_not_i_i_8

ST_15: tmp_373_8 (998)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:713  %tmp_373_8 = xor i1 %tmp_1611, true

ST_15: overflow_8 (999)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_8)
.preheader62.preheader_ifconv:714  %overflow_8 = and i1 %brmerge_i_i_8, %tmp_373_8

ST_15: brmerge40_demorgan_i_249 (1000)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:715  %brmerge40_demorgan_i_249 = and i1 %tmp_1614, %deleted_ones_8

ST_15: tmp33_demorgan (1001)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_8)
.preheader62.preheader_ifconv:716  %tmp33_demorgan = or i1 %p_38_i_i3_8, %brmerge40_demorgan_i_249

ST_15: tmp33 (1002)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_8)
.preheader62.preheader_ifconv:717  %tmp33 = xor i1 %tmp33_demorgan, true

ST_15: underflow_8 (1003)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:718  %underflow_8 = and i1 %tmp_1611, %tmp33

ST_15: brmerge_i_i_i_8 (1004)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:719  %brmerge_i_i_i_8 = or i1 %underflow_8, %overflow_8

ST_15: tmp_1620 (1025)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_250)
.preheader62.preheader_ifconv:740  %tmp_1620 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_8, i32 14)

ST_15: deleted_zeros_12_8 (1031)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_8)
.preheader62.preheader_ifconv:746  %deleted_zeros_12_8 = select i1 %carry_34_8, i1 %Range1_all_ones_12_8, i1 %Range1_all_zeros_12_8

ST_15: tmp_386_8 (1032)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_250)
.preheader62.preheader_ifconv:747  %tmp_386_8 = xor i1 %tmp_1620, true

ST_15: p_41_i_i_8 (1033)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_250)
.preheader62.preheader_ifconv:748  %p_41_i_i_8 = and i1 %Range2_all_ones_12_8, %tmp_386_8

ST_15: deleted_ones_12_8 (1034)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_250)
.preheader62.preheader_ifconv:749  %deleted_ones_12_8 = select i1 %carry_34_8, i1 %p_41_i_i_8, i1 %Range1_all_ones_12_8

ST_15: p_38_i_i_8 (1035)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:750  %p_38_i_i_8 = and i1 %carry_34_8, %Range1_all_ones_12_8

ST_15: p_not_i_i3_8 (1036)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_8)
.preheader62.preheader_ifconv:751  %p_not_i_i3_8 = xor i1 %deleted_zeros_12_8, true

ST_15: brmerge_i_i9_8 (1037)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_8)
.preheader62.preheader_ifconv:752  %brmerge_i_i9_8 = or i1 %tmp_1619, %p_not_i_i3_8

ST_15: tmp_388_8 (1038)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:753  %tmp_388_8 = xor i1 %tmp_1616, true

ST_15: overflow_19_8 (1039)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_8)
.preheader62.preheader_ifconv:754  %overflow_19_8 = and i1 %brmerge_i_i9_8, %tmp_388_8

ST_15: brmerge40_demorgan_i_250 (1040)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:755  %brmerge40_demorgan_i_250 = and i1 %tmp_1619, %deleted_ones_12_8

ST_15: tmp35_demorgan (1041)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_8)
.preheader62.preheader_ifconv:756  %tmp35_demorgan = or i1 %p_38_i_i_8, %brmerge40_demorgan_i_250

ST_15: tmp35 (1042)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_8)
.preheader62.preheader_ifconv:757  %tmp35 = xor i1 %tmp35_demorgan, true

ST_15: underflow_19_8 (1043)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:758  %underflow_19_8 = and i1 %tmp_1616, %tmp35

ST_15: brmerge_i_i_i3_8 (1044)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:759  %brmerge_i_i_i3_8 = or i1 %underflow_19_8, %overflow_19_8

ST_15: tmp_1625 (1070)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_251)
.preheader62.preheader_ifconv:785  %tmp_1625 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_9, i32 14)

ST_15: deleted_zeros_9 (1076)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_9)
.preheader62.preheader_ifconv:791  %deleted_zeros_9 = select i1 %carry_32_9, i1 %Range1_all_ones_9, i1 %Range1_all_zeros_9

ST_15: tmp_371_9 (1077)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_251)
.preheader62.preheader_ifconv:792  %tmp_371_9 = xor i1 %tmp_1625, true

ST_15: p_41_i_i3_9 (1078)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_251)
.preheader62.preheader_ifconv:793  %p_41_i_i3_9 = and i1 %Range2_all_ones_9, %tmp_371_9

ST_15: deleted_ones_9 (1079)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_251)
.preheader62.preheader_ifconv:794  %deleted_ones_9 = select i1 %carry_32_9, i1 %p_41_i_i3_9, i1 %Range1_all_ones_9

ST_15: p_38_i_i3_9 (1080)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:795  %p_38_i_i3_9 = and i1 %carry_32_9, %Range1_all_ones_9

ST_15: p_not_i_i_9 (1081)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_9)
.preheader62.preheader_ifconv:796  %p_not_i_i_9 = xor i1 %deleted_zeros_9, true

ST_15: brmerge_i_i_9 (1082)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_9)
.preheader62.preheader_ifconv:797  %brmerge_i_i_9 = or i1 %tmp_1624, %p_not_i_i_9

ST_15: tmp_373_9 (1083)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:798  %tmp_373_9 = xor i1 %tmp_1621, true

ST_15: overflow_9 (1084)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_9)
.preheader62.preheader_ifconv:799  %overflow_9 = and i1 %brmerge_i_i_9, %tmp_373_9

ST_15: brmerge40_demorgan_i_251 (1085)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:800  %brmerge40_demorgan_i_251 = and i1 %tmp_1624, %deleted_ones_9

ST_15: tmp37_demorgan (1086)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_9)
.preheader62.preheader_ifconv:801  %tmp37_demorgan = or i1 %p_38_i_i3_9, %brmerge40_demorgan_i_251

ST_15: tmp37 (1087)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_9)
.preheader62.preheader_ifconv:802  %tmp37 = xor i1 %tmp37_demorgan, true

ST_15: underflow_9 (1088)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:803  %underflow_9 = and i1 %tmp_1621, %tmp37

ST_15: brmerge_i_i_i_9 (1089)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:804  %brmerge_i_i_i_9 = or i1 %underflow_9, %overflow_9

ST_15: tmp_1630 (1110)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_252)
.preheader62.preheader_ifconv:825  %tmp_1630 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_9, i32 14)

ST_15: deleted_zeros_12_9 (1116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_9)
.preheader62.preheader_ifconv:831  %deleted_zeros_12_9 = select i1 %carry_34_9, i1 %Range1_all_ones_12_9, i1 %Range1_all_zeros_12_9

ST_15: tmp_386_9 (1117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_252)
.preheader62.preheader_ifconv:832  %tmp_386_9 = xor i1 %tmp_1630, true

ST_15: p_41_i_i_9 (1118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_252)
.preheader62.preheader_ifconv:833  %p_41_i_i_9 = and i1 %Range2_all_ones_12_9, %tmp_386_9

ST_15: deleted_ones_12_9 (1119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_252)
.preheader62.preheader_ifconv:834  %deleted_ones_12_9 = select i1 %carry_34_9, i1 %p_41_i_i_9, i1 %Range1_all_ones_12_9

ST_15: p_38_i_i_9 (1120)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:835  %p_38_i_i_9 = and i1 %carry_34_9, %Range1_all_ones_12_9

ST_15: p_not_i_i3_9 (1121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_9)
.preheader62.preheader_ifconv:836  %p_not_i_i3_9 = xor i1 %deleted_zeros_12_9, true

ST_15: brmerge_i_i9_9 (1122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_9)
.preheader62.preheader_ifconv:837  %brmerge_i_i9_9 = or i1 %tmp_1629, %p_not_i_i3_9

ST_15: tmp_388_9 (1123)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:838  %tmp_388_9 = xor i1 %tmp_1626, true

ST_15: overflow_19_9 (1124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_9)
.preheader62.preheader_ifconv:839  %overflow_19_9 = and i1 %brmerge_i_i9_9, %tmp_388_9

ST_15: brmerge40_demorgan_i_252 (1125)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:840  %brmerge40_demorgan_i_252 = and i1 %tmp_1629, %deleted_ones_12_9

ST_15: tmp39_demorgan (1126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_9)
.preheader62.preheader_ifconv:841  %tmp39_demorgan = or i1 %p_38_i_i_9, %brmerge40_demorgan_i_252

ST_15: tmp39 (1127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_9)
.preheader62.preheader_ifconv:842  %tmp39 = xor i1 %tmp39_demorgan, true

ST_15: underflow_19_9 (1128)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:843  %underflow_19_9 = and i1 %tmp_1626, %tmp39

ST_15: brmerge_i_i_i3_9 (1129)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:844  %brmerge_i_i_i3_9 = or i1 %underflow_19_9, %overflow_19_9

ST_15: tmp_1635 (1155)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_253)
.preheader62.preheader_ifconv:870  %tmp_1635 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_s, i32 14)

ST_15: deleted_zeros_10 (1161)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_10)
.preheader62.preheader_ifconv:876  %deleted_zeros_10 = select i1 %carry_32_s, i1 %Range1_all_ones_10, i1 %Range1_all_zeros_10

ST_15: tmp_371_s (1162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_253)
.preheader62.preheader_ifconv:877  %tmp_371_s = xor i1 %tmp_1635, true

ST_15: p_41_i_i3_10 (1163)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_253)
.preheader62.preheader_ifconv:878  %p_41_i_i3_10 = and i1 %Range2_all_ones_10, %tmp_371_s

ST_15: deleted_ones_10 (1164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_253)
.preheader62.preheader_ifconv:879  %deleted_ones_10 = select i1 %carry_32_s, i1 %p_41_i_i3_10, i1 %Range1_all_ones_10

ST_15: p_38_i_i3_10 (1165)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:880  %p_38_i_i3_10 = and i1 %carry_32_s, %Range1_all_ones_10

ST_15: p_not_i_i_10 (1166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_10)
.preheader62.preheader_ifconv:881  %p_not_i_i_10 = xor i1 %deleted_zeros_10, true

ST_15: brmerge_i_i_10 (1167)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_10)
.preheader62.preheader_ifconv:882  %brmerge_i_i_10 = or i1 %tmp_1634, %p_not_i_i_10

ST_15: tmp_373_s (1168)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:883  %tmp_373_s = xor i1 %tmp_1631, true

ST_15: overflow_10 (1169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_10)
.preheader62.preheader_ifconv:884  %overflow_10 = and i1 %brmerge_i_i_10, %tmp_373_s

ST_15: brmerge40_demorgan_i_253 (1170)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:885  %brmerge40_demorgan_i_253 = and i1 %tmp_1634, %deleted_ones_10

ST_15: tmp41_demorgan (1171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_10)
.preheader62.preheader_ifconv:886  %tmp41_demorgan = or i1 %p_38_i_i3_10, %brmerge40_demorgan_i_253

ST_15: tmp41 (1172)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_10)
.preheader62.preheader_ifconv:887  %tmp41 = xor i1 %tmp41_demorgan, true

ST_15: underflow_10 (1173)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:888  %underflow_10 = and i1 %tmp_1631, %tmp41

ST_15: brmerge_i_i_i_10 (1174)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:889  %brmerge_i_i_i_10 = or i1 %underflow_10, %overflow_10

ST_15: tmp_1640 (1195)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_254)
.preheader62.preheader_ifconv:910  %tmp_1640 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_s, i32 14)

ST_15: deleted_zeros_12_s (1201)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_10)
.preheader62.preheader_ifconv:916  %deleted_zeros_12_s = select i1 %carry_34_s, i1 %Range1_all_ones_12_s, i1 %Range1_all_zeros_12_s

ST_15: tmp_386_s (1202)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_254)
.preheader62.preheader_ifconv:917  %tmp_386_s = xor i1 %tmp_1640, true

ST_15: p_41_i_i_10 (1203)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_254)
.preheader62.preheader_ifconv:918  %p_41_i_i_10 = and i1 %Range2_all_ones_12_s, %tmp_386_s

ST_15: deleted_ones_12_s (1204)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_254)
.preheader62.preheader_ifconv:919  %deleted_ones_12_s = select i1 %carry_34_s, i1 %p_41_i_i_10, i1 %Range1_all_ones_12_s

ST_15: p_38_i_i_10 (1205)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:920  %p_38_i_i_10 = and i1 %carry_34_s, %Range1_all_ones_12_s

ST_15: p_not_i_i3_10 (1206)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_10)
.preheader62.preheader_ifconv:921  %p_not_i_i3_10 = xor i1 %deleted_zeros_12_s, true

ST_15: brmerge_i_i9_10 (1207)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_10)
.preheader62.preheader_ifconv:922  %brmerge_i_i9_10 = or i1 %tmp_1639, %p_not_i_i3_10

ST_15: tmp_388_s (1208)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:923  %tmp_388_s = xor i1 %tmp_1636, true

ST_15: overflow_19_s (1209)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_10)
.preheader62.preheader_ifconv:924  %overflow_19_s = and i1 %brmerge_i_i9_10, %tmp_388_s

ST_15: brmerge40_demorgan_i_254 (1210)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:925  %brmerge40_demorgan_i_254 = and i1 %tmp_1639, %deleted_ones_12_s

ST_15: tmp43_demorgan (1211)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_s)
.preheader62.preheader_ifconv:926  %tmp43_demorgan = or i1 %p_38_i_i_10, %brmerge40_demorgan_i_254

ST_15: tmp43 (1212)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_s)
.preheader62.preheader_ifconv:927  %tmp43 = xor i1 %tmp43_demorgan, true

ST_15: underflow_19_s (1213)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:928  %underflow_19_s = and i1 %tmp_1636, %tmp43

ST_15: brmerge_i_i_i3_10 (1214)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:929  %brmerge_i_i_i3_10 = or i1 %underflow_19_s, %overflow_19_s

ST_15: tmp_1645 (1240)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_255)
.preheader62.preheader_ifconv:955  %tmp_1645 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_117_10, i32 14)

ST_15: deleted_zeros_11 (1246)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_11)
.preheader62.preheader_ifconv:961  %deleted_zeros_11 = select i1 %carry_32_10, i1 %Range1_all_ones_11, i1 %Range1_all_zeros_11

ST_15: tmp_371_10 (1247)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_255)
.preheader62.preheader_ifconv:962  %tmp_371_10 = xor i1 %tmp_1645, true

ST_15: p_41_i_i3_s (1248)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_255)
.preheader62.preheader_ifconv:963  %p_41_i_i3_s = and i1 %Range2_all_ones_11, %tmp_371_10

ST_15: deleted_ones_11 (1249)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge40_demorgan_i_255)
.preheader62.preheader_ifconv:964  %deleted_ones_11 = select i1 %carry_32_10, i1 %p_41_i_i3_s, i1 %Range1_all_ones_11

ST_15: p_38_i_i3_s (1250)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:965  %p_38_i_i3_s = and i1 %carry_32_10, %Range1_all_ones_11

ST_15: p_not_i_i_11 (1251)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_11)
.preheader62.preheader_ifconv:966  %p_not_i_i_11 = xor i1 %deleted_zeros_11, true

ST_15: brmerge_i_i_11 (1252)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_11)
.preheader62.preheader_ifconv:967  %brmerge_i_i_11 = or i1 %tmp_1644, %p_not_i_i_11

ST_15: tmp_373_10 (1253)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:968  %tmp_373_10 = xor i1 %tmp_1641, true

ST_15: overflow_11 (1254)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node brmerge_i_i_i_11)
.preheader62.preheader_ifconv:969  %overflow_11 = and i1 %brmerge_i_i_11, %tmp_373_10

ST_15: brmerge40_demorgan_i_255 (1255)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:970  %brmerge40_demorgan_i_255 = and i1 %tmp_1644, %deleted_ones_11

ST_15: tmp45_demorgan (1256)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_11)
.preheader62.preheader_ifconv:971  %tmp45_demorgan = or i1 %p_38_i_i3_s, %brmerge40_demorgan_i_255

ST_15: tmp45 (1257)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node underflow_11)
.preheader62.preheader_ifconv:972  %tmp45 = xor i1 %tmp45_demorgan, true

ST_15: underflow_11 (1258)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:973  %underflow_11 = and i1 %tmp_1641, %tmp45

ST_15: brmerge_i_i_i_11 (1259)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:974  %brmerge_i_i_i_11 = or i1 %underflow_11, %overflow_11

ST_15: tmp_1650 (1280)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_256)
.preheader62.preheader_ifconv:995  %tmp_1650 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_122_10, i32 14)

ST_15: deleted_zeros_12_10 (1286)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_s)
.preheader62.preheader_ifconv:1001  %deleted_zeros_12_10 = select i1 %carry_34_10, i1 %Range1_all_ones_12_10, i1 %Range1_all_zeros_12_10

ST_15: tmp_386_10 (1287)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_256)
.preheader62.preheader_ifconv:1002  %tmp_386_10 = xor i1 %tmp_1650, true

ST_15: p_41_i_i_11 (1288)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_256)
.preheader62.preheader_ifconv:1003  %p_41_i_i_11 = and i1 %Range2_all_ones_12_10, %tmp_386_10

ST_15: deleted_ones_12_10 (1289)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge40_demorgan_i_256)
.preheader62.preheader_ifconv:1004  %deleted_ones_12_10 = select i1 %carry_34_10, i1 %p_41_i_i_11, i1 %Range1_all_ones_12_10

ST_15: p_38_i_i_11 (1290)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:1005  %p_38_i_i_11 = and i1 %carry_34_10, %Range1_all_ones_12_10

ST_15: p_not_i_i3_s (1291)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_s)
.preheader62.preheader_ifconv:1006  %p_not_i_i3_s = xor i1 %deleted_zeros_12_10, true

ST_15: brmerge_i_i9_s (1292)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_s)
.preheader62.preheader_ifconv:1007  %brmerge_i_i9_s = or i1 %tmp_1649, %p_not_i_i3_s

ST_15: tmp_388_10 (1293)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:1008  %tmp_388_10 = xor i1 %tmp_1646, true

ST_15: overflow_19_10 (1294)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node brmerge_i_i_i3_s)
.preheader62.preheader_ifconv:1009  %overflow_19_10 = and i1 %brmerge_i_i9_s, %tmp_388_10

ST_15: brmerge40_demorgan_i_256 (1295)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:1010  %brmerge40_demorgan_i_256 = and i1 %tmp_1649, %deleted_ones_12_10

ST_15: tmp47_demorgan (1296)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_10)
.preheader62.preheader_ifconv:1011  %tmp47_demorgan = or i1 %p_38_i_i_11, %brmerge40_demorgan_i_256

ST_15: tmp47 (1297)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node underflow_19_10)
.preheader62.preheader_ifconv:1012  %tmp47 = xor i1 %tmp47_demorgan, true

ST_15: underflow_19_10 (1298)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:1013  %underflow_19_10 = and i1 %tmp_1646, %tmp47

ST_15: brmerge_i_i_i3_s (1299)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:1014  %brmerge_i_i_i3_s = or i1 %underflow_19_10, %overflow_19_10


 <State 16>: 7.39ns
ST_16: tmp2 (325)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1)
.preheader62.preheader_ifconv:40  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_173

ST_16: underflow_not (326)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1)
.preheader62.preheader_ifconv:41  %underflow_not = or i1 %tmp2, %p_38_i_i3

ST_16: p_Val2_119_mux (327)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:42  %p_Val2_119_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_41

ST_16: p_Val2_s_347 (328)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1)
.preheader62.preheader_ifconv:43  %p_Val2_s_347 = select i1 %underflow, i8 -128, i8 %p_Val2_41

ST_16: this_assign_1 (329)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:44  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_119_mux, i8 %p_Val2_s_347

ST_16: StgValue_1195 (330)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:45  store i8 %this_assign_1, i8* %ShuffleConvs_0_Downs_98, align 1

ST_16: tmp4 (365)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1)
.preheader62.preheader_ifconv:80  %tmp4 = or i1 %brmerge40_demorgan_i_257, %tmp_179

ST_16: underflow_19_not (366)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1)
.preheader62.preheader_ifconv:81  %underflow_19_not = or i1 %tmp4, %p_38_i_i

ST_16: p_Val2_124_mux (367)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:82  %p_Val2_124_mux = select i1 %brmerge_i_i_i3, i8 127, i8 %p_Val2_44

ST_16: p_Val2_3 (368)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1)
.preheader62.preheader_ifconv:83  %p_Val2_3 = select i1 %underflow_19, i8 -128, i8 %p_Val2_44

ST_16: this_assign_51_1 (369)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:84  %this_assign_51_1 = select i1 %underflow_19_not, i8 %p_Val2_124_mux, i8 %p_Val2_3

ST_16: StgValue_1201 (370)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:85  store i8 %this_assign_51_1, i8* %ShuffleConvs_0_Downs_103, align 1

ST_16: tmp6 (410)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_1)
.preheader62.preheader_ifconv:125  %tmp6 = or i1 %brmerge40_demorgan_i_235, %tmp_373_1

ST_16: underflow_not_1 (411)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_1)
.preheader62.preheader_ifconv:126  %underflow_not_1 = or i1 %tmp6, %p_38_i_i3_1

ST_16: p_Val2_119_mux_1 (412)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:127  %p_Val2_119_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_119_1

ST_16: p_Val2_119_1_348 (413)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_1)
.preheader62.preheader_ifconv:128  %p_Val2_119_1_348 = select i1 %underflow_1, i8 -128, i8 %p_Val2_119_1

ST_16: this_assign_1_1 (414)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:129  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_119_mux_1, i8 %p_Val2_119_1_348

ST_16: StgValue_1207 (415)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:130  store i8 %this_assign_1_1, i8* %ShuffleConvs_0_Downs_108, align 1

ST_16: tmp8 (450)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_1)
.preheader62.preheader_ifconv:165  %tmp8 = or i1 %brmerge40_demorgan_i_236, %tmp_388_1

ST_16: underflow_19_not_1 (451)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_1)
.preheader62.preheader_ifconv:166  %underflow_19_not_1 = or i1 %tmp8, %p_38_i_i_1

ST_16: p_Val2_124_mux_1 (452)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:167  %p_Val2_124_mux_1 = select i1 %brmerge_i_i_i3_1, i8 127, i8 %p_Val2_124_1

ST_16: p_Val2_124_1_349 (453)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_1)
.preheader62.preheader_ifconv:168  %p_Val2_124_1_349 = select i1 %underflow_19_1, i8 -128, i8 %p_Val2_124_1

ST_16: this_assign_51_1_1 (454)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:169  %this_assign_51_1_1 = select i1 %underflow_19_not_1, i8 %p_Val2_124_mux_1, i8 %p_Val2_124_1_349

ST_16: StgValue_1213 (455)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:170  store i8 %this_assign_51_1_1, i8* %ShuffleConvs_0_Downs_100, align 1

ST_16: tmp10 (495)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_2)
.preheader62.preheader_ifconv:210  %tmp10 = or i1 %brmerge40_demorgan_i_237, %tmp_373_2

ST_16: underflow_not_2 (496)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_2)
.preheader62.preheader_ifconv:211  %underflow_not_2 = or i1 %tmp10, %p_38_i_i3_2

ST_16: p_Val2_119_mux_2 (497)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:212  %p_Val2_119_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_119_2

ST_16: p_Val2_119_2_350 (498)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_2)
.preheader62.preheader_ifconv:213  %p_Val2_119_2_350 = select i1 %underflow_2, i8 -128, i8 %p_Val2_119_2

ST_16: this_assign_1_2 (499)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:214  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_119_mux_2, i8 %p_Val2_119_2_350

ST_16: StgValue_1219 (500)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:215  store i8 %this_assign_1_2, i8* %ShuffleConvs_0_Downs_112, align 1

ST_16: tmp12 (535)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_2)
.preheader62.preheader_ifconv:250  %tmp12 = or i1 %brmerge40_demorgan_i_238, %tmp_388_2

ST_16: underflow_19_not_2 (536)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_2)
.preheader62.preheader_ifconv:251  %underflow_19_not_2 = or i1 %tmp12, %p_38_i_i_2

ST_16: p_Val2_124_mux_2 (537)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:252  %p_Val2_124_mux_2 = select i1 %brmerge_i_i_i3_2, i8 127, i8 %p_Val2_124_2

ST_16: p_Val2_124_2_351 (538)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_2)
.preheader62.preheader_ifconv:253  %p_Val2_124_2_351 = select i1 %underflow_19_2, i8 -128, i8 %p_Val2_124_2

ST_16: this_assign_51_1_2 (539)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:254  %this_assign_51_1_2 = select i1 %underflow_19_not_2, i8 %p_Val2_124_mux_2, i8 %p_Val2_124_2_351

ST_16: StgValue_1225 (540)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:255  store i8 %this_assign_51_1_2, i8* %ShuffleConvs_0_Downs_102, align 1

ST_16: tmp14 (580)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_3)
.preheader62.preheader_ifconv:295  %tmp14 = or i1 %brmerge40_demorgan_i_239, %tmp_373_3

ST_16: underflow_not_3 (581)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_3)
.preheader62.preheader_ifconv:296  %underflow_not_3 = or i1 %tmp14, %p_38_i_i3_3

ST_16: p_Val2_119_mux_3 (582)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:297  %p_Val2_119_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_119_3

ST_16: p_Val2_119_3_352 (583)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_3)
.preheader62.preheader_ifconv:298  %p_Val2_119_3_352 = select i1 %underflow_3, i8 -128, i8 %p_Val2_119_3

ST_16: this_assign_1_3 (584)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:299  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_119_mux_3, i8 %p_Val2_119_3_352

ST_16: StgValue_1231 (585)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:300  store i8 %this_assign_1_3, i8* %ShuffleConvs_0_Downs_105, align 1

ST_16: tmp16 (620)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_3)
.preheader62.preheader_ifconv:335  %tmp16 = or i1 %brmerge40_demorgan_i_240, %tmp_388_3

ST_16: underflow_19_not_3 (621)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_3)
.preheader62.preheader_ifconv:336  %underflow_19_not_3 = or i1 %tmp16, %p_38_i_i_3

ST_16: p_Val2_124_mux_3 (622)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:337  %p_Val2_124_mux_3 = select i1 %brmerge_i_i_i3_3, i8 127, i8 %p_Val2_124_3

ST_16: p_Val2_124_3_353 (623)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_3)
.preheader62.preheader_ifconv:338  %p_Val2_124_3_353 = select i1 %underflow_19_3, i8 -128, i8 %p_Val2_124_3

ST_16: this_assign_51_1_3 (624)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:339  %this_assign_51_1_3 = select i1 %underflow_19_not_3, i8 %p_Val2_124_mux_3, i8 %p_Val2_124_3_353

ST_16: StgValue_1237 (625)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:340  store i8 %this_assign_51_1_3, i8* %ShuffleConvs_0_Downs_99, align 1

ST_16: tmp18 (665)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_4)
.preheader62.preheader_ifconv:380  %tmp18 = or i1 %brmerge40_demorgan_i_241, %tmp_373_4

ST_16: underflow_not_4 (666)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_4)
.preheader62.preheader_ifconv:381  %underflow_not_4 = or i1 %tmp18, %p_38_i_i3_4

ST_16: p_Val2_119_mux_4 (667)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:382  %p_Val2_119_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_119_4

ST_16: p_Val2_119_4_354 (668)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_4)
.preheader62.preheader_ifconv:383  %p_Val2_119_4_354 = select i1 %underflow_4, i8 -128, i8 %p_Val2_119_4

ST_16: this_assign_1_4 (669)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:384  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_119_mux_4, i8 %p_Val2_119_4_354

ST_16: StgValue_1243 (670)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:385  store i8 %this_assign_1_4, i8* %ShuffleConvs_0_Downs_104, align 1

ST_16: tmp20 (705)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_4)
.preheader62.preheader_ifconv:420  %tmp20 = or i1 %brmerge40_demorgan_i_242, %tmp_388_4

ST_16: underflow_19_not_4 (706)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_4)
.preheader62.preheader_ifconv:421  %underflow_19_not_4 = or i1 %tmp20, %p_38_i_i_4

ST_16: p_Val2_124_mux_4 (707)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:422  %p_Val2_124_mux_4 = select i1 %brmerge_i_i_i3_4, i8 127, i8 %p_Val2_124_4

ST_16: p_Val2_124_4_355 (708)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_4)
.preheader62.preheader_ifconv:423  %p_Val2_124_4_355 = select i1 %underflow_19_4, i8 -128, i8 %p_Val2_124_4

ST_16: this_assign_51_1_4 (709)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:424  %this_assign_51_1_4 = select i1 %underflow_19_not_4, i8 %p_Val2_124_mux_4, i8 %p_Val2_124_4_355

ST_16: StgValue_1249 (710)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:425  store i8 %this_assign_51_1_4, i8* %ShuffleConvs_0_Downs_97, align 1

ST_16: tmp22 (750)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_5)
.preheader62.preheader_ifconv:465  %tmp22 = or i1 %brmerge40_demorgan_i_243, %tmp_373_5

ST_16: underflow_not_5 (751)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_5)
.preheader62.preheader_ifconv:466  %underflow_not_5 = or i1 %tmp22, %p_38_i_i3_5

ST_16: p_Val2_119_mux_5 (752)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:467  %p_Val2_119_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_119_5

ST_16: p_Val2_119_5_356 (753)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_5)
.preheader62.preheader_ifconv:468  %p_Val2_119_5_356 = select i1 %underflow_5, i8 -128, i8 %p_Val2_119_5

ST_16: this_assign_1_5 (754)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:469  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_119_mux_5, i8 %p_Val2_119_5_356

ST_16: StgValue_1255 (755)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:470  store i8 %this_assign_1_5, i8* %ShuffleConvs_0_Downs_118, align 1

ST_16: tmp24 (790)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_5)
.preheader62.preheader_ifconv:505  %tmp24 = or i1 %brmerge40_demorgan_i_244, %tmp_388_5

ST_16: underflow_19_not_5 (791)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_5)
.preheader62.preheader_ifconv:506  %underflow_19_not_5 = or i1 %tmp24, %p_38_i_i_5

ST_16: p_Val2_124_mux_5 (792)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:507  %p_Val2_124_mux_5 = select i1 %brmerge_i_i_i3_5, i8 127, i8 %p_Val2_124_5

ST_16: p_Val2_124_5_357 (793)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_5)
.preheader62.preheader_ifconv:508  %p_Val2_124_5_357 = select i1 %underflow_19_5, i8 -128, i8 %p_Val2_124_5

ST_16: this_assign_51_1_5 (794)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:509  %this_assign_51_1_5 = select i1 %underflow_19_not_5, i8 %p_Val2_124_mux_5, i8 %p_Val2_124_5_357

ST_16: StgValue_1261 (795)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:510  store i8 %this_assign_51_1_5, i8* %ShuffleConvs_0_Downs_114, align 1

ST_16: tmp26 (835)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_6)
.preheader62.preheader_ifconv:550  %tmp26 = or i1 %brmerge40_demorgan_i_245, %tmp_373_6

ST_16: underflow_not_6 (836)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_6)
.preheader62.preheader_ifconv:551  %underflow_not_6 = or i1 %tmp26, %p_38_i_i3_6

ST_16: p_Val2_119_mux_6 (837)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:552  %p_Val2_119_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_119_6

ST_16: p_Val2_119_6_358 (838)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_6)
.preheader62.preheader_ifconv:553  %p_Val2_119_6_358 = select i1 %underflow_6, i8 -128, i8 %p_Val2_119_6

ST_16: this_assign_1_6 (839)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:554  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_119_mux_6, i8 %p_Val2_119_6_358

ST_16: StgValue_1267 (840)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:555  store i8 %this_assign_1_6, i8* %ShuffleConvs_0_Downs_95, align 1

ST_16: tmp28 (875)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_6)
.preheader62.preheader_ifconv:590  %tmp28 = or i1 %brmerge40_demorgan_i_246, %tmp_388_6

ST_16: underflow_19_not_6 (876)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_6)
.preheader62.preheader_ifconv:591  %underflow_19_not_6 = or i1 %tmp28, %p_38_i_i_6

ST_16: p_Val2_124_mux_6 (877)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:592  %p_Val2_124_mux_6 = select i1 %brmerge_i_i_i3_6, i8 127, i8 %p_Val2_124_6

ST_16: p_Val2_124_6_359 (878)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_6)
.preheader62.preheader_ifconv:593  %p_Val2_124_6_359 = select i1 %underflow_19_6, i8 -128, i8 %p_Val2_124_6

ST_16: this_assign_51_1_6 (879)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:594  %this_assign_51_1_6 = select i1 %underflow_19_not_6, i8 %p_Val2_124_mux_6, i8 %p_Val2_124_6_359

ST_16: StgValue_1273 (880)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:595  store i8 %this_assign_51_1_6, i8* %ShuffleConvs_0_Downs_115, align 1

ST_16: tmp30 (920)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_7)
.preheader62.preheader_ifconv:635  %tmp30 = or i1 %brmerge40_demorgan_i_247, %tmp_373_7

ST_16: underflow_not_7 (921)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_7)
.preheader62.preheader_ifconv:636  %underflow_not_7 = or i1 %tmp30, %p_38_i_i3_7

ST_16: p_Val2_119_mux_7 (922)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:637  %p_Val2_119_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_119_7

ST_16: p_Val2_119_7_360 (923)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_7)
.preheader62.preheader_ifconv:638  %p_Val2_119_7_360 = select i1 %underflow_7, i8 -128, i8 %p_Val2_119_7

ST_16: this_assign_1_7 (924)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:639  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_119_mux_7, i8 %p_Val2_119_7_360

ST_16: StgValue_1279 (925)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:640  store i8 %this_assign_1_7, i8* %ShuffleConvs_0_Downs_101, align 1

ST_16: tmp32 (960)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_7)
.preheader62.preheader_ifconv:675  %tmp32 = or i1 %brmerge40_demorgan_i_248, %tmp_388_7

ST_16: underflow_19_not_7 (961)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_7)
.preheader62.preheader_ifconv:676  %underflow_19_not_7 = or i1 %tmp32, %p_38_i_i_7

ST_16: p_Val2_124_mux_7 (962)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:677  %p_Val2_124_mux_7 = select i1 %brmerge_i_i_i3_7, i8 127, i8 %p_Val2_124_7

ST_16: p_Val2_124_7_361 (963)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_7)
.preheader62.preheader_ifconv:678  %p_Val2_124_7_361 = select i1 %underflow_19_7, i8 -128, i8 %p_Val2_124_7

ST_16: this_assign_51_1_7 (964)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:679  %this_assign_51_1_7 = select i1 %underflow_19_not_7, i8 %p_Val2_124_mux_7, i8 %p_Val2_124_7_361

ST_16: StgValue_1285 (965)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:680  store i8 %this_assign_51_1_7, i8* %ShuffleConvs_0_Downs_109, align 1

ST_16: tmp34 (1005)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_8)
.preheader62.preheader_ifconv:720  %tmp34 = or i1 %brmerge40_demorgan_i_249, %tmp_373_8

ST_16: underflow_not_8 (1006)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_8)
.preheader62.preheader_ifconv:721  %underflow_not_8 = or i1 %tmp34, %p_38_i_i3_8

ST_16: p_Val2_119_mux_8 (1007)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:722  %p_Val2_119_mux_8 = select i1 %brmerge_i_i_i_8, i8 127, i8 %p_Val2_119_8

ST_16: p_Val2_119_8_362 (1008)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_8)
.preheader62.preheader_ifconv:723  %p_Val2_119_8_362 = select i1 %underflow_8, i8 -128, i8 %p_Val2_119_8

ST_16: this_assign_1_8 (1009)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:724  %this_assign_1_8 = select i1 %underflow_not_8, i8 %p_Val2_119_mux_8, i8 %p_Val2_119_8_362

ST_16: StgValue_1291 (1010)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:725  store i8 %this_assign_1_8, i8* %ShuffleConvs_0_Downs_113, align 1

ST_16: tmp36 (1045)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_8)
.preheader62.preheader_ifconv:760  %tmp36 = or i1 %brmerge40_demorgan_i_250, %tmp_388_8

ST_16: underflow_19_not_8 (1046)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_8)
.preheader62.preheader_ifconv:761  %underflow_19_not_8 = or i1 %tmp36, %p_38_i_i_8

ST_16: p_Val2_124_mux_8 (1047)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:762  %p_Val2_124_mux_8 = select i1 %brmerge_i_i_i3_8, i8 127, i8 %p_Val2_124_8

ST_16: p_Val2_124_8_363 (1048)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_8)
.preheader62.preheader_ifconv:763  %p_Val2_124_8_363 = select i1 %underflow_19_8, i8 -128, i8 %p_Val2_124_8

ST_16: this_assign_51_1_8 (1049)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:764  %this_assign_51_1_8 = select i1 %underflow_19_not_8, i8 %p_Val2_124_mux_8, i8 %p_Val2_124_8_363

ST_16: StgValue_1297 (1050)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:765  store i8 %this_assign_51_1_8, i8* %ShuffleConvs_0_Downs_110, align 1

ST_16: tmp38 (1090)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_9)
.preheader62.preheader_ifconv:805  %tmp38 = or i1 %brmerge40_demorgan_i_251, %tmp_373_9

ST_16: underflow_not_9 (1091)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_9)
.preheader62.preheader_ifconv:806  %underflow_not_9 = or i1 %tmp38, %p_38_i_i3_9

ST_16: p_Val2_119_mux_9 (1092)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:807  %p_Val2_119_mux_9 = select i1 %brmerge_i_i_i_9, i8 127, i8 %p_Val2_119_9

ST_16: p_Val2_119_9_364 (1093)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_9)
.preheader62.preheader_ifconv:808  %p_Val2_119_9_364 = select i1 %underflow_9, i8 -128, i8 %p_Val2_119_9

ST_16: this_assign_1_9 (1094)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:809  %this_assign_1_9 = select i1 %underflow_not_9, i8 %p_Val2_119_mux_9, i8 %p_Val2_119_9_364

ST_16: StgValue_1303 (1095)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:810  store i8 %this_assign_1_9, i8* %ShuffleConvs_0_Downs_117, align 1

ST_16: tmp40 (1130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_9)
.preheader62.preheader_ifconv:845  %tmp40 = or i1 %brmerge40_demorgan_i_252, %tmp_388_9

ST_16: underflow_19_not_9 (1131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_9)
.preheader62.preheader_ifconv:846  %underflow_19_not_9 = or i1 %tmp40, %p_38_i_i_9

ST_16: p_Val2_124_mux_9 (1132)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:847  %p_Val2_124_mux_9 = select i1 %brmerge_i_i_i3_9, i8 127, i8 %p_Val2_124_9

ST_16: p_Val2_124_9_365 (1133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_9)
.preheader62.preheader_ifconv:848  %p_Val2_124_9_365 = select i1 %underflow_19_9, i8 -128, i8 %p_Val2_124_9

ST_16: this_assign_51_1_9 (1134)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:849  %this_assign_51_1_9 = select i1 %underflow_19_not_9, i8 %p_Val2_124_mux_9, i8 %p_Val2_124_9_365

ST_16: StgValue_1309 (1135)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:850  store i8 %this_assign_51_1_9, i8* %ShuffleConvs_0_Downs_116, align 1

ST_16: tmp42 (1175)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_10)
.preheader62.preheader_ifconv:890  %tmp42 = or i1 %brmerge40_demorgan_i_253, %tmp_373_s

ST_16: underflow_not_10 (1176)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_10)
.preheader62.preheader_ifconv:891  %underflow_not_10 = or i1 %tmp42, %p_38_i_i3_10

ST_16: p_Val2_119_mux_s (1177)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:892  %p_Val2_119_mux_s = select i1 %brmerge_i_i_i_10, i8 127, i8 %p_Val2_119_s

ST_16: p_Val2_119_s_366 (1178)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_10)
.preheader62.preheader_ifconv:893  %p_Val2_119_s_366 = select i1 %underflow_10, i8 -128, i8 %p_Val2_119_s

ST_16: this_assign_1_10 (1179)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:894  %this_assign_1_10 = select i1 %underflow_not_10, i8 %p_Val2_119_mux_s, i8 %p_Val2_119_s_366

ST_16: StgValue_1315 (1180)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:895  store i8 %this_assign_1_10, i8* %ShuffleConvs_0_Downs_111, align 1

ST_16: tmp44 (1215)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_s)
.preheader62.preheader_ifconv:930  %tmp44 = or i1 %brmerge40_demorgan_i_254, %tmp_388_s

ST_16: underflow_19_not_s (1216)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_s)
.preheader62.preheader_ifconv:931  %underflow_19_not_s = or i1 %tmp44, %p_38_i_i_10

ST_16: p_Val2_124_mux_s (1217)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:932  %p_Val2_124_mux_s = select i1 %brmerge_i_i_i3_10, i8 127, i8 %p_Val2_124_s

ST_16: p_Val2_124_s_367 (1218)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_s)
.preheader62.preheader_ifconv:933  %p_Val2_124_s_367 = select i1 %underflow_19_s, i8 -128, i8 %p_Val2_124_s

ST_16: this_assign_51_1_s (1219)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:934  %this_assign_51_1_s = select i1 %underflow_19_not_s, i8 %p_Val2_124_mux_s, i8 %p_Val2_124_s_367

ST_16: StgValue_1321 (1220)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:935  store i8 %this_assign_51_1_s, i8* %ShuffleConvs_0_Downs_96, align 1

ST_16: tmp46 (1260)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_11)
.preheader62.preheader_ifconv:975  %tmp46 = or i1 %brmerge40_demorgan_i_255, %tmp_373_10

ST_16: underflow_not_11 (1261)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_11)
.preheader62.preheader_ifconv:976  %underflow_not_11 = or i1 %tmp46, %p_38_i_i3_s

ST_16: p_Val2_119_mux_10 (1262)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:977  %p_Val2_119_mux_10 = select i1 %brmerge_i_i_i_11, i8 127, i8 %p_Val2_119_10

ST_16: p_Val2_119_10_368 (1263)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:221 (grouped into LUT with out node this_assign_1_11)
.preheader62.preheader_ifconv:978  %p_Val2_119_10_368 = select i1 %underflow_11, i8 -128, i8 %p_Val2_119_10

ST_16: this_assign_1_11 (1264)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:221 (out node of the LUT)
.preheader62.preheader_ifconv:979  %this_assign_1_11 = select i1 %underflow_not_11, i8 %p_Val2_119_mux_10, i8 %p_Val2_119_10_368

ST_16: StgValue_1327 (1265)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:221
.preheader62.preheader_ifconv:980  store i8 %this_assign_1_11, i8* %ShuffleConvs_0_Downs_107, align 1

ST_16: tmp48 (1300)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_10)
.preheader62.preheader_ifconv:1015  %tmp48 = or i1 %brmerge40_demorgan_i_256, %tmp_388_10

ST_16: underflow_19_not_10 (1301)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_10)
.preheader62.preheader_ifconv:1016  %underflow_19_not_10 = or i1 %tmp48, %p_38_i_i_11

ST_16: p_Val2_124_mux_10 (1302)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:1017  %p_Val2_124_mux_10 = select i1 %brmerge_i_i_i3_s, i8 127, i8 %p_Val2_124_10

ST_16: p_Val2_124_10_369 (1303)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:222 (grouped into LUT with out node this_assign_51_1_10)
.preheader62.preheader_ifconv:1018  %p_Val2_124_10_369 = select i1 %underflow_19_10, i8 -128, i8 %p_Val2_124_10

ST_16: this_assign_51_1_10 (1304)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:222 (out node of the LUT)
.preheader62.preheader_ifconv:1019  %this_assign_51_1_10 = select i1 %underflow_19_not_10, i8 %p_Val2_124_mux_10, i8 %p_Val2_124_10_369

ST_16: StgValue_1333 (1305)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:222
.preheader62.preheader_ifconv:1020  store i8 %this_assign_51_1_10, i8* %ShuffleConvs_0_Downs_106, align 1

ST_16: StgValue_1334 (1306)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:214
.preheader62.preheader_ifconv:1021  br label %.preheader63


 <State 17>: 5.01ns
ST_17: indvar_flatten2 (1316)  [1/1] 0.00ns
.preheader:0  %indvar_flatten2 = phi i15 [ %indvar_flatten_next1_2, %._crit_edge68 ], [ 0, %.preheader.preheader ]

ST_17: co4 (1317)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:230
.preheader:1  %co4 = phi i5 [ %co4_mid2, %._crit_edge68 ], [ 0, %.preheader.preheader ]

ST_17: indvar_flatten3 (1318)  [1/1] 0.00ns
.preheader:2  %indvar_flatten3 = phi i12 [ %indvar_flatten_next1_1, %._crit_edge68 ], [ 0, %.preheader.preheader ]

ST_17: h5 (1319)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:231
.preheader:3  %h5 = phi i6 [ %h5_cast_mid2, %._crit_edge68 ], [ 1, %.preheader.preheader ]

ST_17: w6 (1320)  [1/1] 0.00ns
.preheader:4  %w6 = phi i6 [ %w_24, %._crit_edge68 ], [ 1, %.preheader.preheader ]

ST_17: exitcond_flatten6 (1321)  [1/1] 3.02ns
.preheader:5  %exitcond_flatten6 = icmp eq i15 %indvar_flatten2, -8192

ST_17: indvar_flatten_next1_2 (1322)  [1/1] 2.35ns
.preheader:6  %indvar_flatten_next1_2 = add i15 %indvar_flatten2, 1

ST_17: StgValue_1342 (1323)  [1/1] 0.00ns
.preheader:7  br i1 %exitcond_flatten6, label %4, label %.preheader61

ST_17: exitcond_flatten7 (1327)  [1/1] 2.94ns
.preheader61:2  %exitcond_flatten7 = icmp eq i12 %indvar_flatten3, 1024

ST_17: indvar_flatten21_op (1477)  [1/1] 2.33ns
._crit_edge68:2  %indvar_flatten21_op = add i12 %indvar_flatten3, 1

ST_17: indvar_flatten_next1_1 (1478)  [1/1] 2.07ns
._crit_edge68:3  %indvar_flatten_next1_1 = select i1 %exitcond_flatten7, i12 1, i12 %indvar_flatten21_op


 <State 18>: 8.02ns
ST_18: co_18 (1325)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:230
.preheader61:0  %co_18 = add i5 %co4, 1

ST_18: h5_mid (1328)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:231
.preheader61:3  %h5_mid = select i1 %exitcond_flatten7, i6 1, i6 %h5

ST_18: not_exitcond_flatten_8 (1329)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:232 (grouped into LUT with out node exitcond_mid)
.preheader61:4  %not_exitcond_flatten_8 = xor i1 %exitcond_flatten7, true

ST_18: exitcond27 (1330)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:232
.preheader61:5  %exitcond27 = icmp eq i6 %w6, -31

ST_18: exitcond_mid (1331)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:232 (out node of the LUT)
.preheader61:6  %exitcond_mid = and i1 %exitcond27, %not_exitcond_flatten_8

ST_18: co4_mid2 (1332)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:230
.preheader61:7  %co4_mid2 = select i1 %exitcond_flatten7, i5 %co_18, i5 %co4

ST_18: h_7 (1333)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:231
.preheader61:8  %h_7 = add i6 %h5_mid, 1

ST_18: tmp_388 (1334)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:232 (grouped into LUT with out node w6_mid2)
.preheader61:9  %tmp_388 = or i1 %exitcond_mid, %exitcond_flatten7

ST_18: w6_mid2 (1335)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:232 (out node of the LUT)
.preheader61:10  %w6_mid2 = select i1 %tmp_388, i6 1, i6 %w6

ST_18: h5_cast_mid2 (1336)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:231
.preheader61:11  %h5_cast_mid2 = select i1 %exitcond_mid, i6 %h_7, i6 %h5_mid


 <State 19>: 7.04ns
ST_19: tmp_1527 (1337)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:231
.preheader61:12  %tmp_1527 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %h5_cast_mid2, i5 0)

ST_19: p_shl8_cast (1338)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:231
.preheader61:13  %p_shl8_cast = zext i11 %tmp_1527 to i12

ST_19: tmp_1528 (1339)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:231
.preheader61:14  %tmp_1528 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %h5_cast_mid2, i1 false)

ST_19: p_shl9_cast (1340)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:15  %p_shl9_cast = zext i7 %tmp_1528 to i12

ST_19: tmp_389 (1341)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:16  %tmp_389 = add i12 %p_shl8_cast, %p_shl9_cast

ST_19: w6_cast_cast (1342)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:17  %w6_cast_cast = zext i6 %w6_mid2 to i12

ST_19: tmp_390 (1343)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:18  %tmp_390 = add i12 %w6_cast_cast, %tmp_389

ST_19: tmp_416_cast (1344)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:19  %tmp_416_cast = zext i12 %tmp_390 to i32

ST_19: ShuffleConvs_0_Downs_143 (1345)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:20  %ShuffleConvs_0_Downs_143 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_3, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_144 (1346)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:21  %ShuffleConvs_0_Downs_144 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_8, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_145 (1347)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:22  %ShuffleConvs_0_Downs_145 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_15, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_146 (1348)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:23  %ShuffleConvs_0_Downs_146 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_23, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_147 (1349)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:24  %ShuffleConvs_0_Downs_147 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_16, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_148 (1350)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:25  %ShuffleConvs_0_Downs_148 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_18, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_149 (1351)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:26  %ShuffleConvs_0_Downs_149 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_2, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_150 (1352)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:27  %ShuffleConvs_0_Downs_150 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_17, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_151 (1353)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:28  %ShuffleConvs_0_Downs_151 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_19, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_152 (1354)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:29  %ShuffleConvs_0_Downs_152 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_5, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_153 (1355)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:30  %ShuffleConvs_0_Downs_153 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_6, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_154 (1356)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:31  %ShuffleConvs_0_Downs_154 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_7, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_155 (1357)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:32  %ShuffleConvs_0_Downs_155 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_20, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_156 (1358)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:33  %ShuffleConvs_0_Downs_156 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_22, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_157 (1359)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:34  %ShuffleConvs_0_Downs_157 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_12, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_158 (1360)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:35  %ShuffleConvs_0_Downs_158 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_10, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_159 (1361)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:36  %ShuffleConvs_0_Downs_159 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_21, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_160 (1362)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:37  %ShuffleConvs_0_Downs_160 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_11, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_161 (1363)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:38  %ShuffleConvs_0_Downs_161 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_1, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_162 (1364)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:39  %ShuffleConvs_0_Downs_162 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_14, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_163 (1365)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:40  %ShuffleConvs_0_Downs_163 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_13, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_164 (1366)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:41  %ShuffleConvs_0_Downs_164 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_9, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_165 (1367)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:42  %ShuffleConvs_0_Downs_165 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs, i32 0, i32 %tmp_416_cast

ST_19: ShuffleConvs_0_Downs_166 (1368)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:43  %ShuffleConvs_0_Downs_166 = getelementptr [1156 x i8]* @ShuffleConvs_0_Downs_4, i32 0, i32 %tmp_416_cast

ST_19: tmp_22 (1369)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:232
.preheader61:44  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_19: ShuffleConvs_0_Downs_167 (1371)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:46  %ShuffleConvs_0_Downs_167 = load i8* %ShuffleConvs_0_Downs_146, align 1

ST_19: ShuffleConvs_0_Downs_168 (1372)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:47  %ShuffleConvs_0_Downs_168 = load i8* %ShuffleConvs_0_Downs_156, align 1

ST_19: ShuffleConvs_0_Downs_169 (1373)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:48  %ShuffleConvs_0_Downs_169 = load i8* %ShuffleConvs_0_Downs_160, align 1

ST_19: ShuffleConvs_0_Downs_170 (1374)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:49  %ShuffleConvs_0_Downs_170 = load i8* %ShuffleConvs_0_Downs_153, align 1

ST_19: ShuffleConvs_0_Downs_171 (1375)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:50  %ShuffleConvs_0_Downs_171 = load i8* %ShuffleConvs_0_Downs_152, align 1

ST_19: ShuffleConvs_0_Downs_172 (1376)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:51  %ShuffleConvs_0_Downs_172 = load i8* %ShuffleConvs_0_Downs_166, align 1

ST_19: ShuffleConvs_0_Downs_173 (1377)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:52  %ShuffleConvs_0_Downs_173 = load i8* %ShuffleConvs_0_Downs_143, align 1

ST_19: ShuffleConvs_0_Downs_174 (1378)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:53  %ShuffleConvs_0_Downs_174 = load i8* %ShuffleConvs_0_Downs_149, align 1

ST_19: ShuffleConvs_0_Downs_175 (1379)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:54  %ShuffleConvs_0_Downs_175 = load i8* %ShuffleConvs_0_Downs_161, align 1

ST_19: ShuffleConvs_0_Downs_176 (1380)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:55  %ShuffleConvs_0_Downs_176 = load i8* %ShuffleConvs_0_Downs_165, align 1

ST_19: ShuffleConvs_0_Downs_177 (1381)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:56  %ShuffleConvs_0_Downs_177 = load i8* %ShuffleConvs_0_Downs_159, align 1

ST_19: ShuffleConvs_0_Downs_178 (1382)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:57  %ShuffleConvs_0_Downs_178 = load i8* %ShuffleConvs_0_Downs_155, align 1

ST_19: ShuffleConvs_0_Downs_179 (1383)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:58  %ShuffleConvs_0_Downs_179 = load i8* %ShuffleConvs_0_Downs_151, align 1

ST_19: ShuffleConvs_0_Downs_180 (1384)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:59  %ShuffleConvs_0_Downs_180 = load i8* %ShuffleConvs_0_Downs_148, align 1

ST_19: ShuffleConvs_0_Downs_181 (1385)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:60  %ShuffleConvs_0_Downs_181 = load i8* %ShuffleConvs_0_Downs_150, align 1

ST_19: ShuffleConvs_0_Downs_182 (1386)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:61  %ShuffleConvs_0_Downs_182 = load i8* %ShuffleConvs_0_Downs_147, align 1

ST_19: ShuffleConvs_0_Downs_183 (1387)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:62  %ShuffleConvs_0_Downs_183 = load i8* %ShuffleConvs_0_Downs_145, align 1

ST_19: ShuffleConvs_0_Downs_184 (1388)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:63  %ShuffleConvs_0_Downs_184 = load i8* %ShuffleConvs_0_Downs_162, align 1

ST_19: ShuffleConvs_0_Downs_185 (1389)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:64  %ShuffleConvs_0_Downs_185 = load i8* %ShuffleConvs_0_Downs_163, align 1

ST_19: ShuffleConvs_0_Downs_186 (1390)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:65  %ShuffleConvs_0_Downs_186 = load i8* %ShuffleConvs_0_Downs_157, align 1

ST_19: ShuffleConvs_0_Downs_187 (1391)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:66  %ShuffleConvs_0_Downs_187 = load i8* %ShuffleConvs_0_Downs_158, align 1

ST_19: ShuffleConvs_0_Downs_188 (1392)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:67  %ShuffleConvs_0_Downs_188 = load i8* %ShuffleConvs_0_Downs_164, align 1

ST_19: ShuffleConvs_0_Downs_189 (1393)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:68  %ShuffleConvs_0_Downs_189 = load i8* %ShuffleConvs_0_Downs_144, align 1

ST_19: ShuffleConvs_0_Downs_190 (1394)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:69  %ShuffleConvs_0_Downs_190 = load i8* %ShuffleConvs_0_Downs_154, align 1

ST_19: empty_370 (1475)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:237
._crit_edge68:0  %empty_370 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_22)

ST_19: w_24 (1476)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:232
._crit_edge68:1  %w_24 = add i6 %w6_mid2, 1

ST_19: StgValue_1415 (1479)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:232
._crit_edge68:4  br label %.preheader


 <State 20>: 6.46ns
ST_20: empty_371 (1326)  [1/1] 0.00ns
.preheader61:1  %empty_371 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24576, i64 24576, i64 24576)

ST_20: StgValue_1417 (1370)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:233
.preheader61:45  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_20: ShuffleConvs_0_Downs_167 (1371)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:46  %ShuffleConvs_0_Downs_167 = load i8* %ShuffleConvs_0_Downs_146, align 1

ST_20: ShuffleConvs_0_Downs_168 (1372)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:47  %ShuffleConvs_0_Downs_168 = load i8* %ShuffleConvs_0_Downs_156, align 1

ST_20: ShuffleConvs_0_Downs_169 (1373)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:48  %ShuffleConvs_0_Downs_169 = load i8* %ShuffleConvs_0_Downs_160, align 1

ST_20: ShuffleConvs_0_Downs_170 (1374)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:49  %ShuffleConvs_0_Downs_170 = load i8* %ShuffleConvs_0_Downs_153, align 1

ST_20: ShuffleConvs_0_Downs_171 (1375)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:50  %ShuffleConvs_0_Downs_171 = load i8* %ShuffleConvs_0_Downs_152, align 1

ST_20: ShuffleConvs_0_Downs_172 (1376)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:51  %ShuffleConvs_0_Downs_172 = load i8* %ShuffleConvs_0_Downs_166, align 1

ST_20: ShuffleConvs_0_Downs_173 (1377)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:52  %ShuffleConvs_0_Downs_173 = load i8* %ShuffleConvs_0_Downs_143, align 1

ST_20: ShuffleConvs_0_Downs_174 (1378)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:53  %ShuffleConvs_0_Downs_174 = load i8* %ShuffleConvs_0_Downs_149, align 1

ST_20: ShuffleConvs_0_Downs_175 (1379)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:54  %ShuffleConvs_0_Downs_175 = load i8* %ShuffleConvs_0_Downs_161, align 1

ST_20: ShuffleConvs_0_Downs_176 (1380)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:55  %ShuffleConvs_0_Downs_176 = load i8* %ShuffleConvs_0_Downs_165, align 1

ST_20: ShuffleConvs_0_Downs_177 (1381)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:56  %ShuffleConvs_0_Downs_177 = load i8* %ShuffleConvs_0_Downs_159, align 1

ST_20: ShuffleConvs_0_Downs_178 (1382)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:57  %ShuffleConvs_0_Downs_178 = load i8* %ShuffleConvs_0_Downs_155, align 1

ST_20: ShuffleConvs_0_Downs_179 (1383)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:58  %ShuffleConvs_0_Downs_179 = load i8* %ShuffleConvs_0_Downs_151, align 1

ST_20: ShuffleConvs_0_Downs_180 (1384)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:59  %ShuffleConvs_0_Downs_180 = load i8* %ShuffleConvs_0_Downs_148, align 1

ST_20: ShuffleConvs_0_Downs_181 (1385)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:60  %ShuffleConvs_0_Downs_181 = load i8* %ShuffleConvs_0_Downs_150, align 1

ST_20: ShuffleConvs_0_Downs_182 (1386)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:61  %ShuffleConvs_0_Downs_182 = load i8* %ShuffleConvs_0_Downs_147, align 1

ST_20: ShuffleConvs_0_Downs_183 (1387)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:62  %ShuffleConvs_0_Downs_183 = load i8* %ShuffleConvs_0_Downs_145, align 1

ST_20: ShuffleConvs_0_Downs_184 (1388)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:63  %ShuffleConvs_0_Downs_184 = load i8* %ShuffleConvs_0_Downs_162, align 1

ST_20: ShuffleConvs_0_Downs_185 (1389)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:64  %ShuffleConvs_0_Downs_185 = load i8* %ShuffleConvs_0_Downs_163, align 1

ST_20: ShuffleConvs_0_Downs_186 (1390)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:65  %ShuffleConvs_0_Downs_186 = load i8* %ShuffleConvs_0_Downs_157, align 1

ST_20: ShuffleConvs_0_Downs_187 (1391)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:66  %ShuffleConvs_0_Downs_187 = load i8* %ShuffleConvs_0_Downs_158, align 1

ST_20: ShuffleConvs_0_Downs_188 (1392)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:67  %ShuffleConvs_0_Downs_188 = load i8* %ShuffleConvs_0_Downs_164, align 1

ST_20: ShuffleConvs_0_Downs_189 (1393)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:68  %ShuffleConvs_0_Downs_189 = load i8* %ShuffleConvs_0_Downs_144, align 1

ST_20: ShuffleConvs_0_Downs_190 (1394)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:69  %ShuffleConvs_0_Downs_190 = load i8* %ShuffleConvs_0_Downs_154, align 1

ST_20: tmp_168 (1395)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:70  %tmp_168 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %ShuffleConvs_0_Downs_167, i8 %ShuffleConvs_0_Downs_168, i8 %ShuffleConvs_0_Downs_169, i8 %ShuffleConvs_0_Downs_170, i8 %ShuffleConvs_0_Downs_171, i8 %ShuffleConvs_0_Downs_172, i8 %ShuffleConvs_0_Downs_173, i8 %ShuffleConvs_0_Downs_174, i8 %ShuffleConvs_0_Downs_175, i8 %ShuffleConvs_0_Downs_176, i8 %ShuffleConvs_0_Downs_177, i8 %ShuffleConvs_0_Downs_178, i8 %ShuffleConvs_0_Downs_179, i8 %ShuffleConvs_0_Downs_180, i8 %ShuffleConvs_0_Downs_181, i8 %ShuffleConvs_0_Downs_182, i8 %ShuffleConvs_0_Downs_183, i8 %ShuffleConvs_0_Downs_184, i8 %ShuffleConvs_0_Downs_185, i8 %ShuffleConvs_0_Downs_186, i8 %ShuffleConvs_0_Downs_187, i8 %ShuffleConvs_0_Downs_188, i8 %ShuffleConvs_0_Downs_189, i8 %ShuffleConvs_0_Downs_190, i5 %co4_mid2)

ST_20: tmp_1529 (1396)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:71  %tmp_1529 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_168, i32 7)

ST_20: StgValue_1444 (1397)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:234
.preheader61:72  br i1 %tmp_1529, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge68

ST_20: StgValue_1445 (1399)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:235
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i5 %co4_mid2, label %branch23 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
  ]

ST_20: StgValue_1446 (1401)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch22:0  store i8 0, i8* %ShuffleConvs_0_Downs_144, align 1

ST_20: StgValue_1447 (1402)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch22:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1448 (1404)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch21:0  store i8 0, i8* %ShuffleConvs_0_Downs_164, align 1

ST_20: StgValue_1449 (1405)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch21:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1450 (1407)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch20:0  store i8 0, i8* %ShuffleConvs_0_Downs_158, align 1

ST_20: StgValue_1451 (1408)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch20:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1452 (1410)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch19:0  store i8 0, i8* %ShuffleConvs_0_Downs_157, align 1

ST_20: StgValue_1453 (1411)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch19:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1454 (1413)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch18:0  store i8 0, i8* %ShuffleConvs_0_Downs_163, align 1

ST_20: StgValue_1455 (1414)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch18:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1456 (1416)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch17:0  store i8 0, i8* %ShuffleConvs_0_Downs_162, align 1

ST_20: StgValue_1457 (1417)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch17:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1458 (1419)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch16:0  store i8 0, i8* %ShuffleConvs_0_Downs_145, align 1

ST_20: StgValue_1459 (1420)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch16:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1460 (1422)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch15:0  store i8 0, i8* %ShuffleConvs_0_Downs_147, align 1

ST_20: StgValue_1461 (1423)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch15:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1462 (1425)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch14:0  store i8 0, i8* %ShuffleConvs_0_Downs_150, align 1

ST_20: StgValue_1463 (1426)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch14:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1464 (1428)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch13:0  store i8 0, i8* %ShuffleConvs_0_Downs_148, align 1

ST_20: StgValue_1465 (1429)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch13:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1466 (1431)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch12:0  store i8 0, i8* %ShuffleConvs_0_Downs_151, align 1

ST_20: StgValue_1467 (1432)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch12:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1468 (1434)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch11:0  store i8 0, i8* %ShuffleConvs_0_Downs_155, align 1

ST_20: StgValue_1469 (1435)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch11:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1470 (1437)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch10:0  store i8 0, i8* %ShuffleConvs_0_Downs_159, align 1

ST_20: StgValue_1471 (1438)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch10:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1472 (1440)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch9:0  store i8 0, i8* %ShuffleConvs_0_Downs_165, align 1

ST_20: StgValue_1473 (1441)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch9:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1474 (1443)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch8:0  store i8 0, i8* %ShuffleConvs_0_Downs_161, align 1

ST_20: StgValue_1475 (1444)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch8:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1476 (1446)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch7:0  store i8 0, i8* %ShuffleConvs_0_Downs_149, align 1

ST_20: StgValue_1477 (1447)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1478 (1449)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch6:0  store i8 0, i8* %ShuffleConvs_0_Downs_143, align 1

ST_20: StgValue_1479 (1450)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1480 (1452)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch5:0  store i8 0, i8* %ShuffleConvs_0_Downs_166, align 1

ST_20: StgValue_1481 (1453)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1482 (1455)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch4:0  store i8 0, i8* %ShuffleConvs_0_Downs_152, align 1

ST_20: StgValue_1483 (1456)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1484 (1458)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch3:0  store i8 0, i8* %ShuffleConvs_0_Downs_153, align 1

ST_20: StgValue_1485 (1459)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1486 (1461)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch2:0  store i8 0, i8* %ShuffleConvs_0_Downs_160, align 1

ST_20: StgValue_1487 (1462)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1488 (1464)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch1:0  store i8 0, i8* %ShuffleConvs_0_Downs_156, align 1

ST_20: StgValue_1489 (1465)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1490 (1467)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch0:0  store i8 0, i8* %ShuffleConvs_0_Downs_146, align 1

ST_20: StgValue_1491 (1468)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1492 (1470)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:235
branch23:0  store i8 0, i8* %ShuffleConvs_0_Downs_154, align 1

ST_20: StgValue_1493 (1471)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:235
branch23:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670

ST_20: StgValue_1494 (1473)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:236
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i670:0  br label %._crit_edge68


 <State 21>: 0.00ns
ST_21: StgValue_1495 (1481)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:240
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten1') with incoming values : ('indvar_flatten_next1') [53]  (1.59 ns)

 <State 2>: 5.01ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [55]  (0 ns)
	'icmp' operation ('exitcond_flatten5') [64]  (2.94 ns)
	'select' operation ('indvar_flatten_next') [188]  (2.07 ns)

 <State 3>: 8.28ns
The critical path consists of the following:
	'add' operation ('co', acceleartor_hls_padding/components.cpp:161) [62]  (2.33 ns)
	'select' operation ('co_cast_mid2_v', acceleartor_hls_padding/components.cpp:161) [66]  (2.07 ns)

 <State 4>: 7.04ns
The critical path consists of the following:
	'add' operation ('tmp_382', acceleartor_hls_padding/components.cpp:165) [79]  (1.89 ns)
	'add' operation ('tmp_383', acceleartor_hls_padding/components.cpp:165) [81]  (1.89 ns)
	'getelementptr' operation ('ShuffleConvs_0_Downs_92', acceleartor_hls_padding/components.cpp:165) [104]  (0 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:165) of variable 'bias_V_load', acceleartor_hls_padding/components.cpp:165 on array 'ShuffleConvs_0_Downs_9' [116]  (3.25 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:212) [193]  (1.59 ns)

 <State 6>: 3.88ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:212) [193]  (0 ns)
	'icmp' operation ('exitcond25', acceleartor_hls_padding/components.cpp:212) [200]  (3.88 ns)

 <State 7>: 3.88ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:213) [206]  (0 ns)
	'icmp' operation ('exitcond26', acceleartor_hls_padding/components.cpp:213) [235]  (3.88 ns)

 <State 8>: 7.66ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:214) [241]  (0 ns)
	'add' operation ('tmp_393', acceleartor_hls_padding/components.cpp:219) [247]  (1.88 ns)
	'add' operation ('tmp_394', acceleartor_hls_padding/components.cpp:219) [248]  (1.88 ns)
	'add' operation ('tmp_395', acceleartor_hls_padding/components.cpp:219) [252]  (1.95 ns)
	'add' operation ('tmp_396', acceleartor_hls_padding/components.cpp:219) [253]  (1.95 ns)
	'getelementptr' operation ('input_V_addr', acceleartor_hls_padding/components.cpp:219) [255]  (0 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:219) on array 'input_V' [287]  (3.25 ns)

 <State 10>: 8.67ns
The critical path consists of the following:
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:219) on array 'input_V' [287]  (3.25 ns)
	'call' operation ('MUL_DP_ret81', acceleartor_hls_padding/components.cpp:219) to 'MUL_DP' [288]  (5.41 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	'call' operation ('MUL_DP_ret81', acceleartor_hls_padding/components.cpp:219) to 'MUL_DP' [288]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	'call' operation ('MUL_DP_ret81', acceleartor_hls_padding/components.cpp:219) to 'MUL_DP' [288]  (8.75 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_0_Downs_119', acceleartor_hls_padding/components.cpp:221) on array 'ShuffleConvs_0_Downs_23' [291]  (3.25 ns)

 <State 14>: 6.78ns
The critical path consists of the following:
	'add' operation ('p_Val2_s', acceleartor_hls_padding/components.cpp:221) [295]  (2.39 ns)
	'add' operation ('p_Val2_41', acceleartor_hls_padding/components.cpp:221) [301]  (2.32 ns)
	'xor' operation ('tmp_171', acceleartor_hls_padding/components.cpp:221) [303]  (0 ns)
	'and' operation ('carry_s', acceleartor_hls_padding/components.cpp:221) [304]  (2.07 ns)

 <State 15>: 6.21ns
The critical path consists of the following:
	'xor' operation ('tmp_172', acceleartor_hls_padding/components.cpp:221) [312]  (0 ns)
	'and' operation ('p_41_i_i3', acceleartor_hls_padding/components.cpp:221) [313]  (0 ns)
	'select' operation ('deleted_ones', acceleartor_hls_padding/components.cpp:221) [314]  (0 ns)
	'and' operation ('brmerge40_demorgan_i', acceleartor_hls_padding/components.cpp:221) [320]  (2.07 ns)
	'or' operation ('tmp1_demorgan', acceleartor_hls_padding/components.cpp:221) [321]  (0 ns)
	'xor' operation ('tmp1', acceleartor_hls_padding/components.cpp:221) [322]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:221) [323]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:221) [324]  (2.07 ns)

 <State 16>: 7.39ns
The critical path consists of the following:
	'select' operation ('p_Val2_119_mux', acceleartor_hls_padding/components.cpp:221) [327]  (2.07 ns)
	'select' operation ('this_assign_1', acceleartor_hls_padding/components.cpp:221) [329]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:221) of variable 'this_assign_1', acceleartor_hls_padding/components.cpp:221 on array 'ShuffleConvs_0_Downs_23' [330]  (3.25 ns)

 <State 17>: 5.01ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten3') with incoming values : ('indvar_flatten_next1_1') [1318]  (0 ns)
	'icmp' operation ('exitcond_flatten7') [1327]  (2.94 ns)
	'select' operation ('indvar_flatten_next1_1') [1478]  (2.07 ns)

 <State 18>: 8.02ns
The critical path consists of the following:
	'icmp' operation ('exitcond27', acceleartor_hls_padding/components.cpp:232) [1330]  (3.88 ns)
	'and' operation ('exitcond_mid', acceleartor_hls_padding/components.cpp:232) [1331]  (2.07 ns)
	'select' operation ('h5_cast_mid2', acceleartor_hls_padding/components.cpp:231) [1336]  (2.07 ns)

 <State 19>: 7.04ns
The critical path consists of the following:
	'add' operation ('tmp_389', acceleartor_hls_padding/components.cpp:234) [1341]  (1.89 ns)
	'add' operation ('tmp_390', acceleartor_hls_padding/components.cpp:234) [1343]  (1.89 ns)
	'getelementptr' operation ('ShuffleConvs_0_Downs_153', acceleartor_hls_padding/components.cpp:234) [1355]  (0 ns)
	'load' operation ('ShuffleConvs_0_Downs_170', acceleartor_hls_padding/components.cpp:234) on array 'ShuffleConvs_0_Downs_6' [1374]  (3.25 ns)

 <State 20>: 6.46ns
The critical path consists of the following:
	'load' operation ('ShuffleConvs_0_Downs_167', acceleartor_hls_padding/components.cpp:234) on array 'ShuffleConvs_0_Downs_23' [1371]  (3.25 ns)
	'mux' operation ('tmp_168', acceleartor_hls_padding/components.cpp:234) [1395]  (3.2 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
