
BDS5_OSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a78c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  0800a920  0800a920  0001a920  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800adfc  0800adfc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800adfc  0800adfc  0001adfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ae04  0800ae04  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ae04  0800ae04  0001ae04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ae08  0800ae08  0001ae08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ae0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000648  200001e0  0800afec  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000828  0800afec  00020828  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016410  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003475  00000000  00000000  00036620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  00039a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001068  00000000  00000000  0003ac78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000245a0  00000000  00000000  0003bce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015a6b  00000000  00000000  00060280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d23dc  00000000  00000000  00075ceb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001480c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ebc  00000000  00000000  0014811c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a904 	.word	0x0800a904

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800a904 	.word	0x0800a904

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	4b1f      	ldr	r3, [pc, #124]	; (8001074 <MX_DMA_Init+0x88>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	4a1e      	ldr	r2, [pc, #120]	; (8001074 <MX_DMA_Init+0x88>)
 8000ffc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001000:	6313      	str	r3, [r2, #48]	; 0x30
 8001002:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <MX_DMA_Init+0x88>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	603b      	str	r3, [r7, #0]
 8001012:	4b18      	ldr	r3, [pc, #96]	; (8001074 <MX_DMA_Init+0x88>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	4a17      	ldr	r2, [pc, #92]	; (8001074 <MX_DMA_Init+0x88>)
 8001018:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800101c:	6313      	str	r3, [r2, #48]	; 0x30
 800101e:	4b15      	ldr	r3, [pc, #84]	; (8001074 <MX_DMA_Init+0x88>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001026:	603b      	str	r3, [r7, #0]
 8001028:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800102a:	2200      	movs	r2, #0
 800102c:	2100      	movs	r1, #0
 800102e:	200b      	movs	r0, #11
 8001030:	f001 fb9d 	bl	800276e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001034:	200b      	movs	r0, #11
 8001036:	f001 fbb6 	bl	80027a6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	2010      	movs	r0, #16
 8001040:	f001 fb95 	bl	800276e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001044:	2010      	movs	r0, #16
 8001046:	f001 fbae 	bl	80027a6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800104a:	2200      	movs	r2, #0
 800104c:	2100      	movs	r1, #0
 800104e:	2011      	movs	r0, #17
 8001050:	f001 fb8d 	bl	800276e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001054:	2011      	movs	r0, #17
 8001056:	f001 fba6 	bl	80027a6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800105a:	2200      	movs	r2, #0
 800105c:	2100      	movs	r1, #0
 800105e:	2046      	movs	r0, #70	; 0x46
 8001060:	f001 fb85 	bl	800276e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001064:	2046      	movs	r0, #70	; 0x46
 8001066:	f001 fb9e 	bl	80027a6 <HAL_NVIC_EnableIRQ>

}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40023800 	.word	0x40023800

08001078 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08e      	sub	sp, #56	; 0x38
 800107c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800107e:	f107 031c 	add.w	r3, r7, #28
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
 800108a:	60da      	str	r2, [r3, #12]
 800108c:	611a      	str	r2, [r3, #16]
 800108e:	615a      	str	r2, [r3, #20]
 8001090:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001092:	463b      	mov	r3, r7
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]
 80010a0:	615a      	str	r2, [r3, #20]
 80010a2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80010a4:	4b2f      	ldr	r3, [pc, #188]	; (8001164 <MX_FSMC_Init+0xec>)
 80010a6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80010aa:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80010ac:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <MX_FSMC_Init+0xec>)
 80010ae:	4a2e      	ldr	r2, [pc, #184]	; (8001168 <MX_FSMC_Init+0xf0>)
 80010b0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
 80010b2:	4b2c      	ldr	r3, [pc, #176]	; (8001164 <MX_FSMC_Init+0xec>)
 80010b4:	2206      	movs	r2, #6
 80010b6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80010b8:	4b2a      	ldr	r3, [pc, #168]	; (8001164 <MX_FSMC_Init+0xec>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80010be:	4b29      	ldr	r3, [pc, #164]	; (8001164 <MX_FSMC_Init+0xec>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80010c4:	4b27      	ldr	r3, [pc, #156]	; (8001164 <MX_FSMC_Init+0xec>)
 80010c6:	2210      	movs	r2, #16
 80010c8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80010ca:	4b26      	ldr	r3, [pc, #152]	; (8001164 <MX_FSMC_Init+0xec>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80010d0:	4b24      	ldr	r3, [pc, #144]	; (8001164 <MX_FSMC_Init+0xec>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80010d6:	4b23      	ldr	r3, [pc, #140]	; (8001164 <MX_FSMC_Init+0xec>)
 80010d8:	2200      	movs	r2, #0
 80010da:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80010dc:	4b21      	ldr	r3, [pc, #132]	; (8001164 <MX_FSMC_Init+0xec>)
 80010de:	2200      	movs	r2, #0
 80010e0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80010e2:	4b20      	ldr	r3, [pc, #128]	; (8001164 <MX_FSMC_Init+0xec>)
 80010e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010e8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80010ea:	4b1e      	ldr	r3, [pc, #120]	; (8001164 <MX_FSMC_Init+0xec>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80010f0:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <MX_FSMC_Init+0xec>)
 80010f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010f6:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80010f8:	4b1a      	ldr	r3, [pc, #104]	; (8001164 <MX_FSMC_Init+0xec>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80010fe:	4b19      	ldr	r3, [pc, #100]	; (8001164 <MX_FSMC_Init+0xec>)
 8001100:	2200      	movs	r2, #0
 8001102:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001104:	4b17      	ldr	r3, [pc, #92]	; (8001164 <MX_FSMC_Init+0xec>)
 8001106:	2200      	movs	r2, #0
 8001108:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 800110a:	230f      	movs	r3, #15
 800110c:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800110e:	230f      	movs	r3, #15
 8001110:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001112:	233c      	movs	r3, #60	; 0x3c
 8001114:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 800111a:	2310      	movs	r3, #16
 800111c:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800111e:	2311      	movs	r3, #17
 8001120:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001122:	2300      	movs	r3, #0
 8001124:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 9;
 8001126:	2309      	movs	r3, #9
 8001128:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800112a:	230f      	movs	r3, #15
 800112c:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 8;
 800112e:	2308      	movs	r3, #8
 8001130:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001136:	2310      	movs	r3, #16
 8001138:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800113a:	2311      	movs	r3, #17
 800113c:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800113e:	2300      	movs	r3, #0
 8001140:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001142:	463a      	mov	r2, r7
 8001144:	f107 031c 	add.w	r3, r7, #28
 8001148:	4619      	mov	r1, r3
 800114a:	4806      	ldr	r0, [pc, #24]	; (8001164 <MX_FSMC_Init+0xec>)
 800114c:	f003 fb00 	bl	8004750 <HAL_SRAM_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001156:	f000 fa51 	bl	80015fc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800115a:	bf00      	nop
 800115c:	3738      	adds	r7, #56	; 0x38
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000424 	.word	0x20000424
 8001168:	a0000104 	.word	0xa0000104

0800116c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001172:	1d3b      	adds	r3, r7, #4
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001180:	4b2c      	ldr	r3, [pc, #176]	; (8001234 <HAL_FSMC_MspInit+0xc8>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d151      	bne.n	800122c <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001188:	4b2a      	ldr	r3, [pc, #168]	; (8001234 <HAL_FSMC_MspInit+0xc8>)
 800118a:	2201      	movs	r2, #1
 800118c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	603b      	str	r3, [r7, #0]
 8001192:	4b29      	ldr	r3, [pc, #164]	; (8001238 <HAL_FSMC_MspInit+0xcc>)
 8001194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001196:	4a28      	ldr	r2, [pc, #160]	; (8001238 <HAL_FSMC_MspInit+0xcc>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6393      	str	r3, [r2, #56]	; 0x38
 800119e:	4b26      	ldr	r3, [pc, #152]	; (8001238 <HAL_FSMC_MspInit+0xcc>)
 80011a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	603b      	str	r3, [r7, #0]
 80011a8:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80011aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b0:	2302      	movs	r3, #2
 80011b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b8:	2303      	movs	r3, #3
 80011ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80011bc:	230c      	movs	r3, #12
 80011be:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	4619      	mov	r1, r3
 80011c4:	481d      	ldr	r0, [pc, #116]	; (800123c <HAL_FSMC_MspInit+0xd0>)
 80011c6:	f001 ff0b 	bl	8002fe0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80011ca:	f64f 7380 	movw	r3, #65408	; 0xff80
 80011ce:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d0:	2302      	movs	r3, #2
 80011d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d8:	2303      	movs	r3, #3
 80011da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80011dc:	230c      	movs	r3, #12
 80011de:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	4619      	mov	r1, r3
 80011e4:	4816      	ldr	r0, [pc, #88]	; (8001240 <HAL_FSMC_MspInit+0xd4>)
 80011e6:	f001 fefb 	bl	8002fe0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80011ea:	f24c 7333 	movw	r3, #50995	; 0xc733
 80011ee:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f0:	2302      	movs	r3, #2
 80011f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f8:	2303      	movs	r3, #3
 80011fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80011fc:	230c      	movs	r3, #12
 80011fe:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	4619      	mov	r1, r3
 8001204:	480f      	ldr	r0, [pc, #60]	; (8001244 <HAL_FSMC_MspInit+0xd8>)
 8001206:	f001 feeb 	bl	8002fe0 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800120a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800120e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001210:	2302      	movs	r3, #2
 8001212:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001218:	2303      	movs	r3, #3
 800121a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800121c:	230c      	movs	r3, #12
 800121e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001220:	1d3b      	adds	r3, r7, #4
 8001222:	4619      	mov	r1, r3
 8001224:	4808      	ldr	r0, [pc, #32]	; (8001248 <HAL_FSMC_MspInit+0xdc>)
 8001226:	f001 fedb 	bl	8002fe0 <HAL_GPIO_Init>
 800122a:	e000      	b.n	800122e <HAL_FSMC_MspInit+0xc2>
    return;
 800122c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800122e:	3718      	adds	r7, #24
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	200001fc 	.word	0x200001fc
 8001238:	40023800 	.word	0x40023800
 800123c:	40021400 	.word	0x40021400
 8001240:	40021000 	.word	0x40021000
 8001244:	40020c00 	.word	0x40020c00
 8001248:	40021800 	.word	0x40021800

0800124c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001254:	f7ff ff8a 	bl	800116c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08e      	sub	sp, #56	; 0x38
 8001264:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001266:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]
 8001274:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	623b      	str	r3, [r7, #32]
 800127a:	4b7e      	ldr	r3, [pc, #504]	; (8001474 <MX_GPIO_Init+0x214>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	4a7d      	ldr	r2, [pc, #500]	; (8001474 <MX_GPIO_Init+0x214>)
 8001280:	f043 0310 	orr.w	r3, r3, #16
 8001284:	6313      	str	r3, [r2, #48]	; 0x30
 8001286:	4b7b      	ldr	r3, [pc, #492]	; (8001474 <MX_GPIO_Init+0x214>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	f003 0310 	and.w	r3, r3, #16
 800128e:	623b      	str	r3, [r7, #32]
 8001290:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	61fb      	str	r3, [r7, #28]
 8001296:	4b77      	ldr	r3, [pc, #476]	; (8001474 <MX_GPIO_Init+0x214>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a76      	ldr	r2, [pc, #472]	; (8001474 <MX_GPIO_Init+0x214>)
 800129c:	f043 0304 	orr.w	r3, r3, #4
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b74      	ldr	r3, [pc, #464]	; (8001474 <MX_GPIO_Init+0x214>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0304 	and.w	r3, r3, #4
 80012aa:	61fb      	str	r3, [r7, #28]
 80012ac:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	61bb      	str	r3, [r7, #24]
 80012b2:	4b70      	ldr	r3, [pc, #448]	; (8001474 <MX_GPIO_Init+0x214>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a6f      	ldr	r2, [pc, #444]	; (8001474 <MX_GPIO_Init+0x214>)
 80012b8:	f043 0320 	orr.w	r3, r3, #32
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b6d      	ldr	r3, [pc, #436]	; (8001474 <MX_GPIO_Init+0x214>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0320 	and.w	r3, r3, #32
 80012c6:	61bb      	str	r3, [r7, #24]
 80012c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	617b      	str	r3, [r7, #20]
 80012ce:	4b69      	ldr	r3, [pc, #420]	; (8001474 <MX_GPIO_Init+0x214>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	4a68      	ldr	r2, [pc, #416]	; (8001474 <MX_GPIO_Init+0x214>)
 80012d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012d8:	6313      	str	r3, [r2, #48]	; 0x30
 80012da:	4b66      	ldr	r3, [pc, #408]	; (8001474 <MX_GPIO_Init+0x214>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	613b      	str	r3, [r7, #16]
 80012ea:	4b62      	ldr	r3, [pc, #392]	; (8001474 <MX_GPIO_Init+0x214>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	4a61      	ldr	r2, [pc, #388]	; (8001474 <MX_GPIO_Init+0x214>)
 80012f0:	f043 0301 	orr.w	r3, r3, #1
 80012f4:	6313      	str	r3, [r2, #48]	; 0x30
 80012f6:	4b5f      	ldr	r3, [pc, #380]	; (8001474 <MX_GPIO_Init+0x214>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	613b      	str	r3, [r7, #16]
 8001300:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001302:	2300      	movs	r3, #0
 8001304:	60fb      	str	r3, [r7, #12]
 8001306:	4b5b      	ldr	r3, [pc, #364]	; (8001474 <MX_GPIO_Init+0x214>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130a:	4a5a      	ldr	r2, [pc, #360]	; (8001474 <MX_GPIO_Init+0x214>)
 800130c:	f043 0302 	orr.w	r3, r3, #2
 8001310:	6313      	str	r3, [r2, #48]	; 0x30
 8001312:	4b58      	ldr	r3, [pc, #352]	; (8001474 <MX_GPIO_Init+0x214>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800131e:	2300      	movs	r3, #0
 8001320:	60bb      	str	r3, [r7, #8]
 8001322:	4b54      	ldr	r3, [pc, #336]	; (8001474 <MX_GPIO_Init+0x214>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001326:	4a53      	ldr	r2, [pc, #332]	; (8001474 <MX_GPIO_Init+0x214>)
 8001328:	f043 0308 	orr.w	r3, r3, #8
 800132c:	6313      	str	r3, [r2, #48]	; 0x30
 800132e:	4b51      	ldr	r3, [pc, #324]	; (8001474 <MX_GPIO_Init+0x214>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	f003 0308 	and.w	r3, r3, #8
 8001336:	60bb      	str	r3, [r7, #8]
 8001338:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	607b      	str	r3, [r7, #4]
 800133e:	4b4d      	ldr	r3, [pc, #308]	; (8001474 <MX_GPIO_Init+0x214>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	4a4c      	ldr	r2, [pc, #304]	; (8001474 <MX_GPIO_Init+0x214>)
 8001344:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001348:	6313      	str	r3, [r2, #48]	; 0x30
 800134a:	4b4a      	ldr	r3, [pc, #296]	; (8001474 <MX_GPIO_Init+0x214>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001352:	607b      	str	r3, [r7, #4]
 8001354:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TCS_GPIO_Port, TCS_Pin, GPIO_PIN_RESET);
 8001356:	2200      	movs	r2, #0
 8001358:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800135c:	4846      	ldr	r0, [pc, #280]	; (8001478 <MX_GPIO_Init+0x218>)
 800135e:	f001 ffdb 	bl	8003318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin|LED2_Pin|TDIN_Pin, GPIO_PIN_RESET);
 8001362:	2200      	movs	r2, #0
 8001364:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8001368:	4844      	ldr	r0, [pc, #272]	; (800147c <MX_GPIO_Init+0x21c>)
 800136a:	f001 ffd5 	bl	8003318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TCLK_Pin|LCD_BL_Pin|IIC_SCL_Pin|IIC_SDA_Pin, GPIO_PIN_RESET);
 800136e:	2200      	movs	r2, #0
 8001370:	f248 3101 	movw	r1, #33537	; 0x8301
 8001374:	4842      	ldr	r0, [pc, #264]	; (8001480 <MX_GPIO_Init+0x220>)
 8001376:	f001 ffcf 	bl	8003318 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800137a:	2200      	movs	r2, #0
 800137c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001380:	4840      	ldr	r0, [pc, #256]	; (8001484 <MX_GPIO_Init+0x224>)
 8001382:	f001 ffc9 	bl	8003318 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin|KEY2_Pin;
 8001386:	231c      	movs	r3, #28
 8001388:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800138a:	2300      	movs	r3, #0
 800138c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800138e:	2301      	movs	r3, #1
 8001390:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001392:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001396:	4619      	mov	r1, r3
 8001398:	483b      	ldr	r0, [pc, #236]	; (8001488 <MX_GPIO_Init+0x228>)
 800139a:	f001 fe21 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TCS_Pin;
 800139e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a4:	2301      	movs	r3, #1
 80013a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ac:	2300      	movs	r3, #0
 80013ae:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(TCS_GPIO_Port, &GPIO_InitStruct);
 80013b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013b4:	4619      	mov	r1, r3
 80013b6:	4830      	ldr	r0, [pc, #192]	; (8001478 <MX_GPIO_Init+0x218>)
 80013b8:	f001 fe12 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin;
 80013bc:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80013c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c2:	2301      	movs	r3, #1
 80013c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013c6:	2301      	movs	r3, #1
 80013c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ca:	2303      	movs	r3, #3
 80013cc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013d2:	4619      	mov	r1, r3
 80013d4:	4829      	ldr	r0, [pc, #164]	; (800147c <MX_GPIO_Init+0x21c>)
 80013d6:	f001 fe03 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TCLK_Pin|IIC_SCL_Pin|IIC_SDA_Pin;
 80013da:	f240 3301 	movw	r3, #769	; 0x301
 80013de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e0:	2301      	movs	r3, #1
 80013e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013e4:	2301      	movs	r3, #1
 80013e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e8:	2303      	movs	r3, #3
 80013ea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013f0:	4619      	mov	r1, r3
 80013f2:	4823      	ldr	r0, [pc, #140]	; (8001480 <MX_GPIO_Init+0x220>)
 80013f4:	f001 fdf4 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = PEN_Pin|DOUT_Pin;
 80013f8:	2306      	movs	r3, #6
 80013fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013fc:	2300      	movs	r3, #0
 80013fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001400:	2301      	movs	r3, #1
 8001402:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001404:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001408:	4619      	mov	r1, r3
 800140a:	481d      	ldr	r0, [pc, #116]	; (8001480 <MX_GPIO_Init+0x220>)
 800140c:	f001 fde8 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TDIN_Pin;
 8001410:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001414:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001416:	2301      	movs	r3, #1
 8001418:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141a:	2300      	movs	r3, #0
 800141c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800141e:	2303      	movs	r3, #3
 8001420:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(TDIN_GPIO_Port, &GPIO_InitStruct);
 8001422:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001426:	4619      	mov	r1, r3
 8001428:	4814      	ldr	r0, [pc, #80]	; (800147c <MX_GPIO_Init+0x21c>)
 800142a:	f001 fdd9 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 800142e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001432:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001434:	2301      	movs	r3, #1
 8001436:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001438:	2301      	movs	r3, #1
 800143a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800143c:	2301      	movs	r3, #1
 800143e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8001440:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001444:	4619      	mov	r1, r3
 8001446:	480e      	ldr	r0, [pc, #56]	; (8001480 <MX_GPIO_Init+0x220>)
 8001448:	f001 fdca 	bl	8002fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 800144c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001450:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001452:	2301      	movs	r3, #1
 8001454:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145a:	2303      	movs	r3, #3
 800145c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800145e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001462:	4619      	mov	r1, r3
 8001464:	4807      	ldr	r0, [pc, #28]	; (8001484 <MX_GPIO_Init+0x224>)
 8001466:	f001 fdbb 	bl	8002fe0 <HAL_GPIO_Init>

}
 800146a:	bf00      	nop
 800146c:	3738      	adds	r7, #56	; 0x38
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40023800 	.word	0x40023800
 8001478:	40020800 	.word	0x40020800
 800147c:	40021400 	.word	0x40021400
 8001480:	40020400 	.word	0x40020400
 8001484:	40020000 	.word	0x40020000
 8001488:	40021000 	.word	0x40021000

0800148c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800148c:	b5b0      	push	{r4, r5, r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001492:	f000 fffb 	bl	800248c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001496:	f000 f845 	bl	8001524 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(200);
 800149a:	20c8      	movs	r0, #200	; 0xc8
 800149c:	f001 f868 	bl	8002570 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014a0:	f7ff fede 	bl	8001260 <MX_GPIO_Init>
  MX_DMA_Init();
 80014a4:	f7ff fda2 	bl	8000fec <MX_DMA_Init>
  MX_FSMC_Init();
 80014a8:	f7ff fde6 	bl	8001078 <MX_FSMC_Init>
  MX_TIM3_Init();
 80014ac:	f000 fbfe 	bl	8001cac <MX_TIM3_Init>
  MX_SPI3_Init();
 80014b0:	f000 f8ac 	bl	800160c <MX_SPI3_Init>
  MX_USART2_UART_Init();
 80014b4:	f000 fd8e 	bl	8001fd4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80014b8:	f000 fbac 	bl	8001c14 <MX_TIM2_Init>
  MX_TIM4_Init();
 80014bc:	f000 fc44 	bl	8001d48 <MX_TIM4_Init>
  MX_TIM5_Init();
 80014c0:	f000 fc90 	bl	8001de4 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 80014c4:	f000 fd5c 	bl	8001f80 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  ADS8688_Init(&ads, &hspi3, SPI3_CS_GPIO_Port, SPI3_CS_Pin);
 80014c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014cc:	4a0f      	ldr	r2, [pc, #60]	; (800150c <main+0x80>)
 80014ce:	4910      	ldr	r1, [pc, #64]	; (8001510 <main+0x84>)
 80014d0:	4810      	ldr	r0, [pc, #64]	; (8001514 <main+0x88>)
 80014d2:	f000 fed4 	bl	800227e <ADS8688_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 80014d6:	4810      	ldr	r0, [pc, #64]	; (8001518 <main+0x8c>)
 80014d8:	f003 f9ce 	bl	8004878 <HAL_TIM_Base_Start_IT>
  TFT_Init();
 80014dc:	f004 fd92 	bl	8006004 <TFT_Init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("%f %f\n\r",volt[0],volt[1]);
 80014e0:	4b0e      	ldr	r3, [pc, #56]	; (800151c <main+0x90>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff f82f 	bl	8000548 <__aeabi_f2d>
 80014ea:	4604      	mov	r4, r0
 80014ec:	460d      	mov	r5, r1
 80014ee:	4b0b      	ldr	r3, [pc, #44]	; (800151c <main+0x90>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff f828 	bl	8000548 <__aeabi_f2d>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	e9cd 2300 	strd	r2, r3, [sp]
 8001500:	4622      	mov	r2, r4
 8001502:	462b      	mov	r3, r5
 8001504:	4806      	ldr	r0, [pc, #24]	; (8001520 <main+0x94>)
 8001506:	f005 fc39 	bl	8006d7c <iprintf>
 800150a:	e7e9      	b.n	80014e0 <main+0x54>
 800150c:	40020000 	.word	0x40020000
 8001510:	2000048c 	.word	0x2000048c
 8001514:	20000480 	.word	0x20000480
 8001518:	2000067c 	.word	0x2000067c
 800151c:	20000478 	.word	0x20000478
 8001520:	0800a920 	.word	0x0800a920

08001524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b094      	sub	sp, #80	; 0x50
 8001528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800152a:	f107 0320 	add.w	r3, r7, #32
 800152e:	2230      	movs	r2, #48	; 0x30
 8001530:	2100      	movs	r1, #0
 8001532:	4618      	mov	r0, r3
 8001534:	f004 fda0 	bl	8006078 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001538:	f107 030c 	add.w	r3, r7, #12
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001548:	2300      	movs	r3, #0
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	4b29      	ldr	r3, [pc, #164]	; (80015f4 <SystemClock_Config+0xd0>)
 800154e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001550:	4a28      	ldr	r2, [pc, #160]	; (80015f4 <SystemClock_Config+0xd0>)
 8001552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001556:	6413      	str	r3, [r2, #64]	; 0x40
 8001558:	4b26      	ldr	r3, [pc, #152]	; (80015f4 <SystemClock_Config+0xd0>)
 800155a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001560:	60bb      	str	r3, [r7, #8]
 8001562:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001564:	2300      	movs	r3, #0
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	4b23      	ldr	r3, [pc, #140]	; (80015f8 <SystemClock_Config+0xd4>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a22      	ldr	r2, [pc, #136]	; (80015f8 <SystemClock_Config+0xd4>)
 800156e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001572:	6013      	str	r3, [r2, #0]
 8001574:	4b20      	ldr	r3, [pc, #128]	; (80015f8 <SystemClock_Config+0xd4>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800157c:	607b      	str	r3, [r7, #4]
 800157e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001580:	2301      	movs	r3, #1
 8001582:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001584:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001588:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800158a:	2302      	movs	r3, #2
 800158c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800158e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001592:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001594:	2304      	movs	r3, #4
 8001596:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001598:	23a8      	movs	r3, #168	; 0xa8
 800159a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800159c:	2302      	movs	r3, #2
 800159e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015a0:	2304      	movs	r3, #4
 80015a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a4:	f107 0320 	add.w	r3, r7, #32
 80015a8:	4618      	mov	r0, r3
 80015aa:	f001 fecf 	bl	800334c <HAL_RCC_OscConfig>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015b4:	f000 f822 	bl	80015fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015b8:	230f      	movs	r3, #15
 80015ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015bc:	2302      	movs	r3, #2
 80015be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c0:	2300      	movs	r3, #0
 80015c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015c4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015d0:	f107 030c 	add.w	r3, r7, #12
 80015d4:	2105      	movs	r1, #5
 80015d6:	4618      	mov	r0, r3
 80015d8:	f002 f930 	bl	800383c <HAL_RCC_ClockConfig>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80015e2:	f000 f80b 	bl	80015fc <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80015e6:	f002 fa0f 	bl	8003a08 <HAL_RCC_EnableCSS>
}
 80015ea:	bf00      	nop
 80015ec:	3750      	adds	r7, #80	; 0x50
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	40023800 	.word	0x40023800
 80015f8:	40007000 	.word	0x40007000

080015fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
	...

0800160c <MX_SPI3_Init>:
DMA_HandleTypeDef hdma_spi3_rx;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001610:	4b18      	ldr	r3, [pc, #96]	; (8001674 <MX_SPI3_Init+0x68>)
 8001612:	4a19      	ldr	r2, [pc, #100]	; (8001678 <MX_SPI3_Init+0x6c>)
 8001614:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001616:	4b17      	ldr	r3, [pc, #92]	; (8001674 <MX_SPI3_Init+0x68>)
 8001618:	f44f 7282 	mov.w	r2, #260	; 0x104
 800161c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800161e:	4b15      	ldr	r3, [pc, #84]	; (8001674 <MX_SPI3_Init+0x68>)
 8001620:	2200      	movs	r2, #0
 8001622:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001624:	4b13      	ldr	r3, [pc, #76]	; (8001674 <MX_SPI3_Init+0x68>)
 8001626:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800162a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800162c:	4b11      	ldr	r3, [pc, #68]	; (8001674 <MX_SPI3_Init+0x68>)
 800162e:	2200      	movs	r2, #0
 8001630:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001632:	4b10      	ldr	r3, [pc, #64]	; (8001674 <MX_SPI3_Init+0x68>)
 8001634:	2201      	movs	r2, #1
 8001636:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001638:	4b0e      	ldr	r3, [pc, #56]	; (8001674 <MX_SPI3_Init+0x68>)
 800163a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800163e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001640:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <MX_SPI3_Init+0x68>)
 8001642:	2200      	movs	r2, #0
 8001644:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001646:	4b0b      	ldr	r3, [pc, #44]	; (8001674 <MX_SPI3_Init+0x68>)
 8001648:	2200      	movs	r2, #0
 800164a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800164c:	4b09      	ldr	r3, [pc, #36]	; (8001674 <MX_SPI3_Init+0x68>)
 800164e:	2200      	movs	r2, #0
 8001650:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001652:	4b08      	ldr	r3, [pc, #32]	; (8001674 <MX_SPI3_Init+0x68>)
 8001654:	2200      	movs	r2, #0
 8001656:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001658:	4b06      	ldr	r3, [pc, #24]	; (8001674 <MX_SPI3_Init+0x68>)
 800165a:	220a      	movs	r2, #10
 800165c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800165e:	4805      	ldr	r0, [pc, #20]	; (8001674 <MX_SPI3_Init+0x68>)
 8001660:	f002 fb0f 	bl	8003c82 <HAL_SPI_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 800166a:	f7ff ffc7 	bl	80015fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	2000048c 	.word	0x2000048c
 8001678:	40003c00 	.word	0x40003c00

0800167c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b08a      	sub	sp, #40	; 0x28
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
 8001692:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a4a      	ldr	r2, [pc, #296]	; (80017c4 <HAL_SPI_MspInit+0x148>)
 800169a:	4293      	cmp	r3, r2
 800169c:	f040 808d 	bne.w	80017ba <HAL_SPI_MspInit+0x13e>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80016a0:	2300      	movs	r3, #0
 80016a2:	613b      	str	r3, [r7, #16]
 80016a4:	4b48      	ldr	r3, [pc, #288]	; (80017c8 <HAL_SPI_MspInit+0x14c>)
 80016a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a8:	4a47      	ldr	r2, [pc, #284]	; (80017c8 <HAL_SPI_MspInit+0x14c>)
 80016aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016ae:	6413      	str	r3, [r2, #64]	; 0x40
 80016b0:	4b45      	ldr	r3, [pc, #276]	; (80017c8 <HAL_SPI_MspInit+0x14c>)
 80016b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016b8:	613b      	str	r3, [r7, #16]
 80016ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016bc:	2300      	movs	r3, #0
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	4b41      	ldr	r3, [pc, #260]	; (80017c8 <HAL_SPI_MspInit+0x14c>)
 80016c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c4:	4a40      	ldr	r2, [pc, #256]	; (80017c8 <HAL_SPI_MspInit+0x14c>)
 80016c6:	f043 0304 	orr.w	r3, r3, #4
 80016ca:	6313      	str	r3, [r2, #48]	; 0x30
 80016cc:	4b3e      	ldr	r3, [pc, #248]	; (80017c8 <HAL_SPI_MspInit+0x14c>)
 80016ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d0:	f003 0304 	and.w	r3, r3, #4
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80016d8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80016dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016de:	2302      	movs	r3, #2
 80016e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e6:	2303      	movs	r3, #3
 80016e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80016ea:	2306      	movs	r3, #6
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	4619      	mov	r1, r3
 80016f4:	4835      	ldr	r0, [pc, #212]	; (80017cc <HAL_SPI_MspInit+0x150>)
 80016f6:	f001 fc73 	bl	8002fe0 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_RX Init */
    hdma_spi3_rx.Instance = DMA1_Stream0;
 80016fa:	4b35      	ldr	r3, [pc, #212]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 80016fc:	4a35      	ldr	r2, [pc, #212]	; (80017d4 <HAL_SPI_MspInit+0x158>)
 80016fe:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8001700:	4b33      	ldr	r3, [pc, #204]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 8001702:	2200      	movs	r2, #0
 8001704:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001706:	4b32      	ldr	r3, [pc, #200]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 8001708:	2200      	movs	r2, #0
 800170a:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800170c:	4b30      	ldr	r3, [pc, #192]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 800170e:	2200      	movs	r2, #0
 8001710:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001712:	4b2f      	ldr	r3, [pc, #188]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 8001714:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001718:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800171a:	4b2d      	ldr	r3, [pc, #180]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 800171c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001720:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001722:	4b2b      	ldr	r3, [pc, #172]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 8001724:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001728:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 800172a:	4b29      	ldr	r3, [pc, #164]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 800172c:	2200      	movs	r2, #0
 800172e:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001730:	4b27      	ldr	r3, [pc, #156]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 8001732:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001736:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001738:	4b25      	ldr	r3, [pc, #148]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 800173a:	2200      	movs	r2, #0
 800173c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 800173e:	4824      	ldr	r0, [pc, #144]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 8001740:	f001 f84c 	bl	80027dc <HAL_DMA_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <HAL_SPI_MspInit+0xd2>
    {
      Error_Handler();
 800174a:	f7ff ff57 	bl	80015fc <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4a1f      	ldr	r2, [pc, #124]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 8001752:	64da      	str	r2, [r3, #76]	; 0x4c
 8001754:	4a1e      	ldr	r2, [pc, #120]	; (80017d0 <HAL_SPI_MspInit+0x154>)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800175a:	4b1f      	ldr	r3, [pc, #124]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 800175c:	4a1f      	ldr	r2, [pc, #124]	; (80017dc <HAL_SPI_MspInit+0x160>)
 800175e:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001760:	4b1d      	ldr	r3, [pc, #116]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 8001762:	2200      	movs	r2, #0
 8001764:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001766:	4b1c      	ldr	r3, [pc, #112]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 8001768:	2240      	movs	r2, #64	; 0x40
 800176a:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800176c:	4b1a      	ldr	r3, [pc, #104]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 800176e:	2200      	movs	r2, #0
 8001770:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001772:	4b19      	ldr	r3, [pc, #100]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 8001774:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001778:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800177a:	4b17      	ldr	r3, [pc, #92]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 800177c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001780:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001782:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 8001784:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001788:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800178a:	4b13      	ldr	r3, [pc, #76]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 800178c:	2200      	movs	r2, #0
 800178e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001790:	4b11      	ldr	r3, [pc, #68]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 8001792:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001796:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001798:	4b0f      	ldr	r3, [pc, #60]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 800179a:	2200      	movs	r2, #0
 800179c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800179e:	480e      	ldr	r0, [pc, #56]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 80017a0:	f001 f81c 	bl	80027dc <HAL_DMA_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <HAL_SPI_MspInit+0x132>
    {
      Error_Handler();
 80017aa:	f7ff ff27 	bl	80015fc <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a09      	ldr	r2, [pc, #36]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 80017b2:	649a      	str	r2, [r3, #72]	; 0x48
 80017b4:	4a08      	ldr	r2, [pc, #32]	; (80017d8 <HAL_SPI_MspInit+0x15c>)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80017ba:	bf00      	nop
 80017bc:	3728      	adds	r7, #40	; 0x28
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40003c00 	.word	0x40003c00
 80017c8:	40023800 	.word	0x40023800
 80017cc:	40020800 	.word	0x40020800
 80017d0:	20000544 	.word	0x20000544
 80017d4:	40026010 	.word	0x40026010
 80017d8:	200004e4 	.word	0x200004e4
 80017dc:	40026088 	.word	0x40026088

080017e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e6:	2300      	movs	r3, #0
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <HAL_MspInit+0x4c>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ee:	4a0f      	ldr	r2, [pc, #60]	; (800182c <HAL_MspInit+0x4c>)
 80017f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017f4:	6453      	str	r3, [r2, #68]	; 0x44
 80017f6:	4b0d      	ldr	r3, [pc, #52]	; (800182c <HAL_MspInit+0x4c>)
 80017f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001802:	2300      	movs	r3, #0
 8001804:	603b      	str	r3, [r7, #0]
 8001806:	4b09      	ldr	r3, [pc, #36]	; (800182c <HAL_MspInit+0x4c>)
 8001808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180a:	4a08      	ldr	r2, [pc, #32]	; (800182c <HAL_MspInit+0x4c>)
 800180c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001810:	6413      	str	r3, [r2, #64]	; 0x40
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <HAL_MspInit+0x4c>)
 8001814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800181a:	603b      	str	r3, [r7, #0]
 800181c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800181e:	bf00      	nop
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800

08001830 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001834:	f002 fa0a 	bl	8003c4c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001838:	e7fe      	b.n	8001838 <NMI_Handler+0x8>

0800183a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800183e:	e7fe      	b.n	800183e <HardFault_Handler+0x4>

08001840 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001844:	e7fe      	b.n	8001844 <MemManage_Handler+0x4>

08001846 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800184a:	e7fe      	b.n	800184a <BusFault_Handler+0x4>

0800184c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001850:	e7fe      	b.n	8001850 <UsageFault_Handler+0x4>

08001852 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001864:	bf00      	nop
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800186e:	b480      	push	{r7}
 8001870:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001872:	bf00      	nop
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001880:	f000 fe56 	bl	8002530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001884:	bf00      	nop
 8001886:	bd80      	pop	{r7, pc}

08001888 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 800188c:	4802      	ldr	r0, [pc, #8]	; (8001898 <DMA1_Stream0_IRQHandler+0x10>)
 800188e:	f001 f93d 	bl	8002b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20000544 	.word	0x20000544

0800189c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80018a0:	4810      	ldr	r0, [pc, #64]	; (80018e4 <DMA1_Stream5_IRQHandler+0x48>)
 80018a2:	f001 f933 	bl	8002b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
  if(CH==0)
 80018a6:	4b10      	ldr	r3, [pc, #64]	; (80018e8 <DMA1_Stream5_IRQHandler+0x4c>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d10a      	bne.n	80018c4 <DMA1_Stream5_IRQHandler+0x28>
  {
	  PAout(15) = 1;
 80018ae:	4b0f      	ldr	r3, [pc, #60]	; (80018ec <DMA1_Stream5_IRQHandler+0x50>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	601a      	str	r2, [r3, #0]
  	  ads_data[0] = *(u16*)(&rxbuf[0][2]) ;
 80018b4:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <DMA1_Stream5_IRQHandler+0x54>)
 80018b6:	881a      	ldrh	r2, [r3, #0]
 80018b8:	4b0e      	ldr	r3, [pc, #56]	; (80018f4 <DMA1_Stream5_IRQHandler+0x58>)
 80018ba:	801a      	strh	r2, [r3, #0]
  	  CH = 1;
 80018bc:	4b0a      	ldr	r3, [pc, #40]	; (80018e8 <DMA1_Stream5_IRQHandler+0x4c>)
 80018be:	2201      	movs	r2, #1
 80018c0:	701a      	strb	r2, [r3, #0]
	  PAout(15) = 1;
	  ads_data[1] = *(u16*)(&rxbuf[0][2]) ;
	  CH = 0;
  }
  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80018c2:	e00d      	b.n	80018e0 <DMA1_Stream5_IRQHandler+0x44>
  else if(CH==1)
 80018c4:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <DMA1_Stream5_IRQHandler+0x4c>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d109      	bne.n	80018e0 <DMA1_Stream5_IRQHandler+0x44>
	  PAout(15) = 1;
 80018cc:	4b07      	ldr	r3, [pc, #28]	; (80018ec <DMA1_Stream5_IRQHandler+0x50>)
 80018ce:	2201      	movs	r2, #1
 80018d0:	601a      	str	r2, [r3, #0]
	  ads_data[1] = *(u16*)(&rxbuf[0][2]) ;
 80018d2:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <DMA1_Stream5_IRQHandler+0x54>)
 80018d4:	881a      	ldrh	r2, [r3, #0]
 80018d6:	4b07      	ldr	r3, [pc, #28]	; (80018f4 <DMA1_Stream5_IRQHandler+0x58>)
 80018d8:	805a      	strh	r2, [r3, #2]
	  CH = 0;
 80018da:	4b03      	ldr	r3, [pc, #12]	; (80018e8 <DMA1_Stream5_IRQHandler+0x4c>)
 80018dc:	2200      	movs	r2, #0
 80018de:	701a      	strb	r2, [r3, #0]
}
 80018e0:	bf00      	nop
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	200004e4 	.word	0x200004e4
 80018e8:	2000020a 	.word	0x2000020a
 80018ec:	424002bc 	.word	0x424002bc
 80018f0:	20000202 	.word	0x20000202
 80018f4:	20000474 	.word	0x20000474

080018f8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80018fc:	4802      	ldr	r0, [pc, #8]	; (8001908 <DMA1_Stream6_IRQHandler+0x10>)
 80018fe:	f001 f905 	bl	8002b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000724 	.word	0x20000724
 800190c:	00000000 	.word	0x00000000

08001910 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001914:	482e      	ldr	r0, [pc, #184]	; (80019d0 <TIM2_IRQHandler+0xc0>)
 8001916:	f003 f81f 	bl	8004958 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  PAout(15) = 0;
 800191a:	4b2e      	ldr	r3, [pc, #184]	; (80019d4 <TIM2_IRQHandler+0xc4>)
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
  HAL_SPI_TransmitReceive_DMA(&hspi3, txbuf, rxbuf[0], 2);
 8001920:	2302      	movs	r3, #2
 8001922:	4a2d      	ldr	r2, [pc, #180]	; (80019d8 <TIM2_IRQHandler+0xc8>)
 8001924:	492d      	ldr	r1, [pc, #180]	; (80019dc <TIM2_IRQHandler+0xcc>)
 8001926:	482e      	ldr	r0, [pc, #184]	; (80019e0 <TIM2_IRQHandler+0xd0>)
 8001928:	f002 fbd6 	bl	80040d8 <HAL_SPI_TransmitReceive_DMA>

  volt[0] = (((float)(ads_data[0]+3-32767))*10.24/65535.0);
 800192c:	4b2d      	ldr	r3, [pc, #180]	; (80019e4 <TIM2_IRQHandler+0xd4>)
 800192e:	881b      	ldrh	r3, [r3, #0]
 8001930:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8001934:	3b7c      	subs	r3, #124	; 0x7c
 8001936:	ee07 3a90 	vmov	s15, r3
 800193a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800193e:	ee17 0a90 	vmov	r0, s15
 8001942:	f7fe fe01 	bl	8000548 <__aeabi_f2d>
 8001946:	a31e      	add	r3, pc, #120	; (adr r3, 80019c0 <TIM2_IRQHandler+0xb0>)
 8001948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800194c:	f7fe fe54 	bl	80005f8 <__aeabi_dmul>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	4610      	mov	r0, r2
 8001956:	4619      	mov	r1, r3
 8001958:	a31b      	add	r3, pc, #108	; (adr r3, 80019c8 <TIM2_IRQHandler+0xb8>)
 800195a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195e:	f7fe ff75 	bl	800084c <__aeabi_ddiv>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4610      	mov	r0, r2
 8001968:	4619      	mov	r1, r3
 800196a:	f7ff f93d 	bl	8000be8 <__aeabi_d2f>
 800196e:	4603      	mov	r3, r0
 8001970:	4a1d      	ldr	r2, [pc, #116]	; (80019e8 <TIM2_IRQHandler+0xd8>)
 8001972:	6013      	str	r3, [r2, #0]
  volt[1] = (((float)(ads_data[1]-32767))*10.24/65535.0);
 8001974:	4b1b      	ldr	r3, [pc, #108]	; (80019e4 <TIM2_IRQHandler+0xd4>)
 8001976:	885b      	ldrh	r3, [r3, #2]
 8001978:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 800197c:	3b7f      	subs	r3, #127	; 0x7f
 800197e:	ee07 3a90 	vmov	s15, r3
 8001982:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001986:	ee17 0a90 	vmov	r0, s15
 800198a:	f7fe fddd 	bl	8000548 <__aeabi_f2d>
 800198e:	a30c      	add	r3, pc, #48	; (adr r3, 80019c0 <TIM2_IRQHandler+0xb0>)
 8001990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001994:	f7fe fe30 	bl	80005f8 <__aeabi_dmul>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4610      	mov	r0, r2
 800199e:	4619      	mov	r1, r3
 80019a0:	a309      	add	r3, pc, #36	; (adr r3, 80019c8 <TIM2_IRQHandler+0xb8>)
 80019a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a6:	f7fe ff51 	bl	800084c <__aeabi_ddiv>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	4610      	mov	r0, r2
 80019b0:	4619      	mov	r1, r3
 80019b2:	f7ff f919 	bl	8000be8 <__aeabi_d2f>
 80019b6:	4603      	mov	r3, r0
 80019b8:	4a0b      	ldr	r2, [pc, #44]	; (80019e8 <TIM2_IRQHandler+0xd8>)
 80019ba:	6053      	str	r3, [r2, #4]




  /* USER CODE END TIM2_IRQn 1 */
}
 80019bc:	bf00      	nop
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	47ae147b 	.word	0x47ae147b
 80019c4:	40247ae1 	.word	0x40247ae1
 80019c8:	00000000 	.word	0x00000000
 80019cc:	40efffe0 	.word	0x40efffe0
 80019d0:	2000067c 	.word	0x2000067c
 80019d4:	424002bc 	.word	0x424002bc
 80019d8:	20000200 	.word	0x20000200
 80019dc:	20000208 	.word	0x20000208
 80019e0:	2000048c 	.word	0x2000048c
 80019e4:	20000474 	.word	0x20000474
 80019e8:	20000478 	.word	0x20000478

080019ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80019f0:	4802      	ldr	r0, [pc, #8]	; (80019fc <TIM3_IRQHandler+0x10>)
 80019f2:	f002 ffb1 	bl	8004958 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000634 	.word	0x20000634

08001a00 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a04:	4802      	ldr	r0, [pc, #8]	; (8001a10 <TIM4_IRQHandler+0x10>)
 8001a06:	f002 ffa7 	bl	8004958 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	200005a4 	.word	0x200005a4

08001a14 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a18:	4802      	ldr	r0, [pc, #8]	; (8001a24 <USART1_IRQHandler+0x10>)
 8001a1a:	f003 fc4f 	bl	80052bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000784 	.word	0x20000784

08001a28 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a2c:	4802      	ldr	r0, [pc, #8]	; (8001a38 <USART2_IRQHandler+0x10>)
 8001a2e:	f003 fc45 	bl	80052bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	200007c8 	.word	0x200007c8

08001a3c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001a40:	4802      	ldr	r0, [pc, #8]	; (8001a4c <TIM5_IRQHandler+0x10>)
 8001a42:	f002 ff89 	bl	8004958 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	200005ec 	.word	0x200005ec

08001a50 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001a54:	4802      	ldr	r0, [pc, #8]	; (8001a60 <DMA2_Stream7_IRQHandler+0x10>)
 8001a56:	f001 f859 	bl	8002b0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001a5a:	bf00      	nop
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	200006c4 	.word	0x200006c4

08001a64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
	return 1;
 8001a68:	2301      	movs	r3, #1
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <_kill>:

int _kill(int pid, int sig)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a7e:	f004 fad1 	bl	8006024 <__errno>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2216      	movs	r2, #22
 8001a86:	601a      	str	r2, [r3, #0]
	return -1;
 8001a88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <_exit>:

void _exit (int status)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f7ff ffe7 	bl	8001a74 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001aa6:	e7fe      	b.n	8001aa6 <_exit+0x12>

08001aa8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
 8001ab8:	e00a      	b.n	8001ad0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001aba:	f3af 8000 	nop.w
 8001abe:	4601      	mov	r1, r0
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	1c5a      	adds	r2, r3, #1
 8001ac4:	60ba      	str	r2, [r7, #8]
 8001ac6:	b2ca      	uxtb	r2, r1
 8001ac8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	3301      	adds	r3, #1
 8001ace:	617b      	str	r3, [r7, #20]
 8001ad0:	697a      	ldr	r2, [r7, #20]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	dbf0      	blt.n	8001aba <_read+0x12>
	}

return len;
 8001ad8:	687b      	ldr	r3, [r7, #4]
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3718      	adds	r7, #24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b086      	sub	sp, #24
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	60f8      	str	r0, [r7, #12]
 8001aea:	60b9      	str	r1, [r7, #8]
 8001aec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aee:	2300      	movs	r3, #0
 8001af0:	617b      	str	r3, [r7, #20]
 8001af2:	e009      	b.n	8001b08 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	1c5a      	adds	r2, r3, #1
 8001af8:	60ba      	str	r2, [r7, #8]
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f000 fb83 	bl	8002208 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	3301      	adds	r3, #1
 8001b06:	617b      	str	r3, [r7, #20]
 8001b08:	697a      	ldr	r2, [r7, #20]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	dbf1      	blt.n	8001af4 <_write+0x12>
	}
	return len;
 8001b10:	687b      	ldr	r3, [r7, #4]
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3718      	adds	r7, #24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <_close>:

int _close(int file)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	b083      	sub	sp, #12
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
	return -1;
 8001b22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b32:	b480      	push	{r7}
 8001b34:	b083      	sub	sp, #12
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
 8001b3a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b42:	605a      	str	r2, [r3, #4]
	return 0;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <_isatty>:

int _isatty(int file)
{
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
	return 1;
 8001b5a:	2301      	movs	r3, #1
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
	return 0;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3714      	adds	r7, #20
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
	...

08001b84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b8c:	4a14      	ldr	r2, [pc, #80]	; (8001be0 <_sbrk+0x5c>)
 8001b8e:	4b15      	ldr	r3, [pc, #84]	; (8001be4 <_sbrk+0x60>)
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b98:	4b13      	ldr	r3, [pc, #76]	; (8001be8 <_sbrk+0x64>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d102      	bne.n	8001ba6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ba0:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <_sbrk+0x64>)
 8001ba2:	4a12      	ldr	r2, [pc, #72]	; (8001bec <_sbrk+0x68>)
 8001ba4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ba6:	4b10      	ldr	r3, [pc, #64]	; (8001be8 <_sbrk+0x64>)
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4413      	add	r3, r2
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d207      	bcs.n	8001bc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bb4:	f004 fa36 	bl	8006024 <__errno>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	220c      	movs	r2, #12
 8001bbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc2:	e009      	b.n	8001bd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bc4:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <_sbrk+0x64>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bca:	4b07      	ldr	r3, [pc, #28]	; (8001be8 <_sbrk+0x64>)
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	4a05      	ldr	r2, [pc, #20]	; (8001be8 <_sbrk+0x64>)
 8001bd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3718      	adds	r7, #24
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20020000 	.word	0x20020000
 8001be4:	00000400 	.word	0x00000400
 8001be8:	2000020c 	.word	0x2000020c
 8001bec:	20000828 	.word	0x20000828

08001bf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bf4:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <SystemInit+0x20>)
 8001bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bfa:	4a05      	ldr	r2, [pc, #20]	; (8001c10 <SystemInit+0x20>)
 8001bfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c04:	bf00      	nop
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	e000ed00 	.word	0xe000ed00

08001c14 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c1a:	f107 0308 	add.w	r3, r7, #8
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	605a      	str	r2, [r3, #4]
 8001c24:	609a      	str	r2, [r3, #8]
 8001c26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c28:	463b      	mov	r3, r7
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c30:	4b1d      	ldr	r3, [pc, #116]	; (8001ca8 <MX_TIM2_Init+0x94>)
 8001c32:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c36:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 8001c38:	4b1b      	ldr	r3, [pc, #108]	; (8001ca8 <MX_TIM2_Init+0x94>)
 8001c3a:	2231      	movs	r2, #49	; 0x31
 8001c3c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <MX_TIM2_Init+0x94>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 43-1;
 8001c44:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <MX_TIM2_Init+0x94>)
 8001c46:	222a      	movs	r2, #42	; 0x2a
 8001c48:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <MX_TIM2_Init+0x94>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c50:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <MX_TIM2_Init+0x94>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c56:	4814      	ldr	r0, [pc, #80]	; (8001ca8 <MX_TIM2_Init+0x94>)
 8001c58:	f002 fdbe 	bl	80047d8 <HAL_TIM_Base_Init>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001c62:	f7ff fccb 	bl	80015fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c6a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c6c:	f107 0308 	add.w	r3, r7, #8
 8001c70:	4619      	mov	r1, r3
 8001c72:	480d      	ldr	r0, [pc, #52]	; (8001ca8 <MX_TIM2_Init+0x94>)
 8001c74:	f002 ff78 	bl	8004b68 <HAL_TIM_ConfigClockSource>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001c7e:	f7ff fcbd 	bl	80015fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c82:	2300      	movs	r3, #0
 8001c84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c86:	2300      	movs	r3, #0
 8001c88:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c8a:	463b      	mov	r3, r7
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4806      	ldr	r0, [pc, #24]	; (8001ca8 <MX_TIM2_Init+0x94>)
 8001c90:	f003 f99a 	bl	8004fc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001c9a:	f7ff fcaf 	bl	80015fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c9e:	bf00      	nop
 8001ca0:	3718      	adds	r7, #24
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	2000067c 	.word	0x2000067c

08001cac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cb2:	f107 0308 	add.w	r3, r7, #8
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	605a      	str	r2, [r3, #4]
 8001cbc:	609a      	str	r2, [r3, #8]
 8001cbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc0:	463b      	mov	r3, r7
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
 8001cc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cc8:	4b1d      	ldr	r3, [pc, #116]	; (8001d40 <MX_TIM3_Init+0x94>)
 8001cca:	4a1e      	ldr	r2, [pc, #120]	; (8001d44 <MX_TIM3_Init+0x98>)
 8001ccc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001cce:	4b1c      	ldr	r3, [pc, #112]	; (8001d40 <MX_TIM3_Init+0x94>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd4:	4b1a      	ldr	r3, [pc, #104]	; (8001d40 <MX_TIM3_Init+0x94>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001cda:	4b19      	ldr	r3, [pc, #100]	; (8001d40 <MX_TIM3_Init+0x94>)
 8001cdc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ce0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce2:	4b17      	ldr	r3, [pc, #92]	; (8001d40 <MX_TIM3_Init+0x94>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ce8:	4b15      	ldr	r3, [pc, #84]	; (8001d40 <MX_TIM3_Init+0x94>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cee:	4814      	ldr	r0, [pc, #80]	; (8001d40 <MX_TIM3_Init+0x94>)
 8001cf0:	f002 fd72 	bl	80047d8 <HAL_TIM_Base_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001cfa:	f7ff fc7f 	bl	80015fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d04:	f107 0308 	add.w	r3, r7, #8
 8001d08:	4619      	mov	r1, r3
 8001d0a:	480d      	ldr	r0, [pc, #52]	; (8001d40 <MX_TIM3_Init+0x94>)
 8001d0c:	f002 ff2c 	bl	8004b68 <HAL_TIM_ConfigClockSource>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001d16:	f7ff fc71 	bl	80015fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d22:	463b      	mov	r3, r7
 8001d24:	4619      	mov	r1, r3
 8001d26:	4806      	ldr	r0, [pc, #24]	; (8001d40 <MX_TIM3_Init+0x94>)
 8001d28:	f003 f94e 	bl	8004fc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001d32:	f7ff fc63 	bl	80015fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d36:	bf00      	nop
 8001d38:	3718      	adds	r7, #24
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	20000634 	.word	0x20000634
 8001d44:	40000400 	.word	0x40000400

08001d48 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d4e:	f107 0308 	add.w	r3, r7, #8
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d5c:	463b      	mov	r3, r7
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d64:	4b1d      	ldr	r3, [pc, #116]	; (8001ddc <MX_TIM4_Init+0x94>)
 8001d66:	4a1e      	ldr	r2, [pc, #120]	; (8001de0 <MX_TIM4_Init+0x98>)
 8001d68:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d6a:	4b1c      	ldr	r3, [pc, #112]	; (8001ddc <MX_TIM4_Init+0x94>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d70:	4b1a      	ldr	r3, [pc, #104]	; (8001ddc <MX_TIM4_Init+0x94>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001d76:	4b19      	ldr	r3, [pc, #100]	; (8001ddc <MX_TIM4_Init+0x94>)
 8001d78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d7c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d7e:	4b17      	ldr	r3, [pc, #92]	; (8001ddc <MX_TIM4_Init+0x94>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d84:	4b15      	ldr	r3, [pc, #84]	; (8001ddc <MX_TIM4_Init+0x94>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d8a:	4814      	ldr	r0, [pc, #80]	; (8001ddc <MX_TIM4_Init+0x94>)
 8001d8c:	f002 fd24 	bl	80047d8 <HAL_TIM_Base_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001d96:	f7ff fc31 	bl	80015fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001da0:	f107 0308 	add.w	r3, r7, #8
 8001da4:	4619      	mov	r1, r3
 8001da6:	480d      	ldr	r0, [pc, #52]	; (8001ddc <MX_TIM4_Init+0x94>)
 8001da8:	f002 fede 	bl	8004b68 <HAL_TIM_ConfigClockSource>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001db2:	f7ff fc23 	bl	80015fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001db6:	2300      	movs	r3, #0
 8001db8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001dbe:	463b      	mov	r3, r7
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4806      	ldr	r0, [pc, #24]	; (8001ddc <MX_TIM4_Init+0x94>)
 8001dc4:	f003 f900 	bl	8004fc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001dce:	f7ff fc15 	bl	80015fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001dd2:	bf00      	nop
 8001dd4:	3718      	adds	r7, #24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	200005a4 	.word	0x200005a4
 8001de0:	40000800 	.word	0x40000800

08001de4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dea:	f107 0308 	add.w	r3, r7, #8
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	609a      	str	r2, [r3, #8]
 8001df6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df8:	463b      	mov	r3, r7
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e00:	4b1d      	ldr	r3, [pc, #116]	; (8001e78 <MX_TIM5_Init+0x94>)
 8001e02:	4a1e      	ldr	r2, [pc, #120]	; (8001e7c <MX_TIM5_Init+0x98>)
 8001e04:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001e06:	4b1c      	ldr	r3, [pc, #112]	; (8001e78 <MX_TIM5_Init+0x94>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0c:	4b1a      	ldr	r3, [pc, #104]	; (8001e78 <MX_TIM5_Init+0x94>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001e12:	4b19      	ldr	r3, [pc, #100]	; (8001e78 <MX_TIM5_Init+0x94>)
 8001e14:	f04f 32ff 	mov.w	r2, #4294967295
 8001e18:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1a:	4b17      	ldr	r3, [pc, #92]	; (8001e78 <MX_TIM5_Init+0x94>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e20:	4b15      	ldr	r3, [pc, #84]	; (8001e78 <MX_TIM5_Init+0x94>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001e26:	4814      	ldr	r0, [pc, #80]	; (8001e78 <MX_TIM5_Init+0x94>)
 8001e28:	f002 fcd6 	bl	80047d8 <HAL_TIM_Base_Init>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001e32:	f7ff fbe3 	bl	80015fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e3a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001e3c:	f107 0308 	add.w	r3, r7, #8
 8001e40:	4619      	mov	r1, r3
 8001e42:	480d      	ldr	r0, [pc, #52]	; (8001e78 <MX_TIM5_Init+0x94>)
 8001e44:	f002 fe90 	bl	8004b68 <HAL_TIM_ConfigClockSource>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001e4e:	f7ff fbd5 	bl	80015fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e52:	2300      	movs	r3, #0
 8001e54:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e56:	2300      	movs	r3, #0
 8001e58:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e5a:	463b      	mov	r3, r7
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	4806      	ldr	r0, [pc, #24]	; (8001e78 <MX_TIM5_Init+0x94>)
 8001e60:	f003 f8b2 	bl	8004fc8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001e6a:	f7ff fbc7 	bl	80015fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001e6e:	bf00      	nop
 8001e70:	3718      	adds	r7, #24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	200005ec 	.word	0x200005ec
 8001e7c:	40000c00 	.word	0x40000c00

08001e80 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e90:	d116      	bne.n	8001ec0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	617b      	str	r3, [r7, #20]
 8001e96:	4b36      	ldr	r3, [pc, #216]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	4a35      	ldr	r2, [pc, #212]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001e9c:	f043 0301 	orr.w	r3, r3, #1
 8001ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea2:	4b33      	ldr	r3, [pc, #204]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	617b      	str	r3, [r7, #20]
 8001eac:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2101      	movs	r1, #1
 8001eb2:	201c      	movs	r0, #28
 8001eb4:	f000 fc5b 	bl	800276e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001eb8:	201c      	movs	r0, #28
 8001eba:	f000 fc74 	bl	80027a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001ebe:	e052      	b.n	8001f66 <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM3)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a2b      	ldr	r2, [pc, #172]	; (8001f74 <HAL_TIM_Base_MspInit+0xf4>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d116      	bne.n	8001ef8 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	613b      	str	r3, [r7, #16]
 8001ece:	4b28      	ldr	r3, [pc, #160]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed2:	4a27      	ldr	r2, [pc, #156]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001ed4:	f043 0302 	orr.w	r3, r3, #2
 8001ed8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eda:	4b25      	ldr	r3, [pc, #148]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	613b      	str	r3, [r7, #16]
 8001ee4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	2100      	movs	r1, #0
 8001eea:	201d      	movs	r0, #29
 8001eec:	f000 fc3f 	bl	800276e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ef0:	201d      	movs	r0, #29
 8001ef2:	f000 fc58 	bl	80027a6 <HAL_NVIC_EnableIRQ>
}
 8001ef6:	e036      	b.n	8001f66 <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM4)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a1e      	ldr	r2, [pc, #120]	; (8001f78 <HAL_TIM_Base_MspInit+0xf8>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d116      	bne.n	8001f30 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	4b1a      	ldr	r3, [pc, #104]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0a:	4a19      	ldr	r2, [pc, #100]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001f0c:	f043 0304 	orr.w	r3, r3, #4
 8001f10:	6413      	str	r3, [r2, #64]	; 0x40
 8001f12:	4b17      	ldr	r3, [pc, #92]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	f003 0304 	and.w	r3, r3, #4
 8001f1a:	60fb      	str	r3, [r7, #12]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001f1e:	2200      	movs	r2, #0
 8001f20:	2100      	movs	r1, #0
 8001f22:	201e      	movs	r0, #30
 8001f24:	f000 fc23 	bl	800276e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f28:	201e      	movs	r0, #30
 8001f2a:	f000 fc3c 	bl	80027a6 <HAL_NVIC_EnableIRQ>
}
 8001f2e:	e01a      	b.n	8001f66 <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM5)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a11      	ldr	r2, [pc, #68]	; (8001f7c <HAL_TIM_Base_MspInit+0xfc>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d115      	bne.n	8001f66 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60bb      	str	r3, [r7, #8]
 8001f3e:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f42:	4a0b      	ldr	r2, [pc, #44]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001f44:	f043 0308 	orr.w	r3, r3, #8
 8001f48:	6413      	str	r3, [r2, #64]	; 0x40
 8001f4a:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <HAL_TIM_Base_MspInit+0xf0>)
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4e:	f003 0308 	and.w	r3, r3, #8
 8001f52:	60bb      	str	r3, [r7, #8]
 8001f54:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001f56:	2200      	movs	r2, #0
 8001f58:	2100      	movs	r1, #0
 8001f5a:	2032      	movs	r0, #50	; 0x32
 8001f5c:	f000 fc07 	bl	800276e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001f60:	2032      	movs	r0, #50	; 0x32
 8001f62:	f000 fc20 	bl	80027a6 <HAL_NVIC_EnableIRQ>
}
 8001f66:	bf00      	nop
 8001f68:	3718      	adds	r7, #24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40023800 	.word	0x40023800
 8001f74:	40000400 	.word	0x40000400
 8001f78:	40000800 	.word	0x40000800
 8001f7c:	40000c00 	.word	0x40000c00

08001f80 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f84:	4b11      	ldr	r3, [pc, #68]	; (8001fcc <MX_USART1_UART_Init+0x4c>)
 8001f86:	4a12      	ldr	r2, [pc, #72]	; (8001fd0 <MX_USART1_UART_Init+0x50>)
 8001f88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8001f8a:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <MX_USART1_UART_Init+0x4c>)
 8001f8c:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001f90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f92:	4b0e      	ldr	r3, [pc, #56]	; (8001fcc <MX_USART1_UART_Init+0x4c>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f98:	4b0c      	ldr	r3, [pc, #48]	; (8001fcc <MX_USART1_UART_Init+0x4c>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f9e:	4b0b      	ldr	r3, [pc, #44]	; (8001fcc <MX_USART1_UART_Init+0x4c>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fa4:	4b09      	ldr	r3, [pc, #36]	; (8001fcc <MX_USART1_UART_Init+0x4c>)
 8001fa6:	220c      	movs	r2, #12
 8001fa8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001faa:	4b08      	ldr	r3, [pc, #32]	; (8001fcc <MX_USART1_UART_Init+0x4c>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fb0:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <MX_USART1_UART_Init+0x4c>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fb6:	4805      	ldr	r0, [pc, #20]	; (8001fcc <MX_USART1_UART_Init+0x4c>)
 8001fb8:	f003 f896 	bl	80050e8 <HAL_UART_Init>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001fc2:	f7ff fb1b 	bl	80015fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000784 	.word	0x20000784
 8001fd0:	40011000 	.word	0x40011000

08001fd4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fd8:	4b11      	ldr	r3, [pc, #68]	; (8002020 <MX_USART2_UART_Init+0x4c>)
 8001fda:	4a12      	ldr	r2, [pc, #72]	; (8002024 <MX_USART2_UART_Init+0x50>)
 8001fdc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8001fde:	4b10      	ldr	r3, [pc, #64]	; (8002020 <MX_USART2_UART_Init+0x4c>)
 8001fe0:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001fe4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fe6:	4b0e      	ldr	r3, [pc, #56]	; (8002020 <MX_USART2_UART_Init+0x4c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fec:	4b0c      	ldr	r3, [pc, #48]	; (8002020 <MX_USART2_UART_Init+0x4c>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ff2:	4b0b      	ldr	r3, [pc, #44]	; (8002020 <MX_USART2_UART_Init+0x4c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ff8:	4b09      	ldr	r3, [pc, #36]	; (8002020 <MX_USART2_UART_Init+0x4c>)
 8001ffa:	220c      	movs	r2, #12
 8001ffc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffe:	4b08      	ldr	r3, [pc, #32]	; (8002020 <MX_USART2_UART_Init+0x4c>)
 8002000:	2200      	movs	r2, #0
 8002002:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002004:	4b06      	ldr	r3, [pc, #24]	; (8002020 <MX_USART2_UART_Init+0x4c>)
 8002006:	2200      	movs	r2, #0
 8002008:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800200a:	4805      	ldr	r0, [pc, #20]	; (8002020 <MX_USART2_UART_Init+0x4c>)
 800200c:	f003 f86c 	bl	80050e8 <HAL_UART_Init>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002016:	f7ff faf1 	bl	80015fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	200007c8 	.word	0x200007c8
 8002024:	40004400 	.word	0x40004400

08002028 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08c      	sub	sp, #48	; 0x30
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002030:	f107 031c 	add.w	r3, r7, #28
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a68      	ldr	r2, [pc, #416]	; (80021e8 <HAL_UART_MspInit+0x1c0>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d163      	bne.n	8002112 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	61bb      	str	r3, [r7, #24]
 800204e:	4b67      	ldr	r3, [pc, #412]	; (80021ec <HAL_UART_MspInit+0x1c4>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002052:	4a66      	ldr	r2, [pc, #408]	; (80021ec <HAL_UART_MspInit+0x1c4>)
 8002054:	f043 0310 	orr.w	r3, r3, #16
 8002058:	6453      	str	r3, [r2, #68]	; 0x44
 800205a:	4b64      	ldr	r3, [pc, #400]	; (80021ec <HAL_UART_MspInit+0x1c4>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	61bb      	str	r3, [r7, #24]
 8002064:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	4b60      	ldr	r3, [pc, #384]	; (80021ec <HAL_UART_MspInit+0x1c4>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	4a5f      	ldr	r2, [pc, #380]	; (80021ec <HAL_UART_MspInit+0x1c4>)
 8002070:	f043 0301 	orr.w	r3, r3, #1
 8002074:	6313      	str	r3, [r2, #48]	; 0x30
 8002076:	4b5d      	ldr	r3, [pc, #372]	; (80021ec <HAL_UART_MspInit+0x1c4>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	617b      	str	r3, [r7, #20]
 8002080:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002082:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002086:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002088:	2302      	movs	r3, #2
 800208a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208c:	2300      	movs	r3, #0
 800208e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002090:	2303      	movs	r3, #3
 8002092:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002094:	2307      	movs	r3, #7
 8002096:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002098:	f107 031c 	add.w	r3, r7, #28
 800209c:	4619      	mov	r1, r3
 800209e:	4854      	ldr	r0, [pc, #336]	; (80021f0 <HAL_UART_MspInit+0x1c8>)
 80020a0:	f000 ff9e 	bl	8002fe0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80020a4:	4b53      	ldr	r3, [pc, #332]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020a6:	4a54      	ldr	r2, [pc, #336]	; (80021f8 <HAL_UART_MspInit+0x1d0>)
 80020a8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80020aa:	4b52      	ldr	r3, [pc, #328]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020ac:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020b0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020b2:	4b50      	ldr	r3, [pc, #320]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020b4:	2240      	movs	r2, #64	; 0x40
 80020b6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020b8:	4b4e      	ldr	r3, [pc, #312]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020be:	4b4d      	ldr	r3, [pc, #308]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020c4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020c6:	4b4b      	ldr	r3, [pc, #300]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020cc:	4b49      	ldr	r3, [pc, #292]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80020d2:	4b48      	ldr	r3, [pc, #288]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80020d8:	4b46      	ldr	r3, [pc, #280]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020da:	2200      	movs	r2, #0
 80020dc:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020de:	4b45      	ldr	r3, [pc, #276]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80020e4:	4843      	ldr	r0, [pc, #268]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020e6:	f000 fb79 	bl	80027dc <HAL_DMA_Init>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80020f0:	f7ff fa84 	bl	80015fc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a3f      	ldr	r2, [pc, #252]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020f8:	635a      	str	r2, [r3, #52]	; 0x34
 80020fa:	4a3e      	ldr	r2, [pc, #248]	; (80021f4 <HAL_UART_MspInit+0x1cc>)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002100:	2200      	movs	r2, #0
 8002102:	2100      	movs	r1, #0
 8002104:	2025      	movs	r0, #37	; 0x25
 8002106:	f000 fb32 	bl	800276e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800210a:	2025      	movs	r0, #37	; 0x25
 800210c:	f000 fb4b 	bl	80027a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002110:	e066      	b.n	80021e0 <HAL_UART_MspInit+0x1b8>
  else if(uartHandle->Instance==USART2)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a39      	ldr	r2, [pc, #228]	; (80021fc <HAL_UART_MspInit+0x1d4>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d161      	bne.n	80021e0 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART2_CLK_ENABLE();
 800211c:	2300      	movs	r3, #0
 800211e:	613b      	str	r3, [r7, #16]
 8002120:	4b32      	ldr	r3, [pc, #200]	; (80021ec <HAL_UART_MspInit+0x1c4>)
 8002122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002124:	4a31      	ldr	r2, [pc, #196]	; (80021ec <HAL_UART_MspInit+0x1c4>)
 8002126:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800212a:	6413      	str	r3, [r2, #64]	; 0x40
 800212c:	4b2f      	ldr	r3, [pc, #188]	; (80021ec <HAL_UART_MspInit+0x1c4>)
 800212e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002130:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002134:	613b      	str	r3, [r7, #16]
 8002136:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002138:	2300      	movs	r3, #0
 800213a:	60fb      	str	r3, [r7, #12]
 800213c:	4b2b      	ldr	r3, [pc, #172]	; (80021ec <HAL_UART_MspInit+0x1c4>)
 800213e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002140:	4a2a      	ldr	r2, [pc, #168]	; (80021ec <HAL_UART_MspInit+0x1c4>)
 8002142:	f043 0301 	orr.w	r3, r3, #1
 8002146:	6313      	str	r3, [r2, #48]	; 0x30
 8002148:	4b28      	ldr	r3, [pc, #160]	; (80021ec <HAL_UART_MspInit+0x1c4>)
 800214a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	60fb      	str	r3, [r7, #12]
 8002152:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002154:	230c      	movs	r3, #12
 8002156:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002158:	2302      	movs	r3, #2
 800215a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215c:	2300      	movs	r3, #0
 800215e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002160:	2303      	movs	r3, #3
 8002162:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002164:	2307      	movs	r3, #7
 8002166:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002168:	f107 031c 	add.w	r3, r7, #28
 800216c:	4619      	mov	r1, r3
 800216e:	4820      	ldr	r0, [pc, #128]	; (80021f0 <HAL_UART_MspInit+0x1c8>)
 8002170:	f000 ff36 	bl	8002fe0 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002174:	4b22      	ldr	r3, [pc, #136]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 8002176:	4a23      	ldr	r2, [pc, #140]	; (8002204 <HAL_UART_MspInit+0x1dc>)
 8002178:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800217a:	4b21      	ldr	r3, [pc, #132]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 800217c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002180:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002182:	4b1f      	ldr	r3, [pc, #124]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 8002184:	2240      	movs	r2, #64	; 0x40
 8002186:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002188:	4b1d      	ldr	r3, [pc, #116]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 800218a:	2200      	movs	r2, #0
 800218c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800218e:	4b1c      	ldr	r3, [pc, #112]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 8002190:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002194:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002196:	4b1a      	ldr	r3, [pc, #104]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 8002198:	2200      	movs	r2, #0
 800219a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800219c:	4b18      	ldr	r3, [pc, #96]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 800219e:	2200      	movs	r2, #0
 80021a0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80021a2:	4b17      	ldr	r3, [pc, #92]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80021a8:	4b15      	ldr	r3, [pc, #84]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80021ae:	4b14      	ldr	r3, [pc, #80]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80021b4:	4812      	ldr	r0, [pc, #72]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 80021b6:	f000 fb11 	bl	80027dc <HAL_DMA_Init>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 80021c0:	f7ff fa1c 	bl	80015fc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a0e      	ldr	r2, [pc, #56]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 80021c8:	635a      	str	r2, [r3, #52]	; 0x34
 80021ca:	4a0d      	ldr	r2, [pc, #52]	; (8002200 <HAL_UART_MspInit+0x1d8>)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80021d0:	2200      	movs	r2, #0
 80021d2:	2100      	movs	r1, #0
 80021d4:	2026      	movs	r0, #38	; 0x26
 80021d6:	f000 faca 	bl	800276e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80021da:	2026      	movs	r0, #38	; 0x26
 80021dc:	f000 fae3 	bl	80027a6 <HAL_NVIC_EnableIRQ>
}
 80021e0:	bf00      	nop
 80021e2:	3730      	adds	r7, #48	; 0x30
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	40011000 	.word	0x40011000
 80021ec:	40023800 	.word	0x40023800
 80021f0:	40020000 	.word	0x40020000
 80021f4:	200006c4 	.word	0x200006c4
 80021f8:	400264b8 	.word	0x400264b8
 80021fc:	40004400 	.word	0x40004400
 8002200:	20000724 	.word	0x20000724
 8002204:	400260a0 	.word	0x400260a0

08002208 <__io_putchar>:
#ifdef __GNUC__

#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&ch, 1);
 8002210:	1d3b      	adds	r3, r7, #4
 8002212:	2201      	movs	r2, #1
 8002214:	4619      	mov	r1, r3
 8002216:	4804      	ldr	r0, [pc, #16]	; (8002228 <__io_putchar+0x20>)
 8002218:	f002 ffe4 	bl	80051e4 <HAL_UART_Transmit_DMA>
  return ch;
 800221c:	687b      	ldr	r3, [r7, #4]
}
 800221e:	4618      	mov	r0, r3
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	200007c8 	.word	0x200007c8

0800222c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800222c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002264 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002230:	480d      	ldr	r0, [pc, #52]	; (8002268 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002232:	490e      	ldr	r1, [pc, #56]	; (800226c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002234:	4a0e      	ldr	r2, [pc, #56]	; (8002270 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002236:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002238:	e002      	b.n	8002240 <LoopCopyDataInit>

0800223a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800223a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800223c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800223e:	3304      	adds	r3, #4

08002240 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002240:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002242:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002244:	d3f9      	bcc.n	800223a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002246:	4a0b      	ldr	r2, [pc, #44]	; (8002274 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002248:	4c0b      	ldr	r4, [pc, #44]	; (8002278 <LoopFillZerobss+0x26>)
  movs r3, #0
 800224a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800224c:	e001      	b.n	8002252 <LoopFillZerobss>

0800224e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800224e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002250:	3204      	adds	r2, #4

08002252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002252:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002254:	d3fb      	bcc.n	800224e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002256:	f7ff fccb 	bl	8001bf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800225a:	f003 fee9 	bl	8006030 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800225e:	f7ff f915 	bl	800148c <main>
  bx  lr    
 8002262:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002264:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800226c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002270:	0800ae0c 	.word	0x0800ae0c
  ldr r2, =_sbss
 8002274:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002278:	20000828 	.word	0x20000828

0800227c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800227c:	e7fe      	b.n	800227c <ADC_IRQHandler>

0800227e <ADS8688_Init>:
#include "ADS8688.h"

/*
 * INITIALISATION
 */
uint8_t ADS8688_Init(ADS8688 *ads, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *csPinBank, uint16_t csPin) {
 800227e:	b580      	push	{r7, lr}
 8002280:	b086      	sub	sp, #24
 8002282:	af00      	add	r7, sp, #0
 8002284:	60f8      	str	r0, [r7, #12]
 8002286:	60b9      	str	r1, [r7, #8]
 8002288:	607a      	str	r2, [r7, #4]
 800228a:	807b      	strh	r3, [r7, #2]
/* Store interface parameters in struct */
	ads->spiHandle 		= spiHandle;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	68ba      	ldr	r2, [r7, #8]
 8002290:	601a      	str	r2, [r3, #0]
	ads->csPinBank 	= csPinBank;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	687a      	ldr	r2, [r7, #4]
 8002296:	605a      	str	r2, [r3, #4]
	ads->csPin 		= csPin;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	887a      	ldrh	r2, [r7, #2]
 800229c:	811a      	strh	r2, [r3, #8]

	uint8_t ads_data[2] = {0};
 800229e:	2300      	movs	r3, #0
 80022a0:	82bb      	strh	r3, [r7, #20]
	uint8_t state = 0;
 80022a2:	2300      	movs	r3, #0
 80022a4:	75fb      	strb	r3, [r7, #23]
	// reset all registers to default
	state += ADS_Cmd_Write(ads, RST, ads_data);
 80022a6:	f107 0314 	add.w	r3, r7, #20
 80022aa:	461a      	mov	r2, r3
 80022ac:	2185      	movs	r1, #133	; 0x85
 80022ae:	68f8      	ldr	r0, [r7, #12]
 80022b0:	f000 f8b8 	bl	8002424 <ADS_Cmd_Write>
 80022b4:	4603      	mov	r3, r0
 80022b6:	461a      	mov	r2, r3
 80022b8:	7dfb      	ldrb	r3, [r7, #23]
 80022ba:	4413      	add	r3, r2
 80022bc:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 80022be:	2064      	movs	r0, #100	; 0x64
 80022c0:	f000 f956 	bl	8002570 <HAL_Delay>
	// send a no_op message to the ADS to enter IDLE mode
	state += ADS_Cmd_Write(ads, NO_OP, ads_data);
 80022c4:	f107 0314 	add.w	r3, r7, #20
 80022c8:	461a      	mov	r2, r3
 80022ca:	2100      	movs	r1, #0
 80022cc:	68f8      	ldr	r0, [r7, #12]
 80022ce:	f000 f8a9 	bl	8002424 <ADS_Cmd_Write>
 80022d2:	4603      	mov	r3, r0
 80022d4:	461a      	mov	r2, r3
 80022d6:	7dfb      	ldrb	r3, [r7, #23]
 80022d8:	4413      	add	r3, r2
 80022da:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80022dc:	200a      	movs	r0, #10
 80022de:	f000 f947 	bl	8002570 <HAL_Delay>
	// enable auto transmit for all inputs(datasheet page 54) or as many as you want
	// if you want only some of the inputs enabled, make sure to power down the unused ones
	ads_data[0] = 0x03;
 80022e2:	2303      	movs	r3, #3
 80022e4:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, AUTO_SEQ_EN, ads_data);
 80022e6:	f107 0314 	add.w	r3, r7, #20
 80022ea:	461a      	mov	r2, r3
 80022ec:	2101      	movs	r1, #1
 80022ee:	68f8      	ldr	r0, [r7, #12]
 80022f0:	f000 f85d 	bl	80023ae <ADS_Prog_Write>
 80022f4:	4603      	mov	r3, r0
 80022f6:	461a      	mov	r2, r3
 80022f8:	7dfb      	ldrb	r3, [r7, #23]
 80022fa:	4413      	add	r3, r2
 80022fc:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80022fe:	200a      	movs	r0, #10
 8002300:	f000 f936 	bl	8002570 <HAL_Delay>
	// set the desired features such as device id (if multiple devices are used), alarm enable/disable and output format
	ads_data[0] = 0x03; // here i chose id = 0, alarm = disabled and SDO_format = 3 (datasheet page 56)
 8002304:	2303      	movs	r3, #3
 8002306:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, F_S, ads_data);
 8002308:	f107 0314 	add.w	r3, r7, #20
 800230c:	461a      	mov	r2, r3
 800230e:	2103      	movs	r1, #3
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f000 f84c 	bl	80023ae <ADS_Prog_Write>
 8002316:	4603      	mov	r3, r0
 8002318:	461a      	mov	r2, r3
 800231a:	7dfb      	ldrb	r3, [r7, #23]
 800231c:	4413      	add	r3, r2
 800231e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8002320:	200a      	movs	r0, #10
 8002322:	f000 f925 	bl	8002570 <HAL_Delay>
	// set all channels ranges(page 57)
	// 0x05 -> Input range is set to 0 to 2.5 x VREF (for VREF=5 volts, this means 0-10 volts range)
	// 0x06 -> Input range is set to 0 to 1.25 x VREF (for VREF=5 volts, this means 0-5 volts range)
	ads_data[0] = IR_5V;
 8002326:	2301      	movs	r3, #1
 8002328:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHIR_0, ads_data);
 800232a:	f107 0314 	add.w	r3, r7, #20
 800232e:	461a      	mov	r2, r3
 8002330:	2105      	movs	r1, #5
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f000 f83b 	bl	80023ae <ADS_Prog_Write>
 8002338:	4603      	mov	r3, r0
 800233a:	461a      	mov	r2, r3
 800233c:	7dfb      	ldrb	r3, [r7, #23]
 800233e:	4413      	add	r3, r2
 8002340:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8002342:	200a      	movs	r0, #10
 8002344:	f000 f914 	bl	8002570 <HAL_Delay>
	ads_data[0] = IR_5V;
 8002348:	2301      	movs	r3, #1
 800234a:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHIR_1, ads_data);
 800234c:	f107 0314 	add.w	r3, r7, #20
 8002350:	461a      	mov	r2, r3
 8002352:	2106      	movs	r1, #6
 8002354:	68f8      	ldr	r0, [r7, #12]
 8002356:	f000 f82a 	bl	80023ae <ADS_Prog_Write>
 800235a:	4603      	mov	r3, r0
 800235c:	461a      	mov	r2, r3
 800235e:	7dfb      	ldrb	r3, [r7, #23]
 8002360:	4413      	add	r3, r2
 8002362:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8002364:	200a      	movs	r0, #10
 8002366:	f000 f903 	bl	8002570 <HAL_Delay>
	ads_data[0] = 0xfc;
 800236a:	23fc      	movs	r3, #252	; 0xfc
 800236c:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CH_PD, ads_data);
 800236e:	f107 0314 	add.w	r3, r7, #20
 8002372:	461a      	mov	r2, r3
 8002374:	2102      	movs	r1, #2
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 f819 	bl	80023ae <ADS_Prog_Write>
 800237c:	4603      	mov	r3, r0
 800237e:	461a      	mov	r2, r3
 8002380:	7dfb      	ldrb	r3, [r7, #23]
 8002382:	4413      	add	r3, r2
 8002384:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8002386:	200a      	movs	r0, #10
 8002388:	f000 f8f2 	bl	8002570 <HAL_Delay>
	// start the auto transmission by entering the appropriate state
	state += ADS_Cmd_Write(ads, AUTO_RST, ads_data);
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	461a      	mov	r2, r3
 8002392:	21a0      	movs	r1, #160	; 0xa0
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f000 f845 	bl	8002424 <ADS_Cmd_Write>
 800239a:	4603      	mov	r3, r0
 800239c:	461a      	mov	r2, r3
 800239e:	7dfb      	ldrb	r3, [r7, #23]
 80023a0:	4413      	add	r3, r2
 80023a2:	75fb      	strb	r3, [r7, #23]

	return state;
 80023a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3718      	adds	r7, #24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <ADS_Prog_Write>:
	data[1] = rxbuf[3];
	return ret;
}

// after the write, data should contain the data (byte) written to the addressed register (check equality for evaluation)
HAL_StatusTypeDef ADS_Prog_Write(ADS8688 *ads, uint8_t addr, uint8_t *data) {
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b088      	sub	sp, #32
 80023b2:	af02      	add	r7, sp, #8
 80023b4:	60f8      	str	r0, [r7, #12]
 80023b6:	460b      	mov	r3, r1
 80023b8:	607a      	str	r2, [r7, #4]
 80023ba:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {data[0], (addr << 1 | 0x01)}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	753b      	strb	r3, [r7, #20]
 80023c2:	7afb      	ldrb	r3, [r7, #11]
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	b25b      	sxtb	r3, r3
 80023c8:	f043 0301 	orr.w	r3, r3, #1
 80023cc:	b25b      	sxtb	r3, r3
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	6858      	ldr	r0, [r3, #4]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	891b      	ldrh	r3, [r3, #8]
 80023da:	2200      	movs	r2, #0
 80023dc:	4619      	mov	r1, r3
 80023de:	f000 ff9b 	bl	8003318 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6818      	ldr	r0, [r3, #0]
 80023e6:	f107 0210 	add.w	r2, r7, #16
 80023ea:	f107 0114 	add.w	r1, r7, #20
 80023ee:	230a      	movs	r3, #10
 80023f0:	9300      	str	r3, [sp, #0]
 80023f2:	2302      	movs	r3, #2
 80023f4:	f001 fcce 	bl	8003d94 <HAL_SPI_TransmitReceive>
 80023f8:	4603      	mov	r3, r0
 80023fa:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6858      	ldr	r0, [r3, #4]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	891b      	ldrh	r3, [r3, #8]
 8002404:	2201      	movs	r2, #1
 8002406:	4619      	mov	r1, r3
 8002408:	f000 ff86 	bl	8003318 <HAL_GPIO_WritePin>

	data[0] = rxbuf[3];
 800240c:	7cfa      	ldrb	r2, [r7, #19]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	3301      	adds	r3, #1
 8002416:	2200      	movs	r2, #0
 8002418:	701a      	strb	r2, [r3, #0]
	return ret;
 800241a:	7dfb      	ldrb	r3, [r7, #23]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3718      	adds	r7, #24
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <ADS_Cmd_Write>:

HAL_StatusTypeDef ADS_Cmd_Write(ADS8688 *ads, uint8_t cmd, uint8_t *data) {
 8002424:	b580      	push	{r7, lr}
 8002426:	b088      	sub	sp, #32
 8002428:	af02      	add	r7, sp, #8
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	460b      	mov	r3, r1
 800242e:	607a      	str	r2, [r7, #4]
 8002430:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {0x00,cmd}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 8002432:	2300      	movs	r3, #0
 8002434:	753b      	strb	r3, [r7, #20]
 8002436:	7afb      	ldrb	r3, [r7, #11]
 8002438:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	6858      	ldr	r0, [r3, #4]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	891b      	ldrh	r3, [r3, #8]
 8002442:	2200      	movs	r2, #0
 8002444:	4619      	mov	r1, r3
 8002446:	f000 ff67 	bl	8003318 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6818      	ldr	r0, [r3, #0]
 800244e:	f107 0210 	add.w	r2, r7, #16
 8002452:	f107 0114 	add.w	r1, r7, #20
 8002456:	230a      	movs	r3, #10
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	2302      	movs	r3, #2
 800245c:	f001 fc9a 	bl	8003d94 <HAL_SPI_TransmitReceive>
 8002460:	4603      	mov	r3, r0
 8002462:	75fb      	strb	r3, [r7, #23]
	//ret = HAL_SPI_TransmitReceive_DMA(ads->spiHandle, txbuf, rxbuf, 2);
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6858      	ldr	r0, [r3, #4]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	891b      	ldrh	r3, [r3, #8]
 800246c:	2201      	movs	r2, #1
 800246e:	4619      	mov	r1, r3
 8002470:	f000 ff52 	bl	8003318 <HAL_GPIO_WritePin>

	data[0] = rxbuf[2];
 8002474:	7cba      	ldrb	r2, [r7, #18]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	701a      	strb	r2, [r3, #0]
	data[1] = rxbuf[3];
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3301      	adds	r3, #1
 800247e:	7cfa      	ldrb	r2, [r7, #19]
 8002480:	701a      	strb	r2, [r3, #0]
	return ret;
 8002482:	7dfb      	ldrb	r3, [r7, #23]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3718      	adds	r7, #24
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002490:	4b0e      	ldr	r3, [pc, #56]	; (80024cc <HAL_Init+0x40>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a0d      	ldr	r2, [pc, #52]	; (80024cc <HAL_Init+0x40>)
 8002496:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800249a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800249c:	4b0b      	ldr	r3, [pc, #44]	; (80024cc <HAL_Init+0x40>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a0a      	ldr	r2, [pc, #40]	; (80024cc <HAL_Init+0x40>)
 80024a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024a8:	4b08      	ldr	r3, [pc, #32]	; (80024cc <HAL_Init+0x40>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a07      	ldr	r2, [pc, #28]	; (80024cc <HAL_Init+0x40>)
 80024ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024b4:	2003      	movs	r0, #3
 80024b6:	f000 f94f 	bl	8002758 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ba:	2000      	movs	r0, #0
 80024bc:	f000 f808 	bl	80024d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024c0:	f7ff f98e 	bl	80017e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	40023c00 	.word	0x40023c00

080024d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024d8:	4b12      	ldr	r3, [pc, #72]	; (8002524 <HAL_InitTick+0x54>)
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	4b12      	ldr	r3, [pc, #72]	; (8002528 <HAL_InitTick+0x58>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	4619      	mov	r1, r3
 80024e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80024ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 f967 	bl	80027c2 <HAL_SYSTICK_Config>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e00e      	b.n	800251c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2b0f      	cmp	r3, #15
 8002502:	d80a      	bhi.n	800251a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002504:	2200      	movs	r2, #0
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	f04f 30ff 	mov.w	r0, #4294967295
 800250c:	f000 f92f 	bl	800276e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002510:	4a06      	ldr	r2, [pc, #24]	; (800252c <HAL_InitTick+0x5c>)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	e000      	b.n	800251c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000000 	.word	0x20000000
 8002528:	20000008 	.word	0x20000008
 800252c:	20000004 	.word	0x20000004

08002530 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002534:	4b06      	ldr	r3, [pc, #24]	; (8002550 <HAL_IncTick+0x20>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	461a      	mov	r2, r3
 800253a:	4b06      	ldr	r3, [pc, #24]	; (8002554 <HAL_IncTick+0x24>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4413      	add	r3, r2
 8002540:	4a04      	ldr	r2, [pc, #16]	; (8002554 <HAL_IncTick+0x24>)
 8002542:	6013      	str	r3, [r2, #0]
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	20000008 	.word	0x20000008
 8002554:	2000080c 	.word	0x2000080c

08002558 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return uwTick;
 800255c:	4b03      	ldr	r3, [pc, #12]	; (800256c <HAL_GetTick+0x14>)
 800255e:	681b      	ldr	r3, [r3, #0]
}
 8002560:	4618      	mov	r0, r3
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	2000080c 	.word	0x2000080c

08002570 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002578:	f7ff ffee 	bl	8002558 <HAL_GetTick>
 800257c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002588:	d005      	beq.n	8002596 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800258a:	4b0a      	ldr	r3, [pc, #40]	; (80025b4 <HAL_Delay+0x44>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	461a      	mov	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4413      	add	r3, r2
 8002594:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002596:	bf00      	nop
 8002598:	f7ff ffde 	bl	8002558 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d8f7      	bhi.n	8002598 <HAL_Delay+0x28>
  {
  }
}
 80025a8:	bf00      	nop
 80025aa:	bf00      	nop
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000008 	.word	0x20000008

080025b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025c8:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ce:	68ba      	ldr	r2, [r7, #8]
 80025d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025d4:	4013      	ands	r3, r2
 80025d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ea:	4a04      	ldr	r2, [pc, #16]	; (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	60d3      	str	r3, [r2, #12]
}
 80025f0:	bf00      	nop
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	e000ed00 	.word	0xe000ed00

08002600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002604:	4b04      	ldr	r3, [pc, #16]	; (8002618 <__NVIC_GetPriorityGrouping+0x18>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	0a1b      	lsrs	r3, r3, #8
 800260a:	f003 0307 	and.w	r3, r3, #7
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	e000ed00 	.word	0xe000ed00

0800261c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	2b00      	cmp	r3, #0
 800262c:	db0b      	blt.n	8002646 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	f003 021f 	and.w	r2, r3, #31
 8002634:	4907      	ldr	r1, [pc, #28]	; (8002654 <__NVIC_EnableIRQ+0x38>)
 8002636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263a:	095b      	lsrs	r3, r3, #5
 800263c:	2001      	movs	r0, #1
 800263e:	fa00 f202 	lsl.w	r2, r0, r2
 8002642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	e000e100 	.word	0xe000e100

08002658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	6039      	str	r1, [r7, #0]
 8002662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002668:	2b00      	cmp	r3, #0
 800266a:	db0a      	blt.n	8002682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	b2da      	uxtb	r2, r3
 8002670:	490c      	ldr	r1, [pc, #48]	; (80026a4 <__NVIC_SetPriority+0x4c>)
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	0112      	lsls	r2, r2, #4
 8002678:	b2d2      	uxtb	r2, r2
 800267a:	440b      	add	r3, r1
 800267c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002680:	e00a      	b.n	8002698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	b2da      	uxtb	r2, r3
 8002686:	4908      	ldr	r1, [pc, #32]	; (80026a8 <__NVIC_SetPriority+0x50>)
 8002688:	79fb      	ldrb	r3, [r7, #7]
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	3b04      	subs	r3, #4
 8002690:	0112      	lsls	r2, r2, #4
 8002692:	b2d2      	uxtb	r2, r2
 8002694:	440b      	add	r3, r1
 8002696:	761a      	strb	r2, [r3, #24]
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	e000e100 	.word	0xe000e100
 80026a8:	e000ed00 	.word	0xe000ed00

080026ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b089      	sub	sp, #36	; 0x24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	f1c3 0307 	rsb	r3, r3, #7
 80026c6:	2b04      	cmp	r3, #4
 80026c8:	bf28      	it	cs
 80026ca:	2304      	movcs	r3, #4
 80026cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3304      	adds	r3, #4
 80026d2:	2b06      	cmp	r3, #6
 80026d4:	d902      	bls.n	80026dc <NVIC_EncodePriority+0x30>
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	3b03      	subs	r3, #3
 80026da:	e000      	b.n	80026de <NVIC_EncodePriority+0x32>
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e0:	f04f 32ff 	mov.w	r2, #4294967295
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43da      	mvns	r2, r3
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	401a      	ands	r2, r3
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f4:	f04f 31ff 	mov.w	r1, #4294967295
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	fa01 f303 	lsl.w	r3, r1, r3
 80026fe:	43d9      	mvns	r1, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002704:	4313      	orrs	r3, r2
         );
}
 8002706:	4618      	mov	r0, r3
 8002708:	3724      	adds	r7, #36	; 0x24
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
	...

08002714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3b01      	subs	r3, #1
 8002720:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002724:	d301      	bcc.n	800272a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002726:	2301      	movs	r3, #1
 8002728:	e00f      	b.n	800274a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800272a:	4a0a      	ldr	r2, [pc, #40]	; (8002754 <SysTick_Config+0x40>)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3b01      	subs	r3, #1
 8002730:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002732:	210f      	movs	r1, #15
 8002734:	f04f 30ff 	mov.w	r0, #4294967295
 8002738:	f7ff ff8e 	bl	8002658 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800273c:	4b05      	ldr	r3, [pc, #20]	; (8002754 <SysTick_Config+0x40>)
 800273e:	2200      	movs	r2, #0
 8002740:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002742:	4b04      	ldr	r3, [pc, #16]	; (8002754 <SysTick_Config+0x40>)
 8002744:	2207      	movs	r2, #7
 8002746:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	e000e010 	.word	0xe000e010

08002758 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7ff ff29 	bl	80025b8 <__NVIC_SetPriorityGrouping>
}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800276e:	b580      	push	{r7, lr}
 8002770:	b086      	sub	sp, #24
 8002772:	af00      	add	r7, sp, #0
 8002774:	4603      	mov	r3, r0
 8002776:	60b9      	str	r1, [r7, #8]
 8002778:	607a      	str	r2, [r7, #4]
 800277a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002780:	f7ff ff3e 	bl	8002600 <__NVIC_GetPriorityGrouping>
 8002784:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	68b9      	ldr	r1, [r7, #8]
 800278a:	6978      	ldr	r0, [r7, #20]
 800278c:	f7ff ff8e 	bl	80026ac <NVIC_EncodePriority>
 8002790:	4602      	mov	r2, r0
 8002792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002796:	4611      	mov	r1, r2
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ff5d 	bl	8002658 <__NVIC_SetPriority>
}
 800279e:	bf00      	nop
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b082      	sub	sp, #8
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	4603      	mov	r3, r0
 80027ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff ff31 	bl	800261c <__NVIC_EnableIRQ>
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b082      	sub	sp, #8
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f7ff ffa2 	bl	8002714 <SysTick_Config>
 80027d0:	4603      	mov	r3, r0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
	...

080027dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027e8:	f7ff feb6 	bl	8002558 <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d101      	bne.n	80027f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e099      	b.n	800292c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2202      	movs	r2, #2
 8002804:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 0201 	bic.w	r2, r2, #1
 8002816:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002818:	e00f      	b.n	800283a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800281a:	f7ff fe9d 	bl	8002558 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b05      	cmp	r3, #5
 8002826:	d908      	bls.n	800283a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2220      	movs	r2, #32
 800282c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2203      	movs	r2, #3
 8002832:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e078      	b.n	800292c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b00      	cmp	r3, #0
 8002846:	d1e8      	bne.n	800281a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002850:	697a      	ldr	r2, [r7, #20]
 8002852:	4b38      	ldr	r3, [pc, #224]	; (8002934 <HAL_DMA_Init+0x158>)
 8002854:	4013      	ands	r3, r2
 8002856:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002866:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	691b      	ldr	r3, [r3, #16]
 800286c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002872:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	699b      	ldr	r3, [r3, #24]
 8002878:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800287e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a1b      	ldr	r3, [r3, #32]
 8002884:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	4313      	orrs	r3, r2
 800288a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002890:	2b04      	cmp	r3, #4
 8002892:	d107      	bne.n	80028a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289c:	4313      	orrs	r3, r2
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	f023 0307 	bic.w	r3, r3, #7
 80028ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ca:	2b04      	cmp	r3, #4
 80028cc:	d117      	bne.n	80028fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d2:	697a      	ldr	r2, [r7, #20]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d00e      	beq.n	80028fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 fb01 	bl	8002ee8 <DMA_CheckFifoParam>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d008      	beq.n	80028fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2240      	movs	r2, #64	; 0x40
 80028f0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80028fa:	2301      	movs	r3, #1
 80028fc:	e016      	b.n	800292c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 fab8 	bl	8002e7c <DMA_CalcBaseAndBitshift>
 800290c:	4603      	mov	r3, r0
 800290e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002914:	223f      	movs	r2, #63	; 0x3f
 8002916:	409a      	lsls	r2, r3
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3718      	adds	r7, #24
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	f010803f 	.word	0xf010803f

08002938 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
 8002944:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002946:	2300      	movs	r3, #0
 8002948:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800294e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002956:	2b01      	cmp	r3, #1
 8002958:	d101      	bne.n	800295e <HAL_DMA_Start_IT+0x26>
 800295a:	2302      	movs	r3, #2
 800295c:	e040      	b.n	80029e0 <HAL_DMA_Start_IT+0xa8>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b01      	cmp	r3, #1
 8002970:	d12f      	bne.n	80029d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2202      	movs	r2, #2
 8002976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	68b9      	ldr	r1, [r7, #8]
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 fa4a 	bl	8002e20 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002990:	223f      	movs	r2, #63	; 0x3f
 8002992:	409a      	lsls	r2, r3
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f042 0216 	orr.w	r2, r2, #22
 80029a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d007      	beq.n	80029c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f042 0208 	orr.w	r2, r2, #8
 80029be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f042 0201 	orr.w	r2, r2, #1
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	e005      	b.n	80029de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80029da:	2302      	movs	r3, #2
 80029dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80029de:	7dfb      	ldrb	r3, [r7, #23]
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3718      	adds	r7, #24
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029f6:	f7ff fdaf 	bl	8002558 <HAL_GetTick>
 80029fa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d008      	beq.n	8002a1a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2280      	movs	r2, #128	; 0x80
 8002a0c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e052      	b.n	8002ac0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0216 	bic.w	r2, r2, #22
 8002a28:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	695a      	ldr	r2, [r3, #20]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a38:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d103      	bne.n	8002a4a <HAL_DMA_Abort+0x62>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0208 	bic.w	r2, r2, #8
 8002a58:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0201 	bic.w	r2, r2, #1
 8002a68:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a6a:	e013      	b.n	8002a94 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a6c:	f7ff fd74 	bl	8002558 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b05      	cmp	r3, #5
 8002a78:	d90c      	bls.n	8002a94 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e015      	b.n	8002ac0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1e4      	bne.n	8002a6c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa6:	223f      	movs	r2, #63	; 0x3f
 8002aa8:	409a      	lsls	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d004      	beq.n	8002ae6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2280      	movs	r2, #128	; 0x80
 8002ae0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e00c      	b.n	8002b00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2205      	movs	r2, #5
 8002aea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f022 0201 	bic.w	r2, r2, #1
 8002afc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b14:	2300      	movs	r3, #0
 8002b16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b18:	4b92      	ldr	r3, [pc, #584]	; (8002d64 <HAL_DMA_IRQHandler+0x258>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a92      	ldr	r2, [pc, #584]	; (8002d68 <HAL_DMA_IRQHandler+0x25c>)
 8002b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b22:	0a9b      	lsrs	r3, r3, #10
 8002b24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b36:	2208      	movs	r2, #8
 8002b38:	409a      	lsls	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d01a      	beq.n	8002b78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0304 	and.w	r3, r3, #4
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d013      	beq.n	8002b78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0204 	bic.w	r2, r2, #4
 8002b5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b64:	2208      	movs	r2, #8
 8002b66:	409a      	lsls	r2, r3
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b70:	f043 0201 	orr.w	r2, r3, #1
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	409a      	lsls	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	4013      	ands	r3, r2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d012      	beq.n	8002bae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00b      	beq.n	8002bae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	409a      	lsls	r2, r3
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ba6:	f043 0202 	orr.w	r2, r3, #2
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb2:	2204      	movs	r2, #4
 8002bb4:	409a      	lsls	r2, r3
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	4013      	ands	r3, r2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d012      	beq.n	8002be4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d00b      	beq.n	8002be4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd0:	2204      	movs	r2, #4
 8002bd2:	409a      	lsls	r2, r3
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bdc:	f043 0204 	orr.w	r2, r3, #4
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002be8:	2210      	movs	r2, #16
 8002bea:	409a      	lsls	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d043      	beq.n	8002c7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0308 	and.w	r3, r3, #8
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d03c      	beq.n	8002c7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c06:	2210      	movs	r2, #16
 8002c08:	409a      	lsls	r2, r3
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d018      	beq.n	8002c4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d108      	bne.n	8002c3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d024      	beq.n	8002c7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	4798      	blx	r3
 8002c3a:	e01f      	b.n	8002c7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d01b      	beq.n	8002c7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	4798      	blx	r3
 8002c4c:	e016      	b.n	8002c7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d107      	bne.n	8002c6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 0208 	bic.w	r2, r2, #8
 8002c6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d003      	beq.n	8002c7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c80:	2220      	movs	r2, #32
 8002c82:	409a      	lsls	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	4013      	ands	r3, r2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f000 808e 	beq.w	8002daa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0310 	and.w	r3, r3, #16
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	f000 8086 	beq.w	8002daa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	409a      	lsls	r2, r3
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b05      	cmp	r3, #5
 8002cb4:	d136      	bne.n	8002d24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f022 0216 	bic.w	r2, r2, #22
 8002cc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	695a      	ldr	r2, [r3, #20]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d103      	bne.n	8002ce6 <HAL_DMA_IRQHandler+0x1da>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d007      	beq.n	8002cf6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0208 	bic.w	r2, r2, #8
 8002cf4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cfa:	223f      	movs	r2, #63	; 0x3f
 8002cfc:	409a      	lsls	r2, r3
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d07d      	beq.n	8002e16 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	4798      	blx	r3
        }
        return;
 8002d22:	e078      	b.n	8002e16 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d01c      	beq.n	8002d6c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d108      	bne.n	8002d52 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d030      	beq.n	8002daa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	4798      	blx	r3
 8002d50:	e02b      	b.n	8002daa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d027      	beq.n	8002daa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	4798      	blx	r3
 8002d62:	e022      	b.n	8002daa <HAL_DMA_IRQHandler+0x29e>
 8002d64:	20000000 	.word	0x20000000
 8002d68:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d10f      	bne.n	8002d9a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f022 0210 	bic.w	r2, r2, #16
 8002d88:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d032      	beq.n	8002e18 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d022      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2205      	movs	r2, #5
 8002dc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f022 0201 	bic.w	r2, r2, #1
 8002dd4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	60bb      	str	r3, [r7, #8]
 8002ddc:	697a      	ldr	r2, [r7, #20]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d307      	bcc.n	8002df2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d1f2      	bne.n	8002dd6 <HAL_DMA_IRQHandler+0x2ca>
 8002df0:	e000      	b.n	8002df4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002df2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d005      	beq.n	8002e18 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	4798      	blx	r3
 8002e14:	e000      	b.n	8002e18 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002e16:	bf00      	nop
    }
  }
}
 8002e18:	3718      	adds	r7, #24
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop

08002e20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
 8002e2c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e3c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	683a      	ldr	r2, [r7, #0]
 8002e44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	2b40      	cmp	r3, #64	; 0x40
 8002e4c:	d108      	bne.n	8002e60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68ba      	ldr	r2, [r7, #8]
 8002e5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e5e:	e007      	b.n	8002e70 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	68ba      	ldr	r2, [r7, #8]
 8002e66:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	60da      	str	r2, [r3, #12]
}
 8002e70:	bf00      	nop
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	3b10      	subs	r3, #16
 8002e8c:	4a14      	ldr	r2, [pc, #80]	; (8002ee0 <DMA_CalcBaseAndBitshift+0x64>)
 8002e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e92:	091b      	lsrs	r3, r3, #4
 8002e94:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e96:	4a13      	ldr	r2, [pc, #76]	; (8002ee4 <DMA_CalcBaseAndBitshift+0x68>)
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2b03      	cmp	r3, #3
 8002ea8:	d909      	bls.n	8002ebe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002eb2:	f023 0303 	bic.w	r3, r3, #3
 8002eb6:	1d1a      	adds	r2, r3, #4
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	659a      	str	r2, [r3, #88]	; 0x58
 8002ebc:	e007      	b.n	8002ece <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ec6:	f023 0303 	bic.w	r3, r3, #3
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3714      	adds	r7, #20
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	aaaaaaab 	.word	0xaaaaaaab
 8002ee4:	0800a940 	.word	0x0800a940

08002ee8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b085      	sub	sp, #20
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ef8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d11f      	bne.n	8002f42 <DMA_CheckFifoParam+0x5a>
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	2b03      	cmp	r3, #3
 8002f06:	d856      	bhi.n	8002fb6 <DMA_CheckFifoParam+0xce>
 8002f08:	a201      	add	r2, pc, #4	; (adr r2, 8002f10 <DMA_CheckFifoParam+0x28>)
 8002f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f0e:	bf00      	nop
 8002f10:	08002f21 	.word	0x08002f21
 8002f14:	08002f33 	.word	0x08002f33
 8002f18:	08002f21 	.word	0x08002f21
 8002f1c:	08002fb7 	.word	0x08002fb7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d046      	beq.n	8002fba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f30:	e043      	b.n	8002fba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f36:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f3a:	d140      	bne.n	8002fbe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f40:	e03d      	b.n	8002fbe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	699b      	ldr	r3, [r3, #24]
 8002f46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f4a:	d121      	bne.n	8002f90 <DMA_CheckFifoParam+0xa8>
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	2b03      	cmp	r3, #3
 8002f50:	d837      	bhi.n	8002fc2 <DMA_CheckFifoParam+0xda>
 8002f52:	a201      	add	r2, pc, #4	; (adr r2, 8002f58 <DMA_CheckFifoParam+0x70>)
 8002f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f58:	08002f69 	.word	0x08002f69
 8002f5c:	08002f6f 	.word	0x08002f6f
 8002f60:	08002f69 	.word	0x08002f69
 8002f64:	08002f81 	.word	0x08002f81
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f6c:	e030      	b.n	8002fd0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d025      	beq.n	8002fc6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f7e:	e022      	b.n	8002fc6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f84:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f88:	d11f      	bne.n	8002fca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f8e:	e01c      	b.n	8002fca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d903      	bls.n	8002f9e <DMA_CheckFifoParam+0xb6>
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	2b03      	cmp	r3, #3
 8002f9a:	d003      	beq.n	8002fa4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f9c:	e018      	b.n	8002fd0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	73fb      	strb	r3, [r7, #15]
      break;
 8002fa2:	e015      	b.n	8002fd0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d00e      	beq.n	8002fce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	73fb      	strb	r3, [r7, #15]
      break;
 8002fb4:	e00b      	b.n	8002fce <DMA_CheckFifoParam+0xe6>
      break;
 8002fb6:	bf00      	nop
 8002fb8:	e00a      	b.n	8002fd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002fba:	bf00      	nop
 8002fbc:	e008      	b.n	8002fd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002fbe:	bf00      	nop
 8002fc0:	e006      	b.n	8002fd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002fc2:	bf00      	nop
 8002fc4:	e004      	b.n	8002fd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002fc6:	bf00      	nop
 8002fc8:	e002      	b.n	8002fd0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002fca:	bf00      	nop
 8002fcc:	e000      	b.n	8002fd0 <DMA_CheckFifoParam+0xe8>
      break;
 8002fce:	bf00      	nop
    }
  } 
  
  return status; 
 8002fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3714      	adds	r7, #20
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop

08002fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b089      	sub	sp, #36	; 0x24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fea:	2300      	movs	r3, #0
 8002fec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	61fb      	str	r3, [r7, #28]
 8002ffa:	e16b      	b.n	80032d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	697a      	ldr	r2, [r7, #20]
 800300c:	4013      	ands	r3, r2
 800300e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	429a      	cmp	r2, r3
 8003016:	f040 815a 	bne.w	80032ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f003 0303 	and.w	r3, r3, #3
 8003022:	2b01      	cmp	r3, #1
 8003024:	d005      	beq.n	8003032 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800302e:	2b02      	cmp	r3, #2
 8003030:	d130      	bne.n	8003094 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	2203      	movs	r2, #3
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43db      	mvns	r3, r3
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	4013      	ands	r3, r2
 8003048:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	68da      	ldr	r2, [r3, #12]
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	4313      	orrs	r3, r2
 800305a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003068:	2201      	movs	r2, #1
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	43db      	mvns	r3, r3
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	4013      	ands	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	091b      	lsrs	r3, r3, #4
 800307e:	f003 0201 	and.w	r2, r3, #1
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4313      	orrs	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f003 0303 	and.w	r3, r3, #3
 800309c:	2b03      	cmp	r3, #3
 800309e:	d017      	beq.n	80030d0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	2203      	movs	r2, #3
 80030ac:	fa02 f303 	lsl.w	r3, r2, r3
 80030b0:	43db      	mvns	r3, r3
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4013      	ands	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	689a      	ldr	r2, [r3, #8]
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f003 0303 	and.w	r3, r3, #3
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d123      	bne.n	8003124 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	08da      	lsrs	r2, r3, #3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	3208      	adds	r2, #8
 80030e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	f003 0307 	and.w	r3, r3, #7
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	220f      	movs	r2, #15
 80030f4:	fa02 f303 	lsl.w	r3, r2, r3
 80030f8:	43db      	mvns	r3, r3
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	4013      	ands	r3, r2
 80030fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	691a      	ldr	r2, [r3, #16]
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	f003 0307 	and.w	r3, r3, #7
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	4313      	orrs	r3, r2
 8003114:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	08da      	lsrs	r2, r3, #3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	3208      	adds	r2, #8
 800311e:	69b9      	ldr	r1, [r7, #24]
 8003120:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	2203      	movs	r2, #3
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	43db      	mvns	r3, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4013      	ands	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f003 0203 	and.w	r2, r3, #3
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	4313      	orrs	r3, r2
 8003150:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 80b4 	beq.w	80032ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003166:	2300      	movs	r3, #0
 8003168:	60fb      	str	r3, [r7, #12]
 800316a:	4b60      	ldr	r3, [pc, #384]	; (80032ec <HAL_GPIO_Init+0x30c>)
 800316c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316e:	4a5f      	ldr	r2, [pc, #380]	; (80032ec <HAL_GPIO_Init+0x30c>)
 8003170:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003174:	6453      	str	r3, [r2, #68]	; 0x44
 8003176:	4b5d      	ldr	r3, [pc, #372]	; (80032ec <HAL_GPIO_Init+0x30c>)
 8003178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800317a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800317e:	60fb      	str	r3, [r7, #12]
 8003180:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003182:	4a5b      	ldr	r2, [pc, #364]	; (80032f0 <HAL_GPIO_Init+0x310>)
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	089b      	lsrs	r3, r3, #2
 8003188:	3302      	adds	r3, #2
 800318a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800318e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	f003 0303 	and.w	r3, r3, #3
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	220f      	movs	r2, #15
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	43db      	mvns	r3, r3
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	4013      	ands	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a52      	ldr	r2, [pc, #328]	; (80032f4 <HAL_GPIO_Init+0x314>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d02b      	beq.n	8003206 <HAL_GPIO_Init+0x226>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a51      	ldr	r2, [pc, #324]	; (80032f8 <HAL_GPIO_Init+0x318>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d025      	beq.n	8003202 <HAL_GPIO_Init+0x222>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a50      	ldr	r2, [pc, #320]	; (80032fc <HAL_GPIO_Init+0x31c>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d01f      	beq.n	80031fe <HAL_GPIO_Init+0x21e>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a4f      	ldr	r2, [pc, #316]	; (8003300 <HAL_GPIO_Init+0x320>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d019      	beq.n	80031fa <HAL_GPIO_Init+0x21a>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a4e      	ldr	r2, [pc, #312]	; (8003304 <HAL_GPIO_Init+0x324>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d013      	beq.n	80031f6 <HAL_GPIO_Init+0x216>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	4a4d      	ldr	r2, [pc, #308]	; (8003308 <HAL_GPIO_Init+0x328>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d00d      	beq.n	80031f2 <HAL_GPIO_Init+0x212>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a4c      	ldr	r2, [pc, #304]	; (800330c <HAL_GPIO_Init+0x32c>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d007      	beq.n	80031ee <HAL_GPIO_Init+0x20e>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4a4b      	ldr	r2, [pc, #300]	; (8003310 <HAL_GPIO_Init+0x330>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d101      	bne.n	80031ea <HAL_GPIO_Init+0x20a>
 80031e6:	2307      	movs	r3, #7
 80031e8:	e00e      	b.n	8003208 <HAL_GPIO_Init+0x228>
 80031ea:	2308      	movs	r3, #8
 80031ec:	e00c      	b.n	8003208 <HAL_GPIO_Init+0x228>
 80031ee:	2306      	movs	r3, #6
 80031f0:	e00a      	b.n	8003208 <HAL_GPIO_Init+0x228>
 80031f2:	2305      	movs	r3, #5
 80031f4:	e008      	b.n	8003208 <HAL_GPIO_Init+0x228>
 80031f6:	2304      	movs	r3, #4
 80031f8:	e006      	b.n	8003208 <HAL_GPIO_Init+0x228>
 80031fa:	2303      	movs	r3, #3
 80031fc:	e004      	b.n	8003208 <HAL_GPIO_Init+0x228>
 80031fe:	2302      	movs	r3, #2
 8003200:	e002      	b.n	8003208 <HAL_GPIO_Init+0x228>
 8003202:	2301      	movs	r3, #1
 8003204:	e000      	b.n	8003208 <HAL_GPIO_Init+0x228>
 8003206:	2300      	movs	r3, #0
 8003208:	69fa      	ldr	r2, [r7, #28]
 800320a:	f002 0203 	and.w	r2, r2, #3
 800320e:	0092      	lsls	r2, r2, #2
 8003210:	4093      	lsls	r3, r2
 8003212:	69ba      	ldr	r2, [r7, #24]
 8003214:	4313      	orrs	r3, r2
 8003216:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003218:	4935      	ldr	r1, [pc, #212]	; (80032f0 <HAL_GPIO_Init+0x310>)
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	089b      	lsrs	r3, r3, #2
 800321e:	3302      	adds	r3, #2
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003226:	4b3b      	ldr	r3, [pc, #236]	; (8003314 <HAL_GPIO_Init+0x334>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	43db      	mvns	r3, r3
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	4013      	ands	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d003      	beq.n	800324a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003242:	69ba      	ldr	r2, [r7, #24]
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	4313      	orrs	r3, r2
 8003248:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800324a:	4a32      	ldr	r2, [pc, #200]	; (8003314 <HAL_GPIO_Init+0x334>)
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003250:	4b30      	ldr	r3, [pc, #192]	; (8003314 <HAL_GPIO_Init+0x334>)
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	43db      	mvns	r3, r3
 800325a:	69ba      	ldr	r2, [r7, #24]
 800325c:	4013      	ands	r3, r2
 800325e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d003      	beq.n	8003274 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	4313      	orrs	r3, r2
 8003272:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003274:	4a27      	ldr	r2, [pc, #156]	; (8003314 <HAL_GPIO_Init+0x334>)
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800327a:	4b26      	ldr	r3, [pc, #152]	; (8003314 <HAL_GPIO_Init+0x334>)
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	43db      	mvns	r3, r3
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	4013      	ands	r3, r2
 8003288:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003296:	69ba      	ldr	r2, [r7, #24]
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	4313      	orrs	r3, r2
 800329c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800329e:	4a1d      	ldr	r2, [pc, #116]	; (8003314 <HAL_GPIO_Init+0x334>)
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032a4:	4b1b      	ldr	r3, [pc, #108]	; (8003314 <HAL_GPIO_Init+0x334>)
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	43db      	mvns	r3, r3
 80032ae:	69ba      	ldr	r2, [r7, #24]
 80032b0:	4013      	ands	r3, r2
 80032b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d003      	beq.n	80032c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032c8:	4a12      	ldr	r2, [pc, #72]	; (8003314 <HAL_GPIO_Init+0x334>)
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	3301      	adds	r3, #1
 80032d2:	61fb      	str	r3, [r7, #28]
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	2b0f      	cmp	r3, #15
 80032d8:	f67f ae90 	bls.w	8002ffc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032dc:	bf00      	nop
 80032de:	bf00      	nop
 80032e0:	3724      	adds	r7, #36	; 0x24
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	40023800 	.word	0x40023800
 80032f0:	40013800 	.word	0x40013800
 80032f4:	40020000 	.word	0x40020000
 80032f8:	40020400 	.word	0x40020400
 80032fc:	40020800 	.word	0x40020800
 8003300:	40020c00 	.word	0x40020c00
 8003304:	40021000 	.word	0x40021000
 8003308:	40021400 	.word	0x40021400
 800330c:	40021800 	.word	0x40021800
 8003310:	40021c00 	.word	0x40021c00
 8003314:	40013c00 	.word	0x40013c00

08003318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003318:	b480      	push	{r7}
 800331a:	b083      	sub	sp, #12
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	460b      	mov	r3, r1
 8003322:	807b      	strh	r3, [r7, #2]
 8003324:	4613      	mov	r3, r2
 8003326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003328:	787b      	ldrb	r3, [r7, #1]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d003      	beq.n	8003336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800332e:	887a      	ldrh	r2, [r7, #2]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003334:	e003      	b.n	800333e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003336:	887b      	ldrh	r3, [r7, #2]
 8003338:	041a      	lsls	r2, r3, #16
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	619a      	str	r2, [r3, #24]
}
 800333e:	bf00      	nop
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
	...

0800334c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e264      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	2b00      	cmp	r3, #0
 8003368:	d075      	beq.n	8003456 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800336a:	4ba3      	ldr	r3, [pc, #652]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 030c 	and.w	r3, r3, #12
 8003372:	2b04      	cmp	r3, #4
 8003374:	d00c      	beq.n	8003390 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003376:	4ba0      	ldr	r3, [pc, #640]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800337e:	2b08      	cmp	r3, #8
 8003380:	d112      	bne.n	80033a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003382:	4b9d      	ldr	r3, [pc, #628]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800338a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800338e:	d10b      	bne.n	80033a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003390:	4b99      	ldr	r3, [pc, #612]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d05b      	beq.n	8003454 <HAL_RCC_OscConfig+0x108>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d157      	bne.n	8003454 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e23f      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033b0:	d106      	bne.n	80033c0 <HAL_RCC_OscConfig+0x74>
 80033b2:	4b91      	ldr	r3, [pc, #580]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a90      	ldr	r2, [pc, #576]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80033b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033bc:	6013      	str	r3, [r2, #0]
 80033be:	e01d      	b.n	80033fc <HAL_RCC_OscConfig+0xb0>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80033c8:	d10c      	bne.n	80033e4 <HAL_RCC_OscConfig+0x98>
 80033ca:	4b8b      	ldr	r3, [pc, #556]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a8a      	ldr	r2, [pc, #552]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80033d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033d4:	6013      	str	r3, [r2, #0]
 80033d6:	4b88      	ldr	r3, [pc, #544]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a87      	ldr	r2, [pc, #540]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80033dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033e0:	6013      	str	r3, [r2, #0]
 80033e2:	e00b      	b.n	80033fc <HAL_RCC_OscConfig+0xb0>
 80033e4:	4b84      	ldr	r3, [pc, #528]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a83      	ldr	r2, [pc, #524]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80033ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033ee:	6013      	str	r3, [r2, #0]
 80033f0:	4b81      	ldr	r3, [pc, #516]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a80      	ldr	r2, [pc, #512]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80033f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d013      	beq.n	800342c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003404:	f7ff f8a8 	bl	8002558 <HAL_GetTick>
 8003408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800340a:	e008      	b.n	800341e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800340c:	f7ff f8a4 	bl	8002558 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	2b64      	cmp	r3, #100	; 0x64
 8003418:	d901      	bls.n	800341e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e204      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800341e:	4b76      	ldr	r3, [pc, #472]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d0f0      	beq.n	800340c <HAL_RCC_OscConfig+0xc0>
 800342a:	e014      	b.n	8003456 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800342c:	f7ff f894 	bl	8002558 <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003434:	f7ff f890 	bl	8002558 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b64      	cmp	r3, #100	; 0x64
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e1f0      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003446:	4b6c      	ldr	r3, [pc, #432]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1f0      	bne.n	8003434 <HAL_RCC_OscConfig+0xe8>
 8003452:	e000      	b.n	8003456 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003454:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d063      	beq.n	800352a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003462:	4b65      	ldr	r3, [pc, #404]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f003 030c 	and.w	r3, r3, #12
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00b      	beq.n	8003486 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800346e:	4b62      	ldr	r3, [pc, #392]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003476:	2b08      	cmp	r3, #8
 8003478:	d11c      	bne.n	80034b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800347a:	4b5f      	ldr	r3, [pc, #380]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d116      	bne.n	80034b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003486:	4b5c      	ldr	r3, [pc, #368]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d005      	beq.n	800349e <HAL_RCC_OscConfig+0x152>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d001      	beq.n	800349e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e1c4      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800349e:	4b56      	ldr	r3, [pc, #344]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	00db      	lsls	r3, r3, #3
 80034ac:	4952      	ldr	r1, [pc, #328]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034b2:	e03a      	b.n	800352a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d020      	beq.n	80034fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034bc:	4b4f      	ldr	r3, [pc, #316]	; (80035fc <HAL_RCC_OscConfig+0x2b0>)
 80034be:	2201      	movs	r2, #1
 80034c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c2:	f7ff f849 	bl	8002558 <HAL_GetTick>
 80034c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034c8:	e008      	b.n	80034dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034ca:	f7ff f845 	bl	8002558 <HAL_GetTick>
 80034ce:	4602      	mov	r2, r0
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e1a5      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034dc:	4b46      	ldr	r3, [pc, #280]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0302 	and.w	r3, r3, #2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d0f0      	beq.n	80034ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034e8:	4b43      	ldr	r3, [pc, #268]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	00db      	lsls	r3, r3, #3
 80034f6:	4940      	ldr	r1, [pc, #256]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	600b      	str	r3, [r1, #0]
 80034fc:	e015      	b.n	800352a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034fe:	4b3f      	ldr	r3, [pc, #252]	; (80035fc <HAL_RCC_OscConfig+0x2b0>)
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003504:	f7ff f828 	bl	8002558 <HAL_GetTick>
 8003508:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800350a:	e008      	b.n	800351e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800350c:	f7ff f824 	bl	8002558 <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	2b02      	cmp	r3, #2
 8003518:	d901      	bls.n	800351e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e184      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800351e:	4b36      	ldr	r3, [pc, #216]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d1f0      	bne.n	800350c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0308 	and.w	r3, r3, #8
 8003532:	2b00      	cmp	r3, #0
 8003534:	d030      	beq.n	8003598 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d016      	beq.n	800356c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800353e:	4b30      	ldr	r3, [pc, #192]	; (8003600 <HAL_RCC_OscConfig+0x2b4>)
 8003540:	2201      	movs	r2, #1
 8003542:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003544:	f7ff f808 	bl	8002558 <HAL_GetTick>
 8003548:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800354a:	e008      	b.n	800355e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800354c:	f7ff f804 	bl	8002558 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	2b02      	cmp	r3, #2
 8003558:	d901      	bls.n	800355e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e164      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800355e:	4b26      	ldr	r3, [pc, #152]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 8003560:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d0f0      	beq.n	800354c <HAL_RCC_OscConfig+0x200>
 800356a:	e015      	b.n	8003598 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800356c:	4b24      	ldr	r3, [pc, #144]	; (8003600 <HAL_RCC_OscConfig+0x2b4>)
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003572:	f7fe fff1 	bl	8002558 <HAL_GetTick>
 8003576:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003578:	e008      	b.n	800358c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800357a:	f7fe ffed 	bl	8002558 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d901      	bls.n	800358c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e14d      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800358c:	4b1a      	ldr	r3, [pc, #104]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 800358e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003590:	f003 0302 	and.w	r3, r3, #2
 8003594:	2b00      	cmp	r3, #0
 8003596:	d1f0      	bne.n	800357a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0304 	and.w	r3, r3, #4
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	f000 80a0 	beq.w	80036e6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035a6:	2300      	movs	r3, #0
 80035a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035aa:	4b13      	ldr	r3, [pc, #76]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80035ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d10f      	bne.n	80035d6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035b6:	2300      	movs	r3, #0
 80035b8:	60bb      	str	r3, [r7, #8]
 80035ba:	4b0f      	ldr	r3, [pc, #60]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80035bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035be:	4a0e      	ldr	r2, [pc, #56]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80035c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035c4:	6413      	str	r3, [r2, #64]	; 0x40
 80035c6:	4b0c      	ldr	r3, [pc, #48]	; (80035f8 <HAL_RCC_OscConfig+0x2ac>)
 80035c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ce:	60bb      	str	r3, [r7, #8]
 80035d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035d2:	2301      	movs	r3, #1
 80035d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035d6:	4b0b      	ldr	r3, [pc, #44]	; (8003604 <HAL_RCC_OscConfig+0x2b8>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d121      	bne.n	8003626 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035e2:	4b08      	ldr	r3, [pc, #32]	; (8003604 <HAL_RCC_OscConfig+0x2b8>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a07      	ldr	r2, [pc, #28]	; (8003604 <HAL_RCC_OscConfig+0x2b8>)
 80035e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035ee:	f7fe ffb3 	bl	8002558 <HAL_GetTick>
 80035f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035f4:	e011      	b.n	800361a <HAL_RCC_OscConfig+0x2ce>
 80035f6:	bf00      	nop
 80035f8:	40023800 	.word	0x40023800
 80035fc:	42470000 	.word	0x42470000
 8003600:	42470e80 	.word	0x42470e80
 8003604:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003608:	f7fe ffa6 	bl	8002558 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e106      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800361a:	4b85      	ldr	r3, [pc, #532]	; (8003830 <HAL_RCC_OscConfig+0x4e4>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0f0      	beq.n	8003608 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	2b01      	cmp	r3, #1
 800362c:	d106      	bne.n	800363c <HAL_RCC_OscConfig+0x2f0>
 800362e:	4b81      	ldr	r3, [pc, #516]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 8003630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003632:	4a80      	ldr	r2, [pc, #512]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 8003634:	f043 0301 	orr.w	r3, r3, #1
 8003638:	6713      	str	r3, [r2, #112]	; 0x70
 800363a:	e01c      	b.n	8003676 <HAL_RCC_OscConfig+0x32a>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	2b05      	cmp	r3, #5
 8003642:	d10c      	bne.n	800365e <HAL_RCC_OscConfig+0x312>
 8003644:	4b7b      	ldr	r3, [pc, #492]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 8003646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003648:	4a7a      	ldr	r2, [pc, #488]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 800364a:	f043 0304 	orr.w	r3, r3, #4
 800364e:	6713      	str	r3, [r2, #112]	; 0x70
 8003650:	4b78      	ldr	r3, [pc, #480]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 8003652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003654:	4a77      	ldr	r2, [pc, #476]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 8003656:	f043 0301 	orr.w	r3, r3, #1
 800365a:	6713      	str	r3, [r2, #112]	; 0x70
 800365c:	e00b      	b.n	8003676 <HAL_RCC_OscConfig+0x32a>
 800365e:	4b75      	ldr	r3, [pc, #468]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 8003660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003662:	4a74      	ldr	r2, [pc, #464]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 8003664:	f023 0301 	bic.w	r3, r3, #1
 8003668:	6713      	str	r3, [r2, #112]	; 0x70
 800366a:	4b72      	ldr	r3, [pc, #456]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 800366c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800366e:	4a71      	ldr	r2, [pc, #452]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 8003670:	f023 0304 	bic.w	r3, r3, #4
 8003674:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d015      	beq.n	80036aa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800367e:	f7fe ff6b 	bl	8002558 <HAL_GetTick>
 8003682:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003684:	e00a      	b.n	800369c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003686:	f7fe ff67 	bl	8002558 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	f241 3288 	movw	r2, #5000	; 0x1388
 8003694:	4293      	cmp	r3, r2
 8003696:	d901      	bls.n	800369c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e0c5      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800369c:	4b65      	ldr	r3, [pc, #404]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 800369e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a0:	f003 0302 	and.w	r3, r3, #2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d0ee      	beq.n	8003686 <HAL_RCC_OscConfig+0x33a>
 80036a8:	e014      	b.n	80036d4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036aa:	f7fe ff55 	bl	8002558 <HAL_GetTick>
 80036ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036b0:	e00a      	b.n	80036c8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036b2:	f7fe ff51 	bl	8002558 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d901      	bls.n	80036c8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	e0af      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036c8:	4b5a      	ldr	r3, [pc, #360]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 80036ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d1ee      	bne.n	80036b2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036d4:	7dfb      	ldrb	r3, [r7, #23]
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d105      	bne.n	80036e6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036da:	4b56      	ldr	r3, [pc, #344]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 80036dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036de:	4a55      	ldr	r2, [pc, #340]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 80036e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036e4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	f000 809b 	beq.w	8003826 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036f0:	4b50      	ldr	r3, [pc, #320]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f003 030c 	and.w	r3, r3, #12
 80036f8:	2b08      	cmp	r3, #8
 80036fa:	d05c      	beq.n	80037b6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	2b02      	cmp	r3, #2
 8003702:	d141      	bne.n	8003788 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003704:	4b4c      	ldr	r3, [pc, #304]	; (8003838 <HAL_RCC_OscConfig+0x4ec>)
 8003706:	2200      	movs	r2, #0
 8003708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800370a:	f7fe ff25 	bl	8002558 <HAL_GetTick>
 800370e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003710:	e008      	b.n	8003724 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003712:	f7fe ff21 	bl	8002558 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d901      	bls.n	8003724 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e081      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003724:	4b43      	ldr	r3, [pc, #268]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d1f0      	bne.n	8003712 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	69da      	ldr	r2, [r3, #28]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6a1b      	ldr	r3, [r3, #32]
 8003738:	431a      	orrs	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373e:	019b      	lsls	r3, r3, #6
 8003740:	431a      	orrs	r2, r3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003746:	085b      	lsrs	r3, r3, #1
 8003748:	3b01      	subs	r3, #1
 800374a:	041b      	lsls	r3, r3, #16
 800374c:	431a      	orrs	r2, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003752:	061b      	lsls	r3, r3, #24
 8003754:	4937      	ldr	r1, [pc, #220]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 8003756:	4313      	orrs	r3, r2
 8003758:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800375a:	4b37      	ldr	r3, [pc, #220]	; (8003838 <HAL_RCC_OscConfig+0x4ec>)
 800375c:	2201      	movs	r2, #1
 800375e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003760:	f7fe fefa 	bl	8002558 <HAL_GetTick>
 8003764:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003766:	e008      	b.n	800377a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003768:	f7fe fef6 	bl	8002558 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	2b02      	cmp	r3, #2
 8003774:	d901      	bls.n	800377a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e056      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800377a:	4b2e      	ldr	r3, [pc, #184]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d0f0      	beq.n	8003768 <HAL_RCC_OscConfig+0x41c>
 8003786:	e04e      	b.n	8003826 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003788:	4b2b      	ldr	r3, [pc, #172]	; (8003838 <HAL_RCC_OscConfig+0x4ec>)
 800378a:	2200      	movs	r2, #0
 800378c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800378e:	f7fe fee3 	bl	8002558 <HAL_GetTick>
 8003792:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003794:	e008      	b.n	80037a8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003796:	f7fe fedf 	bl	8002558 <HAL_GetTick>
 800379a:	4602      	mov	r2, r0
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d901      	bls.n	80037a8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e03f      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037a8:	4b22      	ldr	r3, [pc, #136]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1f0      	bne.n	8003796 <HAL_RCC_OscConfig+0x44a>
 80037b4:	e037      	b.n	8003826 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d101      	bne.n	80037c2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e032      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80037c2:	4b1c      	ldr	r3, [pc, #112]	; (8003834 <HAL_RCC_OscConfig+0x4e8>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d028      	beq.n	8003822 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037da:	429a      	cmp	r2, r3
 80037dc:	d121      	bne.n	8003822 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d11a      	bne.n	8003822 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037ec:	68fa      	ldr	r2, [r7, #12]
 80037ee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80037f2:	4013      	ands	r3, r2
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80037f8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d111      	bne.n	8003822 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003808:	085b      	lsrs	r3, r3, #1
 800380a:	3b01      	subs	r3, #1
 800380c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800380e:	429a      	cmp	r2, r3
 8003810:	d107      	bne.n	8003822 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800381c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800381e:	429a      	cmp	r2, r3
 8003820:	d001      	beq.n	8003826 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e000      	b.n	8003828 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3718      	adds	r7, #24
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40007000 	.word	0x40007000
 8003834:	40023800 	.word	0x40023800
 8003838:	42470060 	.word	0x42470060

0800383c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d101      	bne.n	8003850 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e0cc      	b.n	80039ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003850:	4b68      	ldr	r3, [pc, #416]	; (80039f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0307 	and.w	r3, r3, #7
 8003858:	683a      	ldr	r2, [r7, #0]
 800385a:	429a      	cmp	r2, r3
 800385c:	d90c      	bls.n	8003878 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800385e:	4b65      	ldr	r3, [pc, #404]	; (80039f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003866:	4b63      	ldr	r3, [pc, #396]	; (80039f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	429a      	cmp	r2, r3
 8003872:	d001      	beq.n	8003878 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e0b8      	b.n	80039ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d020      	beq.n	80038c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b00      	cmp	r3, #0
 800388e:	d005      	beq.n	800389c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003890:	4b59      	ldr	r3, [pc, #356]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	4a58      	ldr	r2, [pc, #352]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003896:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800389a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0308 	and.w	r3, r3, #8
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d005      	beq.n	80038b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038a8:	4b53      	ldr	r3, [pc, #332]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	4a52      	ldr	r2, [pc, #328]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 80038ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80038b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038b4:	4b50      	ldr	r3, [pc, #320]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	494d      	ldr	r1, [pc, #308]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 80038c2:	4313      	orrs	r3, r2
 80038c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d044      	beq.n	800395c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d107      	bne.n	80038ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038da:	4b47      	ldr	r3, [pc, #284]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d119      	bne.n	800391a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e07f      	b.n	80039ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d003      	beq.n	80038fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038f6:	2b03      	cmp	r3, #3
 80038f8:	d107      	bne.n	800390a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038fa:	4b3f      	ldr	r3, [pc, #252]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d109      	bne.n	800391a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e06f      	b.n	80039ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800390a:	4b3b      	ldr	r3, [pc, #236]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e067      	b.n	80039ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800391a:	4b37      	ldr	r3, [pc, #220]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f023 0203 	bic.w	r2, r3, #3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	4934      	ldr	r1, [pc, #208]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003928:	4313      	orrs	r3, r2
 800392a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800392c:	f7fe fe14 	bl	8002558 <HAL_GetTick>
 8003930:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003932:	e00a      	b.n	800394a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003934:	f7fe fe10 	bl	8002558 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003942:	4293      	cmp	r3, r2
 8003944:	d901      	bls.n	800394a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e04f      	b.n	80039ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800394a:	4b2b      	ldr	r3, [pc, #172]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f003 020c 	and.w	r2, r3, #12
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	429a      	cmp	r2, r3
 800395a:	d1eb      	bne.n	8003934 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800395c:	4b25      	ldr	r3, [pc, #148]	; (80039f4 <HAL_RCC_ClockConfig+0x1b8>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	683a      	ldr	r2, [r7, #0]
 8003966:	429a      	cmp	r2, r3
 8003968:	d20c      	bcs.n	8003984 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800396a:	4b22      	ldr	r3, [pc, #136]	; (80039f4 <HAL_RCC_ClockConfig+0x1b8>)
 800396c:	683a      	ldr	r2, [r7, #0]
 800396e:	b2d2      	uxtb	r2, r2
 8003970:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003972:	4b20      	ldr	r3, [pc, #128]	; (80039f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	683a      	ldr	r2, [r7, #0]
 800397c:	429a      	cmp	r2, r3
 800397e:	d001      	beq.n	8003984 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e032      	b.n	80039ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f003 0304 	and.w	r3, r3, #4
 800398c:	2b00      	cmp	r3, #0
 800398e:	d008      	beq.n	80039a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003990:	4b19      	ldr	r3, [pc, #100]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	4916      	ldr	r1, [pc, #88]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0308 	and.w	r3, r3, #8
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d009      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039ae:	4b12      	ldr	r3, [pc, #72]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	490e      	ldr	r1, [pc, #56]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80039c2:	f000 f82d 	bl	8003a20 <HAL_RCC_GetSysClockFreq>
 80039c6:	4602      	mov	r2, r0
 80039c8:	4b0b      	ldr	r3, [pc, #44]	; (80039f8 <HAL_RCC_ClockConfig+0x1bc>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	091b      	lsrs	r3, r3, #4
 80039ce:	f003 030f 	and.w	r3, r3, #15
 80039d2:	490a      	ldr	r1, [pc, #40]	; (80039fc <HAL_RCC_ClockConfig+0x1c0>)
 80039d4:	5ccb      	ldrb	r3, [r1, r3]
 80039d6:	fa22 f303 	lsr.w	r3, r2, r3
 80039da:	4a09      	ldr	r2, [pc, #36]	; (8003a00 <HAL_RCC_ClockConfig+0x1c4>)
 80039dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80039de:	4b09      	ldr	r3, [pc, #36]	; (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7fe fd74 	bl	80024d0 <HAL_InitTick>

  return HAL_OK;
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3710      	adds	r7, #16
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	40023c00 	.word	0x40023c00
 80039f8:	40023800 	.word	0x40023800
 80039fc:	0800a928 	.word	0x0800a928
 8003a00:	20000000 	.word	0x20000000
 8003a04:	20000004 	.word	0x20000004

08003a08 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8003a0c:	4b03      	ldr	r3, [pc, #12]	; (8003a1c <HAL_RCC_EnableCSS+0x14>)
 8003a0e:	2201      	movs	r2, #1
 8003a10:	601a      	str	r2, [r3, #0]
}
 8003a12:	bf00      	nop
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	4247004c 	.word	0x4247004c

08003a20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003a24:	b084      	sub	sp, #16
 8003a26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	607b      	str	r3, [r7, #4]
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	60fb      	str	r3, [r7, #12]
 8003a30:	2300      	movs	r3, #0
 8003a32:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a38:	4b67      	ldr	r3, [pc, #412]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f003 030c 	and.w	r3, r3, #12
 8003a40:	2b08      	cmp	r3, #8
 8003a42:	d00d      	beq.n	8003a60 <HAL_RCC_GetSysClockFreq+0x40>
 8003a44:	2b08      	cmp	r3, #8
 8003a46:	f200 80bd 	bhi.w	8003bc4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d002      	beq.n	8003a54 <HAL_RCC_GetSysClockFreq+0x34>
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	d003      	beq.n	8003a5a <HAL_RCC_GetSysClockFreq+0x3a>
 8003a52:	e0b7      	b.n	8003bc4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a54:	4b61      	ldr	r3, [pc, #388]	; (8003bdc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003a56:	60bb      	str	r3, [r7, #8]
       break;
 8003a58:	e0b7      	b.n	8003bca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a5a:	4b61      	ldr	r3, [pc, #388]	; (8003be0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003a5c:	60bb      	str	r3, [r7, #8]
      break;
 8003a5e:	e0b4      	b.n	8003bca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a60:	4b5d      	ldr	r3, [pc, #372]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a68:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a6a:	4b5b      	ldr	r3, [pc, #364]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d04d      	beq.n	8003b12 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a76:	4b58      	ldr	r3, [pc, #352]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	099b      	lsrs	r3, r3, #6
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	f04f 0300 	mov.w	r3, #0
 8003a82:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003a86:	f04f 0100 	mov.w	r1, #0
 8003a8a:	ea02 0800 	and.w	r8, r2, r0
 8003a8e:	ea03 0901 	and.w	r9, r3, r1
 8003a92:	4640      	mov	r0, r8
 8003a94:	4649      	mov	r1, r9
 8003a96:	f04f 0200 	mov.w	r2, #0
 8003a9a:	f04f 0300 	mov.w	r3, #0
 8003a9e:	014b      	lsls	r3, r1, #5
 8003aa0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003aa4:	0142      	lsls	r2, r0, #5
 8003aa6:	4610      	mov	r0, r2
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	ebb0 0008 	subs.w	r0, r0, r8
 8003aae:	eb61 0109 	sbc.w	r1, r1, r9
 8003ab2:	f04f 0200 	mov.w	r2, #0
 8003ab6:	f04f 0300 	mov.w	r3, #0
 8003aba:	018b      	lsls	r3, r1, #6
 8003abc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003ac0:	0182      	lsls	r2, r0, #6
 8003ac2:	1a12      	subs	r2, r2, r0
 8003ac4:	eb63 0301 	sbc.w	r3, r3, r1
 8003ac8:	f04f 0000 	mov.w	r0, #0
 8003acc:	f04f 0100 	mov.w	r1, #0
 8003ad0:	00d9      	lsls	r1, r3, #3
 8003ad2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003ad6:	00d0      	lsls	r0, r2, #3
 8003ad8:	4602      	mov	r2, r0
 8003ada:	460b      	mov	r3, r1
 8003adc:	eb12 0208 	adds.w	r2, r2, r8
 8003ae0:	eb43 0309 	adc.w	r3, r3, r9
 8003ae4:	f04f 0000 	mov.w	r0, #0
 8003ae8:	f04f 0100 	mov.w	r1, #0
 8003aec:	0259      	lsls	r1, r3, #9
 8003aee:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003af2:	0250      	lsls	r0, r2, #9
 8003af4:	4602      	mov	r2, r0
 8003af6:	460b      	mov	r3, r1
 8003af8:	4610      	mov	r0, r2
 8003afa:	4619      	mov	r1, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	461a      	mov	r2, r3
 8003b00:	f04f 0300 	mov.w	r3, #0
 8003b04:	f7fd f8c0 	bl	8000c88 <__aeabi_uldivmod>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	e04a      	b.n	8003ba8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b12:	4b31      	ldr	r3, [pc, #196]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	099b      	lsrs	r3, r3, #6
 8003b18:	461a      	mov	r2, r3
 8003b1a:	f04f 0300 	mov.w	r3, #0
 8003b1e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003b22:	f04f 0100 	mov.w	r1, #0
 8003b26:	ea02 0400 	and.w	r4, r2, r0
 8003b2a:	ea03 0501 	and.w	r5, r3, r1
 8003b2e:	4620      	mov	r0, r4
 8003b30:	4629      	mov	r1, r5
 8003b32:	f04f 0200 	mov.w	r2, #0
 8003b36:	f04f 0300 	mov.w	r3, #0
 8003b3a:	014b      	lsls	r3, r1, #5
 8003b3c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003b40:	0142      	lsls	r2, r0, #5
 8003b42:	4610      	mov	r0, r2
 8003b44:	4619      	mov	r1, r3
 8003b46:	1b00      	subs	r0, r0, r4
 8003b48:	eb61 0105 	sbc.w	r1, r1, r5
 8003b4c:	f04f 0200 	mov.w	r2, #0
 8003b50:	f04f 0300 	mov.w	r3, #0
 8003b54:	018b      	lsls	r3, r1, #6
 8003b56:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003b5a:	0182      	lsls	r2, r0, #6
 8003b5c:	1a12      	subs	r2, r2, r0
 8003b5e:	eb63 0301 	sbc.w	r3, r3, r1
 8003b62:	f04f 0000 	mov.w	r0, #0
 8003b66:	f04f 0100 	mov.w	r1, #0
 8003b6a:	00d9      	lsls	r1, r3, #3
 8003b6c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003b70:	00d0      	lsls	r0, r2, #3
 8003b72:	4602      	mov	r2, r0
 8003b74:	460b      	mov	r3, r1
 8003b76:	1912      	adds	r2, r2, r4
 8003b78:	eb45 0303 	adc.w	r3, r5, r3
 8003b7c:	f04f 0000 	mov.w	r0, #0
 8003b80:	f04f 0100 	mov.w	r1, #0
 8003b84:	0299      	lsls	r1, r3, #10
 8003b86:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003b8a:	0290      	lsls	r0, r2, #10
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	460b      	mov	r3, r1
 8003b90:	4610      	mov	r0, r2
 8003b92:	4619      	mov	r1, r3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	461a      	mov	r2, r3
 8003b98:	f04f 0300 	mov.w	r3, #0
 8003b9c:	f7fd f874 	bl	8000c88 <__aeabi_uldivmod>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ba8:	4b0b      	ldr	r3, [pc, #44]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	0c1b      	lsrs	r3, r3, #16
 8003bae:	f003 0303 	and.w	r3, r3, #3
 8003bb2:	3301      	adds	r3, #1
 8003bb4:	005b      	lsls	r3, r3, #1
 8003bb6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003bb8:	68fa      	ldr	r2, [r7, #12]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc0:	60bb      	str	r3, [r7, #8]
      break;
 8003bc2:	e002      	b.n	8003bca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bc4:	4b05      	ldr	r3, [pc, #20]	; (8003bdc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003bc6:	60bb      	str	r3, [r7, #8]
      break;
 8003bc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bca:	68bb      	ldr	r3, [r7, #8]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003bd6:	bf00      	nop
 8003bd8:	40023800 	.word	0x40023800
 8003bdc:	00f42400 	.word	0x00f42400
 8003be0:	007a1200 	.word	0x007a1200

08003be4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003be4:	b480      	push	{r7}
 8003be6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003be8:	4b03      	ldr	r3, [pc, #12]	; (8003bf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bea:	681b      	ldr	r3, [r3, #0]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop
 8003bf8:	20000000 	.word	0x20000000

08003bfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003c00:	f7ff fff0 	bl	8003be4 <HAL_RCC_GetHCLKFreq>
 8003c04:	4602      	mov	r2, r0
 8003c06:	4b05      	ldr	r3, [pc, #20]	; (8003c1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	0a9b      	lsrs	r3, r3, #10
 8003c0c:	f003 0307 	and.w	r3, r3, #7
 8003c10:	4903      	ldr	r1, [pc, #12]	; (8003c20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c12:	5ccb      	ldrb	r3, [r1, r3]
 8003c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	40023800 	.word	0x40023800
 8003c20:	0800a938 	.word	0x0800a938

08003c24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003c28:	f7ff ffdc 	bl	8003be4 <HAL_RCC_GetHCLKFreq>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	4b05      	ldr	r3, [pc, #20]	; (8003c44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	0b5b      	lsrs	r3, r3, #13
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	4903      	ldr	r1, [pc, #12]	; (8003c48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c3a:	5ccb      	ldrb	r3, [r1, r3]
 8003c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	40023800 	.word	0x40023800
 8003c48:	0800a938 	.word	0x0800a938

08003c4c <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003c50:	4b06      	ldr	r3, [pc, #24]	; (8003c6c <HAL_RCC_NMI_IRQHandler+0x20>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c58:	2b80      	cmp	r3, #128	; 0x80
 8003c5a:	d104      	bne.n	8003c66 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003c5c:	f000 f80a 	bl	8003c74 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003c60:	4b03      	ldr	r3, [pc, #12]	; (8003c70 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003c62:	2280      	movs	r2, #128	; 0x80
 8003c64:	701a      	strb	r2, [r3, #0]
  }
}
 8003c66:	bf00      	nop
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	4002380e 	.word	0x4002380e

08003c74 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8003c78:	bf00      	nop
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b082      	sub	sp, #8
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d101      	bne.n	8003c94 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e07b      	b.n	8003d8c <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d108      	bne.n	8003cae <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ca4:	d009      	beq.n	8003cba <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	61da      	str	r2, [r3, #28]
 8003cac:	e005      	b.n	8003cba <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d106      	bne.n	8003cda <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f7fd fcd1 	bl	800167c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2202      	movs	r2, #2
 8003cde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cf0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003d02:	431a      	orrs	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	68db      	ldr	r3, [r3, #12]
 8003d08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d0c:	431a      	orrs	r2, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	431a      	orrs	r2, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	f003 0301 	and.w	r3, r3, #1
 8003d20:	431a      	orrs	r2, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d2a:	431a      	orrs	r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	69db      	ldr	r3, [r3, #28]
 8003d30:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d34:	431a      	orrs	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a1b      	ldr	r3, [r3, #32]
 8003d3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d3e:	ea42 0103 	orr.w	r1, r2, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d46:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	0c1b      	lsrs	r3, r3, #16
 8003d58:	f003 0104 	and.w	r1, r3, #4
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	f003 0210 	and.w	r2, r3, #16
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	69da      	ldr	r2, [r3, #28]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d7a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3708      	adds	r7, #8
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b08c      	sub	sp, #48	; 0x30
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
 8003da0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003da2:	2301      	movs	r3, #1
 8003da4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003da6:	2300      	movs	r3, #0
 8003da8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d101      	bne.n	8003dba <HAL_SPI_TransmitReceive+0x26>
 8003db6:	2302      	movs	r3, #2
 8003db8:	e18a      	b.n	80040d0 <HAL_SPI_TransmitReceive+0x33c>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003dc2:	f7fe fbc9 	bl	8002558 <HAL_GetTick>
 8003dc6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003dce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003dd8:	887b      	ldrh	r3, [r7, #2]
 8003dda:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003ddc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d00f      	beq.n	8003e04 <HAL_SPI_TransmitReceive+0x70>
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dea:	d107      	bne.n	8003dfc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d103      	bne.n	8003dfc <HAL_SPI_TransmitReceive+0x68>
 8003df4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003df8:	2b04      	cmp	r3, #4
 8003dfa:	d003      	beq.n	8003e04 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003e02:	e15b      	b.n	80040bc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d005      	beq.n	8003e16 <HAL_SPI_TransmitReceive+0x82>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d002      	beq.n	8003e16 <HAL_SPI_TransmitReceive+0x82>
 8003e10:	887b      	ldrh	r3, [r7, #2]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d103      	bne.n	8003e1e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003e1c:	e14e      	b.n	80040bc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	d003      	beq.n	8003e32 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2205      	movs	r2, #5
 8003e2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	887a      	ldrh	r2, [r7, #2]
 8003e42:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	887a      	ldrh	r2, [r7, #2]
 8003e48:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	68ba      	ldr	r2, [r7, #8]
 8003e4e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	887a      	ldrh	r2, [r7, #2]
 8003e54:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	887a      	ldrh	r2, [r7, #2]
 8003e5a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2200      	movs	r2, #0
 8003e66:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e72:	2b40      	cmp	r3, #64	; 0x40
 8003e74:	d007      	beq.n	8003e86 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e84:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e8e:	d178      	bne.n	8003f82 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d002      	beq.n	8003e9e <HAL_SPI_TransmitReceive+0x10a>
 8003e98:	8b7b      	ldrh	r3, [r7, #26]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d166      	bne.n	8003f6c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	881a      	ldrh	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eae:	1c9a      	adds	r2, r3, #2
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	b29a      	uxth	r2, r3
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ec2:	e053      	b.n	8003f6c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d11b      	bne.n	8003f0a <HAL_SPI_TransmitReceive+0x176>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d016      	beq.n	8003f0a <HAL_SPI_TransmitReceive+0x176>
 8003edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d113      	bne.n	8003f0a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee6:	881a      	ldrh	r2, [r3, #0]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef2:	1c9a      	adds	r2, r3, #2
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f06:	2300      	movs	r3, #0
 8003f08:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f003 0301 	and.w	r3, r3, #1
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d119      	bne.n	8003f4c <HAL_SPI_TransmitReceive+0x1b8>
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d014      	beq.n	8003f4c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68da      	ldr	r2, [r3, #12]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f2c:	b292      	uxth	r2, r2
 8003f2e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f34:	1c9a      	adds	r2, r3, #2
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	3b01      	subs	r3, #1
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003f4c:	f7fe fb04 	bl	8002558 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d807      	bhi.n	8003f6c <HAL_SPI_TransmitReceive+0x1d8>
 8003f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f62:	d003      	beq.n	8003f6c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003f6a:	e0a7      	b.n	80040bc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1a6      	bne.n	8003ec4 <HAL_SPI_TransmitReceive+0x130>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d1a1      	bne.n	8003ec4 <HAL_SPI_TransmitReceive+0x130>
 8003f80:	e07c      	b.n	800407c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d002      	beq.n	8003f90 <HAL_SPI_TransmitReceive+0x1fc>
 8003f8a:	8b7b      	ldrh	r3, [r7, #26]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d16b      	bne.n	8004068 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	330c      	adds	r3, #12
 8003f9a:	7812      	ldrb	r2, [r2, #0]
 8003f9c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa2:	1c5a      	adds	r2, r3, #1
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fb6:	e057      	b.n	8004068 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d11c      	bne.n	8004000 <HAL_SPI_TransmitReceive+0x26c>
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d017      	beq.n	8004000 <HAL_SPI_TransmitReceive+0x26c>
 8003fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d114      	bne.n	8004000 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	330c      	adds	r3, #12
 8003fe0:	7812      	ldrb	r2, [r2, #0]
 8003fe2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe8:	1c5a      	adds	r2, r3, #1
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f003 0301 	and.w	r3, r3, #1
 800400a:	2b01      	cmp	r3, #1
 800400c:	d119      	bne.n	8004042 <HAL_SPI_TransmitReceive+0x2ae>
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004012:	b29b      	uxth	r3, r3
 8004014:	2b00      	cmp	r3, #0
 8004016:	d014      	beq.n	8004042 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68da      	ldr	r2, [r3, #12]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004022:	b2d2      	uxtb	r2, r2
 8004024:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800402a:	1c5a      	adds	r2, r3, #1
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004034:	b29b      	uxth	r3, r3
 8004036:	3b01      	subs	r3, #1
 8004038:	b29a      	uxth	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800403e:	2301      	movs	r3, #1
 8004040:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004042:	f7fe fa89 	bl	8002558 <HAL_GetTick>
 8004046:	4602      	mov	r2, r0
 8004048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800404e:	429a      	cmp	r2, r3
 8004050:	d803      	bhi.n	800405a <HAL_SPI_TransmitReceive+0x2c6>
 8004052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004058:	d102      	bne.n	8004060 <HAL_SPI_TransmitReceive+0x2cc>
 800405a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800405c:	2b00      	cmp	r3, #0
 800405e:	d103      	bne.n	8004068 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004060:	2303      	movs	r3, #3
 8004062:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004066:	e029      	b.n	80040bc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800406c:	b29b      	uxth	r3, r3
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1a2      	bne.n	8003fb8 <HAL_SPI_TransmitReceive+0x224>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004076:	b29b      	uxth	r3, r3
 8004078:	2b00      	cmp	r3, #0
 800407a:	d19d      	bne.n	8003fb8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800407c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800407e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f000 fb23 	bl	80046cc <SPI_EndRxTxTransaction>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d006      	beq.n	800409a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2220      	movs	r2, #32
 8004096:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004098:	e010      	b.n	80040bc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10b      	bne.n	80040ba <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80040a2:	2300      	movs	r3, #0
 80040a4:	617b      	str	r3, [r7, #20]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	617b      	str	r3, [r7, #20]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	617b      	str	r3, [r7, #20]
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	e000      	b.n	80040bc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80040ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80040cc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3730      	adds	r7, #48	; 0x30
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	60f8      	str	r0, [r7, #12]
 80040e0:	60b9      	str	r1, [r7, #8]
 80040e2:	607a      	str	r2, [r7, #4]
 80040e4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80040e6:	2300      	movs	r3, #0
 80040e8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d101      	bne.n	80040f8 <HAL_SPI_TransmitReceive_DMA+0x20>
 80040f4:	2302      	movs	r3, #2
 80040f6:	e0e3      	b.n	80042c0 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004106:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800410e:	7dbb      	ldrb	r3, [r7, #22]
 8004110:	2b01      	cmp	r3, #1
 8004112:	d00d      	beq.n	8004130 <HAL_SPI_TransmitReceive_DMA+0x58>
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800411a:	d106      	bne.n	800412a <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d102      	bne.n	800412a <HAL_SPI_TransmitReceive_DMA+0x52>
 8004124:	7dbb      	ldrb	r3, [r7, #22]
 8004126:	2b04      	cmp	r3, #4
 8004128:	d002      	beq.n	8004130 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800412a:	2302      	movs	r3, #2
 800412c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800412e:	e0c2      	b.n	80042b6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d005      	beq.n	8004142 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d002      	beq.n	8004142 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800413c:	887b      	ldrh	r3, [r7, #2]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d102      	bne.n	8004148 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004146:	e0b6      	b.n	80042b6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b04      	cmp	r3, #4
 8004152:	d003      	beq.n	800415c <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2205      	movs	r2, #5
 8004158:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	887a      	ldrh	r2, [r7, #2]
 800416c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	887a      	ldrh	r2, [r7, #2]
 8004172:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	887a      	ldrh	r2, [r7, #2]
 800417e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	887a      	ldrh	r2, [r7, #2]
 8004184:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2200      	movs	r2, #0
 8004190:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2b04      	cmp	r3, #4
 800419c:	d108      	bne.n	80041b0 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041a2:	4a49      	ldr	r2, [pc, #292]	; (80042c8 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80041a4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041aa:	4a48      	ldr	r2, [pc, #288]	; (80042cc <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80041ac:	63da      	str	r2, [r3, #60]	; 0x3c
 80041ae:	e007      	b.n	80041c0 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041b4:	4a46      	ldr	r2, [pc, #280]	; (80042d0 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 80041b6:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041bc:	4a45      	ldr	r2, [pc, #276]	; (80042d4 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 80041be:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041c4:	4a44      	ldr	r2, [pc, #272]	; (80042d8 <HAL_SPI_TransmitReceive_DMA+0x200>)
 80041c6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041cc:	2200      	movs	r2, #0
 80041ce:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	330c      	adds	r3, #12
 80041da:	4619      	mov	r1, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041e6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80041e8:	f7fe fba6 	bl	8002938 <HAL_DMA_Start_IT>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d00c      	beq.n	800420c <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f6:	f043 0210 	orr.w	r2, r3, #16
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800420a:	e054      	b.n	80042b6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0201 	orr.w	r2, r2, #1
 800421a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004220:	2200      	movs	r2, #0
 8004222:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004228:	2200      	movs	r2, #0
 800422a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004230:	2200      	movs	r2, #0
 8004232:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004238:	2200      	movs	r2, #0
 800423a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004244:	4619      	mov	r1, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	330c      	adds	r3, #12
 800424c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004252:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004254:	f7fe fb70 	bl	8002938 <HAL_DMA_Start_IT>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00c      	beq.n	8004278 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004262:	f043 0210 	orr.w	r2, r3, #16
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004276:	e01e      	b.n	80042b6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004282:	2b40      	cmp	r3, #64	; 0x40
 8004284:	d007      	beq.n	8004296 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004294:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	685a      	ldr	r2, [r3, #4]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f042 0220 	orr.w	r2, r2, #32
 80042a4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	685a      	ldr	r2, [r3, #4]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f042 0202 	orr.w	r2, r2, #2
 80042b4:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80042be:	7dfb      	ldrb	r3, [r7, #23]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3718      	adds	r7, #24
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	08004479 	.word	0x08004479
 80042cc:	08004341 	.word	0x08004341
 80042d0:	08004495 	.word	0x08004495
 80042d4:	080043e9 	.word	0x080043e9
 80042d8:	080044b1 	.word	0x080044b1

080042dc <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80042e4:	bf00      	nop
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80042f8:	bf00      	nop
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr

08004304 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004320:	bf00      	nop
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004334:	bf00      	nop
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800434c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800434e:	f7fe f903 	bl	8002558 <HAL_GetTick>
 8004352:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800435e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004362:	d03b      	beq.n	80043dc <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	685a      	ldr	r2, [r3, #4]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f022 0220 	bic.w	r2, r2, #32
 8004372:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10d      	bne.n	8004398 <SPI_DMAReceiveCplt+0x58>
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004384:	d108      	bne.n	8004398 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	685a      	ldr	r2, [r3, #4]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f022 0203 	bic.w	r2, r2, #3
 8004394:	605a      	str	r2, [r3, #4]
 8004396:	e007      	b.n	80043a8 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	685a      	ldr	r2, [r3, #4]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 0201 	bic.w	r2, r2, #1
 80043a6:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80043a8:	68ba      	ldr	r2, [r7, #8]
 80043aa:	2164      	movs	r1, #100	; 0x64
 80043ac:	68f8      	ldr	r0, [r7, #12]
 80043ae:	f000 f927 	bl	8004600 <SPI_EndRxTransaction>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d002      	beq.n	80043be <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2220      	movs	r2, #32
 80043bc:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d003      	beq.n	80043dc <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80043d4:	68f8      	ldr	r0, [r7, #12]
 80043d6:	f7ff ffa9 	bl	800432c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80043da:	e002      	b.n	80043e2 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f7ff ff7d 	bl	80042dc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80043e2:	3710      	adds	r7, #16
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043f6:	f7fe f8af 	bl	8002558 <HAL_GetTick>
 80043fa:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004406:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800440a:	d02f      	beq.n	800446c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	685a      	ldr	r2, [r3, #4]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f022 0220 	bic.w	r2, r2, #32
 800441a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	2164      	movs	r1, #100	; 0x64
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 f953 	bl	80046cc <SPI_EndRxTxTransaction>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d005      	beq.n	8004438 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004430:	f043 0220 	orr.w	r2, r3, #32
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	685a      	ldr	r2, [r3, #4]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f022 0203 	bic.w	r2, r2, #3
 8004446:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004460:	2b00      	cmp	r3, #0
 8004462:	d003      	beq.n	800446c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004464:	68f8      	ldr	r0, [r7, #12]
 8004466:	f7ff ff61 	bl	800432c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800446a:	e002      	b.n	8004472 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800446c:	68f8      	ldr	r0, [r7, #12]
 800446e:	f7ff ff3f 	bl	80042f0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004484:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	f7ff ff3c 	bl	8004304 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800448c:	bf00      	nop
 800448e:	3710      	adds	r7, #16
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a0:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f7ff ff38 	bl	8004318 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80044a8:	bf00      	nop
 80044aa:	3710      	adds	r7, #16
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044bc:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	685a      	ldr	r2, [r3, #4]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f022 0203 	bic.w	r2, r2, #3
 80044cc:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d2:	f043 0210 	orr.w	r2, r3, #16
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2201      	movs	r2, #1
 80044de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80044e2:	68f8      	ldr	r0, [r7, #12]
 80044e4:	f7ff ff22 	bl	800432c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80044e8:	bf00      	nop
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b088      	sub	sp, #32
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	603b      	str	r3, [r7, #0]
 80044fc:	4613      	mov	r3, r2
 80044fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004500:	f7fe f82a 	bl	8002558 <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004508:	1a9b      	subs	r3, r3, r2
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	4413      	add	r3, r2
 800450e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004510:	f7fe f822 	bl	8002558 <HAL_GetTick>
 8004514:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004516:	4b39      	ldr	r3, [pc, #228]	; (80045fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	015b      	lsls	r3, r3, #5
 800451c:	0d1b      	lsrs	r3, r3, #20
 800451e:	69fa      	ldr	r2, [r7, #28]
 8004520:	fb02 f303 	mul.w	r3, r2, r3
 8004524:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004526:	e054      	b.n	80045d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800452e:	d050      	beq.n	80045d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004530:	f7fe f812 	bl	8002558 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	69fa      	ldr	r2, [r7, #28]
 800453c:	429a      	cmp	r2, r3
 800453e:	d902      	bls.n	8004546 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d13d      	bne.n	80045c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	685a      	ldr	r2, [r3, #4]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004554:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800455e:	d111      	bne.n	8004584 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004568:	d004      	beq.n	8004574 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004572:	d107      	bne.n	8004584 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004582:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004588:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800458c:	d10f      	bne.n	80045ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800459c:	601a      	str	r2, [r3, #0]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e017      	b.n	80045f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d101      	bne.n	80045cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80045c8:	2300      	movs	r3, #0
 80045ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	3b01      	subs	r3, #1
 80045d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	4013      	ands	r3, r2
 80045dc:	68ba      	ldr	r2, [r7, #8]
 80045de:	429a      	cmp	r2, r3
 80045e0:	bf0c      	ite	eq
 80045e2:	2301      	moveq	r3, #1
 80045e4:	2300      	movne	r3, #0
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	461a      	mov	r2, r3
 80045ea:	79fb      	ldrb	r3, [r7, #7]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d19b      	bne.n	8004528 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3720      	adds	r7, #32
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	20000000 	.word	0x20000000

08004600 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af02      	add	r7, sp, #8
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004614:	d111      	bne.n	800463a <SPI_EndRxTransaction+0x3a>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800461e:	d004      	beq.n	800462a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004628:	d107      	bne.n	800463a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004638:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004642:	d12a      	bne.n	800469a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800464c:	d012      	beq.n	8004674 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	2200      	movs	r2, #0
 8004656:	2180      	movs	r1, #128	; 0x80
 8004658:	68f8      	ldr	r0, [r7, #12]
 800465a:	f7ff ff49 	bl	80044f0 <SPI_WaitFlagStateUntilTimeout>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d02d      	beq.n	80046c0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004668:	f043 0220 	orr.w	r2, r3, #32
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e026      	b.n	80046c2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	9300      	str	r3, [sp, #0]
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	2200      	movs	r2, #0
 800467c:	2101      	movs	r1, #1
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f7ff ff36 	bl	80044f0 <SPI_WaitFlagStateUntilTimeout>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d01a      	beq.n	80046c0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800468e:	f043 0220 	orr.w	r2, r3, #32
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e013      	b.n	80046c2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	2200      	movs	r2, #0
 80046a2:	2101      	movs	r1, #1
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f7ff ff23 	bl	80044f0 <SPI_WaitFlagStateUntilTimeout>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d007      	beq.n	80046c0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b4:	f043 0220 	orr.w	r2, r3, #32
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e000      	b.n	80046c2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
	...

080046cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b088      	sub	sp, #32
 80046d0:	af02      	add	r7, sp, #8
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80046d8:	4b1b      	ldr	r3, [pc, #108]	; (8004748 <SPI_EndRxTxTransaction+0x7c>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a1b      	ldr	r2, [pc, #108]	; (800474c <SPI_EndRxTxTransaction+0x80>)
 80046de:	fba2 2303 	umull	r2, r3, r2, r3
 80046e2:	0d5b      	lsrs	r3, r3, #21
 80046e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046e8:	fb02 f303 	mul.w	r3, r2, r3
 80046ec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046f6:	d112      	bne.n	800471e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	9300      	str	r3, [sp, #0]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	2200      	movs	r2, #0
 8004700:	2180      	movs	r1, #128	; 0x80
 8004702:	68f8      	ldr	r0, [r7, #12]
 8004704:	f7ff fef4 	bl	80044f0 <SPI_WaitFlagStateUntilTimeout>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d016      	beq.n	800473c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004712:	f043 0220 	orr.w	r2, r3, #32
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e00f      	b.n	800473e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00a      	beq.n	800473a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	3b01      	subs	r3, #1
 8004728:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004734:	2b80      	cmp	r3, #128	; 0x80
 8004736:	d0f2      	beq.n	800471e <SPI_EndRxTxTransaction+0x52>
 8004738:	e000      	b.n	800473c <SPI_EndRxTxTransaction+0x70>
        break;
 800473a:	bf00      	nop
  }

  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3718      	adds	r7, #24
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	20000000 	.word	0x20000000
 800474c:	165e9f81 	.word	0x165e9f81

08004750 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d101      	bne.n	8004766 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e034      	b.n	80047d0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d106      	bne.n	8004780 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800477a:	68f8      	ldr	r0, [r7, #12]
 800477c:	f7fc fd66 	bl	800124c <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	3308      	adds	r3, #8
 8004788:	4619      	mov	r1, r3
 800478a:	4610      	mov	r0, r2
 800478c:	f001 fb50 	bl	8005e30 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6818      	ldr	r0, [r3, #0]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	461a      	mov	r2, r3
 800479a:	68b9      	ldr	r1, [r7, #8]
 800479c:	f001 fb9a 	bl	8005ed4 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6858      	ldr	r0, [r3, #4]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	689a      	ldr	r2, [r3, #8]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ac:	6879      	ldr	r1, [r7, #4]
 80047ae:	f001 fbcf 	bl	8005f50 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	6892      	ldr	r2, [r2, #8]
 80047ba:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	6892      	ldr	r2, [r2, #8]
 80047c6:	f041 0101 	orr.w	r1, r1, #1
 80047ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3710      	adds	r7, #16
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b082      	sub	sp, #8
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d101      	bne.n	80047ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e041      	b.n	800486e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d106      	bne.n	8004804 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f7fd fb3e 	bl	8001e80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2202      	movs	r2, #2
 8004808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	3304      	adds	r3, #4
 8004814:	4619      	mov	r1, r3
 8004816:	4610      	mov	r0, r2
 8004818:	f000 fa9c 	bl	8004d54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3708      	adds	r7, #8
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
	...

08004878 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004878:	b480      	push	{r7}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b01      	cmp	r3, #1
 800488a:	d001      	beq.n	8004890 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e04e      	b.n	800492e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2202      	movs	r2, #2
 8004894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68da      	ldr	r2, [r3, #12]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f042 0201 	orr.w	r2, r2, #1
 80048a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a23      	ldr	r2, [pc, #140]	; (800493c <HAL_TIM_Base_Start_IT+0xc4>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d022      	beq.n	80048f8 <HAL_TIM_Base_Start_IT+0x80>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048ba:	d01d      	beq.n	80048f8 <HAL_TIM_Base_Start_IT+0x80>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a1f      	ldr	r2, [pc, #124]	; (8004940 <HAL_TIM_Base_Start_IT+0xc8>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d018      	beq.n	80048f8 <HAL_TIM_Base_Start_IT+0x80>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a1e      	ldr	r2, [pc, #120]	; (8004944 <HAL_TIM_Base_Start_IT+0xcc>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d013      	beq.n	80048f8 <HAL_TIM_Base_Start_IT+0x80>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a1c      	ldr	r2, [pc, #112]	; (8004948 <HAL_TIM_Base_Start_IT+0xd0>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d00e      	beq.n	80048f8 <HAL_TIM_Base_Start_IT+0x80>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a1b      	ldr	r2, [pc, #108]	; (800494c <HAL_TIM_Base_Start_IT+0xd4>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d009      	beq.n	80048f8 <HAL_TIM_Base_Start_IT+0x80>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a19      	ldr	r2, [pc, #100]	; (8004950 <HAL_TIM_Base_Start_IT+0xd8>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d004      	beq.n	80048f8 <HAL_TIM_Base_Start_IT+0x80>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a18      	ldr	r2, [pc, #96]	; (8004954 <HAL_TIM_Base_Start_IT+0xdc>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d111      	bne.n	800491c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	f003 0307 	and.w	r3, r3, #7
 8004902:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2b06      	cmp	r3, #6
 8004908:	d010      	beq.n	800492c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f042 0201 	orr.w	r2, r2, #1
 8004918:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800491a:	e007      	b.n	800492c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f042 0201 	orr.w	r2, r2, #1
 800492a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3714      	adds	r7, #20
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	40010000 	.word	0x40010000
 8004940:	40000400 	.word	0x40000400
 8004944:	40000800 	.word	0x40000800
 8004948:	40000c00 	.word	0x40000c00
 800494c:	40010400 	.word	0x40010400
 8004950:	40014000 	.word	0x40014000
 8004954:	40001800 	.word	0x40001800

08004958 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	f003 0302 	and.w	r3, r3, #2
 800496a:	2b02      	cmp	r3, #2
 800496c:	d122      	bne.n	80049b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b02      	cmp	r3, #2
 800497a:	d11b      	bne.n	80049b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f06f 0202 	mvn.w	r2, #2
 8004984:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	f003 0303 	and.w	r3, r3, #3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d003      	beq.n	80049a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 f9bc 	bl	8004d18 <HAL_TIM_IC_CaptureCallback>
 80049a0:	e005      	b.n	80049ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 f9ae 	bl	8004d04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 f9bf 	bl	8004d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	691b      	ldr	r3, [r3, #16]
 80049ba:	f003 0304 	and.w	r3, r3, #4
 80049be:	2b04      	cmp	r3, #4
 80049c0:	d122      	bne.n	8004a08 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	f003 0304 	and.w	r3, r3, #4
 80049cc:	2b04      	cmp	r3, #4
 80049ce:	d11b      	bne.n	8004a08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f06f 0204 	mvn.w	r2, #4
 80049d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2202      	movs	r2, #2
 80049de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d003      	beq.n	80049f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 f992 	bl	8004d18 <HAL_TIM_IC_CaptureCallback>
 80049f4:	e005      	b.n	8004a02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 f984 	bl	8004d04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f000 f995 	bl	8004d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	691b      	ldr	r3, [r3, #16]
 8004a0e:	f003 0308 	and.w	r3, r3, #8
 8004a12:	2b08      	cmp	r3, #8
 8004a14:	d122      	bne.n	8004a5c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	f003 0308 	and.w	r3, r3, #8
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	d11b      	bne.n	8004a5c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f06f 0208 	mvn.w	r2, #8
 8004a2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2204      	movs	r2, #4
 8004a32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	f003 0303 	and.w	r3, r3, #3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d003      	beq.n	8004a4a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 f968 	bl	8004d18 <HAL_TIM_IC_CaptureCallback>
 8004a48:	e005      	b.n	8004a56 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f95a 	bl	8004d04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f000 f96b 	bl	8004d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	f003 0310 	and.w	r3, r3, #16
 8004a66:	2b10      	cmp	r3, #16
 8004a68:	d122      	bne.n	8004ab0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	f003 0310 	and.w	r3, r3, #16
 8004a74:	2b10      	cmp	r3, #16
 8004a76:	d11b      	bne.n	8004ab0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f06f 0210 	mvn.w	r2, #16
 8004a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2208      	movs	r2, #8
 8004a86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	69db      	ldr	r3, [r3, #28]
 8004a8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d003      	beq.n	8004a9e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 f93e 	bl	8004d18 <HAL_TIM_IC_CaptureCallback>
 8004a9c:	e005      	b.n	8004aaa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 f930 	bl	8004d04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f000 f941 	bl	8004d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	f003 0301 	and.w	r3, r3, #1
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d10e      	bne.n	8004adc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d107      	bne.n	8004adc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f06f 0201 	mvn.w	r2, #1
 8004ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f90a 	bl	8004cf0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ae6:	2b80      	cmp	r3, #128	; 0x80
 8004ae8:	d10e      	bne.n	8004b08 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af4:	2b80      	cmp	r3, #128	; 0x80
 8004af6:	d107      	bne.n	8004b08 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 fae6 	bl	80050d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b12:	2b40      	cmp	r3, #64	; 0x40
 8004b14:	d10e      	bne.n	8004b34 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b20:	2b40      	cmp	r3, #64	; 0x40
 8004b22:	d107      	bne.n	8004b34 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 f906 	bl	8004d40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	f003 0320 	and.w	r3, r3, #32
 8004b3e:	2b20      	cmp	r3, #32
 8004b40:	d10e      	bne.n	8004b60 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	f003 0320 	and.w	r3, r3, #32
 8004b4c:	2b20      	cmp	r3, #32
 8004b4e:	d107      	bne.n	8004b60 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f06f 0220 	mvn.w	r2, #32
 8004b58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 fab0 	bl	80050c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b60:	bf00      	nop
 8004b62:	3708      	adds	r7, #8
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d101      	bne.n	8004b80 <HAL_TIM_ConfigClockSource+0x18>
 8004b7c:	2302      	movs	r3, #2
 8004b7e:	e0b3      	b.n	8004ce8 <HAL_TIM_ConfigClockSource+0x180>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2202      	movs	r2, #2
 8004b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004b9e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ba6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bb8:	d03e      	beq.n	8004c38 <HAL_TIM_ConfigClockSource+0xd0>
 8004bba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bbe:	f200 8087 	bhi.w	8004cd0 <HAL_TIM_ConfigClockSource+0x168>
 8004bc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bc6:	f000 8085 	beq.w	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bce:	d87f      	bhi.n	8004cd0 <HAL_TIM_ConfigClockSource+0x168>
 8004bd0:	2b70      	cmp	r3, #112	; 0x70
 8004bd2:	d01a      	beq.n	8004c0a <HAL_TIM_ConfigClockSource+0xa2>
 8004bd4:	2b70      	cmp	r3, #112	; 0x70
 8004bd6:	d87b      	bhi.n	8004cd0 <HAL_TIM_ConfigClockSource+0x168>
 8004bd8:	2b60      	cmp	r3, #96	; 0x60
 8004bda:	d050      	beq.n	8004c7e <HAL_TIM_ConfigClockSource+0x116>
 8004bdc:	2b60      	cmp	r3, #96	; 0x60
 8004bde:	d877      	bhi.n	8004cd0 <HAL_TIM_ConfigClockSource+0x168>
 8004be0:	2b50      	cmp	r3, #80	; 0x50
 8004be2:	d03c      	beq.n	8004c5e <HAL_TIM_ConfigClockSource+0xf6>
 8004be4:	2b50      	cmp	r3, #80	; 0x50
 8004be6:	d873      	bhi.n	8004cd0 <HAL_TIM_ConfigClockSource+0x168>
 8004be8:	2b40      	cmp	r3, #64	; 0x40
 8004bea:	d058      	beq.n	8004c9e <HAL_TIM_ConfigClockSource+0x136>
 8004bec:	2b40      	cmp	r3, #64	; 0x40
 8004bee:	d86f      	bhi.n	8004cd0 <HAL_TIM_ConfigClockSource+0x168>
 8004bf0:	2b30      	cmp	r3, #48	; 0x30
 8004bf2:	d064      	beq.n	8004cbe <HAL_TIM_ConfigClockSource+0x156>
 8004bf4:	2b30      	cmp	r3, #48	; 0x30
 8004bf6:	d86b      	bhi.n	8004cd0 <HAL_TIM_ConfigClockSource+0x168>
 8004bf8:	2b20      	cmp	r3, #32
 8004bfa:	d060      	beq.n	8004cbe <HAL_TIM_ConfigClockSource+0x156>
 8004bfc:	2b20      	cmp	r3, #32
 8004bfe:	d867      	bhi.n	8004cd0 <HAL_TIM_ConfigClockSource+0x168>
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d05c      	beq.n	8004cbe <HAL_TIM_ConfigClockSource+0x156>
 8004c04:	2b10      	cmp	r3, #16
 8004c06:	d05a      	beq.n	8004cbe <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004c08:	e062      	b.n	8004cd0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6818      	ldr	r0, [r3, #0]
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	6899      	ldr	r1, [r3, #8]
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	685a      	ldr	r2, [r3, #4]
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	f000 f9b5 	bl	8004f88 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004c2c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	609a      	str	r2, [r3, #8]
      break;
 8004c36:	e04e      	b.n	8004cd6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6818      	ldr	r0, [r3, #0]
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	6899      	ldr	r1, [r3, #8]
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	f000 f99e 	bl	8004f88 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689a      	ldr	r2, [r3, #8]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c5a:	609a      	str	r2, [r3, #8]
      break;
 8004c5c:	e03b      	b.n	8004cd6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6818      	ldr	r0, [r3, #0]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	6859      	ldr	r1, [r3, #4]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	f000 f912 	bl	8004e94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2150      	movs	r1, #80	; 0x50
 8004c76:	4618      	mov	r0, r3
 8004c78:	f000 f96b 	bl	8004f52 <TIM_ITRx_SetConfig>
      break;
 8004c7c:	e02b      	b.n	8004cd6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6818      	ldr	r0, [r3, #0]
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	6859      	ldr	r1, [r3, #4]
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	f000 f931 	bl	8004ef2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2160      	movs	r1, #96	; 0x60
 8004c96:	4618      	mov	r0, r3
 8004c98:	f000 f95b 	bl	8004f52 <TIM_ITRx_SetConfig>
      break;
 8004c9c:	e01b      	b.n	8004cd6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6818      	ldr	r0, [r3, #0]
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	6859      	ldr	r1, [r3, #4]
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	461a      	mov	r2, r3
 8004cac:	f000 f8f2 	bl	8004e94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2140      	movs	r1, #64	; 0x40
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 f94b 	bl	8004f52 <TIM_ITRx_SetConfig>
      break;
 8004cbc:	e00b      	b.n	8004cd6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	4610      	mov	r0, r2
 8004cca:	f000 f942 	bl	8004f52 <TIM_ITRx_SetConfig>
        break;
 8004cce:	e002      	b.n	8004cd6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004cd0:	bf00      	nop
 8004cd2:	e000      	b.n	8004cd6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004cd4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ce6:	2300      	movs	r3, #0
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3710      	adds	r7, #16
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b083      	sub	sp, #12
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004cf8:	bf00      	nop
 8004cfa:	370c      	adds	r7, #12
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b083      	sub	sp, #12
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d0c:	bf00      	nop
 8004d0e:	370c      	adds	r7, #12
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d20:	bf00      	nop
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d34:	bf00      	nop
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a40      	ldr	r2, [pc, #256]	; (8004e68 <TIM_Base_SetConfig+0x114>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d013      	beq.n	8004d94 <TIM_Base_SetConfig+0x40>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d72:	d00f      	beq.n	8004d94 <TIM_Base_SetConfig+0x40>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	4a3d      	ldr	r2, [pc, #244]	; (8004e6c <TIM_Base_SetConfig+0x118>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d00b      	beq.n	8004d94 <TIM_Base_SetConfig+0x40>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a3c      	ldr	r2, [pc, #240]	; (8004e70 <TIM_Base_SetConfig+0x11c>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d007      	beq.n	8004d94 <TIM_Base_SetConfig+0x40>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a3b      	ldr	r2, [pc, #236]	; (8004e74 <TIM_Base_SetConfig+0x120>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d003      	beq.n	8004d94 <TIM_Base_SetConfig+0x40>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a3a      	ldr	r2, [pc, #232]	; (8004e78 <TIM_Base_SetConfig+0x124>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d108      	bne.n	8004da6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a2f      	ldr	r2, [pc, #188]	; (8004e68 <TIM_Base_SetConfig+0x114>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d02b      	beq.n	8004e06 <TIM_Base_SetConfig+0xb2>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004db4:	d027      	beq.n	8004e06 <TIM_Base_SetConfig+0xb2>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a2c      	ldr	r2, [pc, #176]	; (8004e6c <TIM_Base_SetConfig+0x118>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d023      	beq.n	8004e06 <TIM_Base_SetConfig+0xb2>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a2b      	ldr	r2, [pc, #172]	; (8004e70 <TIM_Base_SetConfig+0x11c>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d01f      	beq.n	8004e06 <TIM_Base_SetConfig+0xb2>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4a2a      	ldr	r2, [pc, #168]	; (8004e74 <TIM_Base_SetConfig+0x120>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d01b      	beq.n	8004e06 <TIM_Base_SetConfig+0xb2>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a29      	ldr	r2, [pc, #164]	; (8004e78 <TIM_Base_SetConfig+0x124>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d017      	beq.n	8004e06 <TIM_Base_SetConfig+0xb2>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a28      	ldr	r2, [pc, #160]	; (8004e7c <TIM_Base_SetConfig+0x128>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d013      	beq.n	8004e06 <TIM_Base_SetConfig+0xb2>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a27      	ldr	r2, [pc, #156]	; (8004e80 <TIM_Base_SetConfig+0x12c>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d00f      	beq.n	8004e06 <TIM_Base_SetConfig+0xb2>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a26      	ldr	r2, [pc, #152]	; (8004e84 <TIM_Base_SetConfig+0x130>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d00b      	beq.n	8004e06 <TIM_Base_SetConfig+0xb2>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a25      	ldr	r2, [pc, #148]	; (8004e88 <TIM_Base_SetConfig+0x134>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d007      	beq.n	8004e06 <TIM_Base_SetConfig+0xb2>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a24      	ldr	r2, [pc, #144]	; (8004e8c <TIM_Base_SetConfig+0x138>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d003      	beq.n	8004e06 <TIM_Base_SetConfig+0xb2>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a23      	ldr	r2, [pc, #140]	; (8004e90 <TIM_Base_SetConfig+0x13c>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d108      	bne.n	8004e18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	4313      	orrs	r3, r2
 8004e16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	695b      	ldr	r3, [r3, #20]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	68fa      	ldr	r2, [r7, #12]
 8004e2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	689a      	ldr	r2, [r3, #8]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a0a      	ldr	r2, [pc, #40]	; (8004e68 <TIM_Base_SetConfig+0x114>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d003      	beq.n	8004e4c <TIM_Base_SetConfig+0xf8>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a0c      	ldr	r2, [pc, #48]	; (8004e78 <TIM_Base_SetConfig+0x124>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d103      	bne.n	8004e54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	691a      	ldr	r2, [r3, #16]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	615a      	str	r2, [r3, #20]
}
 8004e5a:	bf00      	nop
 8004e5c:	3714      	adds	r7, #20
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	40010000 	.word	0x40010000
 8004e6c:	40000400 	.word	0x40000400
 8004e70:	40000800 	.word	0x40000800
 8004e74:	40000c00 	.word	0x40000c00
 8004e78:	40010400 	.word	0x40010400
 8004e7c:	40014000 	.word	0x40014000
 8004e80:	40014400 	.word	0x40014400
 8004e84:	40014800 	.word	0x40014800
 8004e88:	40001800 	.word	0x40001800
 8004e8c:	40001c00 	.word	0x40001c00
 8004e90:	40002000 	.word	0x40002000

08004e94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b087      	sub	sp, #28
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6a1b      	ldr	r3, [r3, #32]
 8004ea4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6a1b      	ldr	r3, [r3, #32]
 8004eaa:	f023 0201 	bic.w	r2, r3, #1
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	699b      	ldr	r3, [r3, #24]
 8004eb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ebe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	011b      	lsls	r3, r3, #4
 8004ec4:	693a      	ldr	r2, [r7, #16]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	f023 030a 	bic.w	r3, r3, #10
 8004ed0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ed2:	697a      	ldr	r2, [r7, #20]
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	693a      	ldr	r2, [r7, #16]
 8004ede:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	697a      	ldr	r2, [r7, #20]
 8004ee4:	621a      	str	r2, [r3, #32]
}
 8004ee6:	bf00      	nop
 8004ee8:	371c      	adds	r7, #28
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr

08004ef2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ef2:	b480      	push	{r7}
 8004ef4:	b087      	sub	sp, #28
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	60f8      	str	r0, [r7, #12]
 8004efa:	60b9      	str	r1, [r7, #8]
 8004efc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	6a1b      	ldr	r3, [r3, #32]
 8004f02:	f023 0210 	bic.w	r2, r3, #16
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6a1b      	ldr	r3, [r3, #32]
 8004f14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	031b      	lsls	r3, r3, #12
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	011b      	lsls	r3, r3, #4
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	697a      	ldr	r2, [r7, #20]
 8004f3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	693a      	ldr	r2, [r7, #16]
 8004f44:	621a      	str	r2, [r3, #32]
}
 8004f46:	bf00      	nop
 8004f48:	371c      	adds	r7, #28
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr

08004f52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f52:	b480      	push	{r7}
 8004f54:	b085      	sub	sp, #20
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
 8004f5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f6a:	683a      	ldr	r2, [r7, #0]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	f043 0307 	orr.w	r3, r3, #7
 8004f74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	609a      	str	r2, [r3, #8]
}
 8004f7c:	bf00      	nop
 8004f7e:	3714      	adds	r7, #20
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b087      	sub	sp, #28
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
 8004f94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fa2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	021a      	lsls	r2, r3, #8
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	431a      	orrs	r2, r3
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	609a      	str	r2, [r3, #8]
}
 8004fbc:	bf00      	nop
 8004fbe:	371c      	adds	r7, #28
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d101      	bne.n	8004fe0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fdc:	2302      	movs	r3, #2
 8004fde:	e05a      	b.n	8005096 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2202      	movs	r2, #2
 8004fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005006:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	4313      	orrs	r3, r2
 8005010:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68fa      	ldr	r2, [r7, #12]
 8005018:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a21      	ldr	r2, [pc, #132]	; (80050a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d022      	beq.n	800506a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800502c:	d01d      	beq.n	800506a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a1d      	ldr	r2, [pc, #116]	; (80050a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d018      	beq.n	800506a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a1b      	ldr	r2, [pc, #108]	; (80050ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d013      	beq.n	800506a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a1a      	ldr	r2, [pc, #104]	; (80050b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d00e      	beq.n	800506a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a18      	ldr	r2, [pc, #96]	; (80050b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d009      	beq.n	800506a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a17      	ldr	r2, [pc, #92]	; (80050b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d004      	beq.n	800506a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a15      	ldr	r2, [pc, #84]	; (80050bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d10c      	bne.n	8005084 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005070:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	68ba      	ldr	r2, [r7, #8]
 8005078:	4313      	orrs	r3, r2
 800507a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68ba      	ldr	r2, [r7, #8]
 8005082:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	3714      	adds	r7, #20
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	40010000 	.word	0x40010000
 80050a8:	40000400 	.word	0x40000400
 80050ac:	40000800 	.word	0x40000800
 80050b0:	40000c00 	.word	0x40000c00
 80050b4:	40010400 	.word	0x40010400
 80050b8:	40014000 	.word	0x40014000
 80050bc:	40001800 	.word	0x40001800

080050c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050dc:	bf00      	nop
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e03f      	b.n	800517a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b00      	cmp	r3, #0
 8005104:	d106      	bne.n	8005114 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7fc ff8a 	bl	8002028 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2224      	movs	r2, #36	; 0x24
 8005118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	68da      	ldr	r2, [r3, #12]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800512a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f000 fcb7 	bl	8005aa0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	691a      	ldr	r2, [r3, #16]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005140:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	695a      	ldr	r2, [r3, #20]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005150:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68da      	ldr	r2, [r3, #12]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005160:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2220      	movs	r2, #32
 800516c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2220      	movs	r2, #32
 8005174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3708      	adds	r7, #8
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005182:	b580      	push	{r7, lr}
 8005184:	b084      	sub	sp, #16
 8005186:	af00      	add	r7, sp, #0
 8005188:	60f8      	str	r0, [r7, #12]
 800518a:	60b9      	str	r1, [r7, #8]
 800518c:	4613      	mov	r3, r2
 800518e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005196:	b2db      	uxtb	r3, r3
 8005198:	2b20      	cmp	r3, #32
 800519a:	d11d      	bne.n	80051d8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d002      	beq.n	80051a8 <HAL_UART_Receive_IT+0x26>
 80051a2:	88fb      	ldrh	r3, [r7, #6]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d101      	bne.n	80051ac <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e016      	b.n	80051da <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d101      	bne.n	80051ba <HAL_UART_Receive_IT+0x38>
 80051b6:	2302      	movs	r3, #2
 80051b8:	e00f      	b.n	80051da <HAL_UART_Receive_IT+0x58>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80051c8:	88fb      	ldrh	r3, [r7, #6]
 80051ca:	461a      	mov	r2, r3
 80051cc:	68b9      	ldr	r1, [r7, #8]
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f000 fad5 	bl	800577e <UART_Start_Receive_IT>
 80051d4:	4603      	mov	r3, r0
 80051d6:	e000      	b.n	80051da <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80051d8:	2302      	movs	r3, #2
  }
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3710      	adds	r7, #16
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
	...

080051e4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	4613      	mov	r3, r2
 80051f0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b20      	cmp	r3, #32
 80051fc:	d153      	bne.n	80052a6 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d002      	beq.n	800520a <HAL_UART_Transmit_DMA+0x26>
 8005204:	88fb      	ldrh	r3, [r7, #6]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e04c      	b.n	80052a8 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005214:	2b01      	cmp	r3, #1
 8005216:	d101      	bne.n	800521c <HAL_UART_Transmit_DMA+0x38>
 8005218:	2302      	movs	r3, #2
 800521a:	e045      	b.n	80052a8 <HAL_UART_Transmit_DMA+0xc4>
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005224:	68ba      	ldr	r2, [r7, #8]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	88fa      	ldrh	r2, [r7, #6]
 800522e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	88fa      	ldrh	r2, [r7, #6]
 8005234:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2221      	movs	r2, #33	; 0x21
 8005240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005248:	4a19      	ldr	r2, [pc, #100]	; (80052b0 <HAL_UART_Transmit_DMA+0xcc>)
 800524a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005250:	4a18      	ldr	r2, [pc, #96]	; (80052b4 <HAL_UART_Transmit_DMA+0xd0>)
 8005252:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005258:	4a17      	ldr	r2, [pc, #92]	; (80052b8 <HAL_UART_Transmit_DMA+0xd4>)
 800525a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005260:	2200      	movs	r2, #0
 8005262:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8005264:	f107 0308 	add.w	r3, r7, #8
 8005268:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	6819      	ldr	r1, [r3, #0]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	3304      	adds	r3, #4
 8005278:	461a      	mov	r2, r3
 800527a:	88fb      	ldrh	r3, [r7, #6]
 800527c:	f7fd fb5c 	bl	8002938 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005288:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2200      	movs	r2, #0
 800528e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	695a      	ldr	r2, [r3, #20]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80052a0:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80052a2:	2300      	movs	r3, #0
 80052a4:	e000      	b.n	80052a8 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80052a6:	2302      	movs	r3, #2
  }
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3718      	adds	r7, #24
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	0800567d 	.word	0x0800567d
 80052b4:	080056cf 	.word	0x080056cf
 80052b8:	080056eb 	.word	0x080056eb

080052bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b08a      	sub	sp, #40	; 0x28
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80052dc:	2300      	movs	r3, #0
 80052de:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80052e0:	2300      	movs	r3, #0
 80052e2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e6:	f003 030f 	and.w	r3, r3, #15
 80052ea:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80052ec:	69bb      	ldr	r3, [r7, #24]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10d      	bne.n	800530e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f4:	f003 0320 	and.w	r3, r3, #32
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d008      	beq.n	800530e <HAL_UART_IRQHandler+0x52>
 80052fc:	6a3b      	ldr	r3, [r7, #32]
 80052fe:	f003 0320 	and.w	r3, r3, #32
 8005302:	2b00      	cmp	r3, #0
 8005304:	d003      	beq.n	800530e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 fb32 	bl	8005970 <UART_Receive_IT>
      return;
 800530c:	e17c      	b.n	8005608 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	2b00      	cmp	r3, #0
 8005312:	f000 80b1 	beq.w	8005478 <HAL_UART_IRQHandler+0x1bc>
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	f003 0301 	and.w	r3, r3, #1
 800531c:	2b00      	cmp	r3, #0
 800531e:	d105      	bne.n	800532c <HAL_UART_IRQHandler+0x70>
 8005320:	6a3b      	ldr	r3, [r7, #32]
 8005322:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005326:	2b00      	cmp	r3, #0
 8005328:	f000 80a6 	beq.w	8005478 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800532c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800532e:	f003 0301 	and.w	r3, r3, #1
 8005332:	2b00      	cmp	r3, #0
 8005334:	d00a      	beq.n	800534c <HAL_UART_IRQHandler+0x90>
 8005336:	6a3b      	ldr	r3, [r7, #32]
 8005338:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800533c:	2b00      	cmp	r3, #0
 800533e:	d005      	beq.n	800534c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005344:	f043 0201 	orr.w	r2, r3, #1
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800534c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800534e:	f003 0304 	and.w	r3, r3, #4
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00a      	beq.n	800536c <HAL_UART_IRQHandler+0xb0>
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	f003 0301 	and.w	r3, r3, #1
 800535c:	2b00      	cmp	r3, #0
 800535e:	d005      	beq.n	800536c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005364:	f043 0202 	orr.w	r2, r3, #2
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800536c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536e:	f003 0302 	and.w	r3, r3, #2
 8005372:	2b00      	cmp	r3, #0
 8005374:	d00a      	beq.n	800538c <HAL_UART_IRQHandler+0xd0>
 8005376:	69fb      	ldr	r3, [r7, #28]
 8005378:	f003 0301 	and.w	r3, r3, #1
 800537c:	2b00      	cmp	r3, #0
 800537e:	d005      	beq.n	800538c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005384:	f043 0204 	orr.w	r2, r3, #4
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800538c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538e:	f003 0308 	and.w	r3, r3, #8
 8005392:	2b00      	cmp	r3, #0
 8005394:	d00f      	beq.n	80053b6 <HAL_UART_IRQHandler+0xfa>
 8005396:	6a3b      	ldr	r3, [r7, #32]
 8005398:	f003 0320 	and.w	r3, r3, #32
 800539c:	2b00      	cmp	r3, #0
 800539e:	d104      	bne.n	80053aa <HAL_UART_IRQHandler+0xee>
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d005      	beq.n	80053b6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ae:	f043 0208 	orr.w	r2, r3, #8
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f000 811f 	beq.w	80055fe <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c2:	f003 0320 	and.w	r3, r3, #32
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d007      	beq.n	80053da <HAL_UART_IRQHandler+0x11e>
 80053ca:	6a3b      	ldr	r3, [r7, #32]
 80053cc:	f003 0320 	and.w	r3, r3, #32
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d002      	beq.n	80053da <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f000 facb 	bl	8005970 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	695b      	ldr	r3, [r3, #20]
 80053e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053e4:	2b40      	cmp	r3, #64	; 0x40
 80053e6:	bf0c      	ite	eq
 80053e8:	2301      	moveq	r3, #1
 80053ea:	2300      	movne	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f4:	f003 0308 	and.w	r3, r3, #8
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d102      	bne.n	8005402 <HAL_UART_IRQHandler+0x146>
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d031      	beq.n	8005466 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 fa0b 	bl	800581e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005412:	2b40      	cmp	r3, #64	; 0x40
 8005414:	d123      	bne.n	800545e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	695a      	ldr	r2, [r3, #20]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005424:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800542a:	2b00      	cmp	r3, #0
 800542c:	d013      	beq.n	8005456 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005432:	4a77      	ldr	r2, [pc, #476]	; (8005610 <HAL_UART_IRQHandler+0x354>)
 8005434:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543a:	4618      	mov	r0, r3
 800543c:	f7fd fb44 	bl	8002ac8 <HAL_DMA_Abort_IT>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d016      	beq.n	8005474 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800544a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005450:	4610      	mov	r0, r2
 8005452:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005454:	e00e      	b.n	8005474 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 f8fa 	bl	8005650 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800545c:	e00a      	b.n	8005474 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 f8f6 	bl	8005650 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005464:	e006      	b.n	8005474 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 f8f2 	bl	8005650 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005472:	e0c4      	b.n	80055fe <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005474:	bf00      	nop
    return;
 8005476:	e0c2      	b.n	80055fe <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800547c:	2b01      	cmp	r3, #1
 800547e:	f040 80a2 	bne.w	80055c6 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005484:	f003 0310 	and.w	r3, r3, #16
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 809c 	beq.w	80055c6 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	f003 0310 	and.w	r3, r3, #16
 8005494:	2b00      	cmp	r3, #0
 8005496:	f000 8096 	beq.w	80055c6 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800549a:	2300      	movs	r3, #0
 800549c:	60fb      	str	r3, [r7, #12]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	60fb      	str	r3, [r7, #12]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	60fb      	str	r3, [r7, #12]
 80054ae:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	695b      	ldr	r3, [r3, #20]
 80054b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ba:	2b40      	cmp	r3, #64	; 0x40
 80054bc:	d14f      	bne.n	800555e <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80054c8:	8a3b      	ldrh	r3, [r7, #16]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	f000 8099 	beq.w	8005602 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80054d4:	8a3a      	ldrh	r2, [r7, #16]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	f080 8093 	bcs.w	8005602 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	8a3a      	ldrh	r2, [r7, #16]
 80054e0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e6:	69db      	ldr	r3, [r3, #28]
 80054e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054ec:	d02b      	beq.n	8005546 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	68da      	ldr	r2, [r3, #12]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80054fc:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	695a      	ldr	r2, [r3, #20]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f022 0201 	bic.w	r2, r2, #1
 800550c:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	695a      	ldr	r2, [r3, #20]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800551c:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2220      	movs	r2, #32
 8005522:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68da      	ldr	r2, [r3, #12]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f022 0210 	bic.w	r2, r2, #16
 800553a:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005540:	4618      	mov	r0, r3
 8005542:	f7fd fa51 	bl	80029e8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800554e:	b29b      	uxth	r3, r3
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	b29b      	uxth	r3, r3
 8005554:	4619      	mov	r1, r3
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f884 	bl	8005664 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800555c:	e051      	b.n	8005602 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005566:	b29b      	uxth	r3, r3
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005570:	b29b      	uxth	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	d047      	beq.n	8005606 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8005576:	8a7b      	ldrh	r3, [r7, #18]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d044      	beq.n	8005606 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68da      	ldr	r2, [r3, #12]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800558a:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	695a      	ldr	r2, [r3, #20]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f022 0201 	bic.w	r2, r2, #1
 800559a:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2220      	movs	r2, #32
 80055a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2200      	movs	r2, #0
 80055a8:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68da      	ldr	r2, [r3, #12]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 0210 	bic.w	r2, r2, #16
 80055b8:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055ba:	8a7b      	ldrh	r3, [r7, #18]
 80055bc:	4619      	mov	r1, r3
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 f850 	bl	8005664 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80055c4:	e01f      	b.n	8005606 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80055c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d008      	beq.n	80055e2 <HAL_UART_IRQHandler+0x326>
 80055d0:	6a3b      	ldr	r3, [r7, #32]
 80055d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 f960 	bl	80058a0 <UART_Transmit_IT>
    return;
 80055e0:	e012      	b.n	8005608 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80055e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d00d      	beq.n	8005608 <HAL_UART_IRQHandler+0x34c>
 80055ec:	6a3b      	ldr	r3, [r7, #32]
 80055ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d008      	beq.n	8005608 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 f9a2 	bl	8005940 <UART_EndTransmit_IT>
    return;
 80055fc:	e004      	b.n	8005608 <HAL_UART_IRQHandler+0x34c>
    return;
 80055fe:	bf00      	nop
 8005600:	e002      	b.n	8005608 <HAL_UART_IRQHandler+0x34c>
      return;
 8005602:	bf00      	nop
 8005604:	e000      	b.n	8005608 <HAL_UART_IRQHandler+0x34c>
      return;
 8005606:	bf00      	nop
  }
}
 8005608:	3728      	adds	r7, #40	; 0x28
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	08005879 	.word	0x08005879

08005614 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800561c:	bf00      	nop
 800561e:	370c      	adds	r7, #12
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005658:	bf00      	nop
 800565a:	370c      	adds	r7, #12
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	460b      	mov	r3, r1
 800566e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005688:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005694:	2b00      	cmp	r3, #0
 8005696:	d113      	bne.n	80056c0 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2200      	movs	r2, #0
 800569c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	695a      	ldr	r2, [r3, #20]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056ac:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68da      	ldr	r2, [r3, #12]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056bc:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80056be:	e002      	b.n	80056c6 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80056c0:	68f8      	ldr	r0, [r7, #12]
 80056c2:	f7ff ffa7 	bl	8005614 <HAL_UART_TxCpltCallback>
}
 80056c6:	bf00      	nop
 80056c8:	3710      	adds	r7, #16
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}

080056ce <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80056ce:	b580      	push	{r7, lr}
 80056d0:	b084      	sub	sp, #16
 80056d2:	af00      	add	r7, sp, #0
 80056d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056da:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80056dc:	68f8      	ldr	r0, [r7, #12]
 80056de:	f7ff ffa3 	bl	8005628 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056e2:	bf00      	nop
 80056e4:	3710      	adds	r7, #16
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}

080056ea <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80056ea:	b580      	push	{r7, lr}
 80056ec:	b084      	sub	sp, #16
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80056f2:	2300      	movs	r3, #0
 80056f4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056fa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005706:	2b80      	cmp	r3, #128	; 0x80
 8005708:	bf0c      	ite	eq
 800570a:	2301      	moveq	r3, #1
 800570c:	2300      	movne	r3, #0
 800570e:	b2db      	uxtb	r3, r3
 8005710:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005718:	b2db      	uxtb	r3, r3
 800571a:	2b21      	cmp	r3, #33	; 0x21
 800571c:	d108      	bne.n	8005730 <UART_DMAError+0x46>
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d005      	beq.n	8005730 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	2200      	movs	r2, #0
 8005728:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800572a:	68b8      	ldr	r0, [r7, #8]
 800572c:	f000 f861 	bl	80057f2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800573a:	2b40      	cmp	r3, #64	; 0x40
 800573c:	bf0c      	ite	eq
 800573e:	2301      	moveq	r3, #1
 8005740:	2300      	movne	r3, #0
 8005742:	b2db      	uxtb	r3, r3
 8005744:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b22      	cmp	r3, #34	; 0x22
 8005750:	d108      	bne.n	8005764 <UART_DMAError+0x7a>
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d005      	beq.n	8005764 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	2200      	movs	r2, #0
 800575c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800575e:	68b8      	ldr	r0, [r7, #8]
 8005760:	f000 f85d 	bl	800581e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005768:	f043 0210 	orr.w	r2, r3, #16
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005770:	68b8      	ldr	r0, [r7, #8]
 8005772:	f7ff ff6d 	bl	8005650 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005776:	bf00      	nop
 8005778:	3710      	adds	r7, #16
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800577e:	b480      	push	{r7}
 8005780:	b085      	sub	sp, #20
 8005782:	af00      	add	r7, sp, #0
 8005784:	60f8      	str	r0, [r7, #12]
 8005786:	60b9      	str	r1, [r7, #8]
 8005788:	4613      	mov	r3, r2
 800578a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	68ba      	ldr	r2, [r7, #8]
 8005790:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	88fa      	ldrh	r2, [r7, #6]
 8005796:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	88fa      	ldrh	r2, [r7, #6]
 800579c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2222      	movs	r2, #34	; 0x22
 80057a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68da      	ldr	r2, [r3, #12]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057c2:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	695a      	ldr	r2, [r3, #20]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f042 0201 	orr.w	r2, r2, #1
 80057d2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	68da      	ldr	r2, [r3, #12]
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f042 0220 	orr.w	r2, r2, #32
 80057e2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3714      	adds	r7, #20
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr

080057f2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80057f2:	b480      	push	{r7}
 80057f4:	b083      	sub	sp, #12
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68da      	ldr	r2, [r3, #12]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005808:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2220      	movs	r2, #32
 800580e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005812:	bf00      	nop
 8005814:	370c      	adds	r7, #12
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr

0800581e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800581e:	b480      	push	{r7}
 8005820:	b083      	sub	sp, #12
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	68da      	ldr	r2, [r3, #12]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005834:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	695a      	ldr	r2, [r3, #20]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f022 0201 	bic.w	r2, r2, #1
 8005844:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800584a:	2b01      	cmp	r3, #1
 800584c:	d107      	bne.n	800585e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68da      	ldr	r2, [r3, #12]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f022 0210 	bic.w	r2, r2, #16
 800585c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2220      	movs	r2, #32
 8005862:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005884:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005892:	68f8      	ldr	r0, [r7, #12]
 8005894:	f7ff fedc 	bl	8005650 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005898:	bf00      	nop
 800589a:	3710      	adds	r7, #16
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b085      	sub	sp, #20
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	2b21      	cmp	r3, #33	; 0x21
 80058b2:	d13e      	bne.n	8005932 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058bc:	d114      	bne.n	80058e8 <UART_Transmit_IT+0x48>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d110      	bne.n	80058e8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a1b      	ldr	r3, [r3, #32]
 80058ca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	881b      	ldrh	r3, [r3, #0]
 80058d0:	461a      	mov	r2, r3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058da:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a1b      	ldr	r3, [r3, #32]
 80058e0:	1c9a      	adds	r2, r3, #2
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	621a      	str	r2, [r3, #32]
 80058e6:	e008      	b.n	80058fa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6a1b      	ldr	r3, [r3, #32]
 80058ec:	1c59      	adds	r1, r3, #1
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	6211      	str	r1, [r2, #32]
 80058f2:	781a      	ldrb	r2, [r3, #0]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80058fe:	b29b      	uxth	r3, r3
 8005900:	3b01      	subs	r3, #1
 8005902:	b29b      	uxth	r3, r3
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	4619      	mov	r1, r3
 8005908:	84d1      	strh	r1, [r2, #38]	; 0x26
 800590a:	2b00      	cmp	r3, #0
 800590c:	d10f      	bne.n	800592e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68da      	ldr	r2, [r3, #12]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800591c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68da      	ldr	r2, [r3, #12]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800592c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800592e:	2300      	movs	r3, #0
 8005930:	e000      	b.n	8005934 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005932:	2302      	movs	r3, #2
  }
}
 8005934:	4618      	mov	r0, r3
 8005936:	3714      	adds	r7, #20
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr

08005940 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b082      	sub	sp, #8
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	68da      	ldr	r2, [r3, #12]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005956:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2220      	movs	r2, #32
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f7ff fe57 	bl	8005614 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3708      	adds	r7, #8
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800597e:	b2db      	uxtb	r3, r3
 8005980:	2b22      	cmp	r3, #34	; 0x22
 8005982:	f040 8087 	bne.w	8005a94 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800598e:	d117      	bne.n	80059c0 <UART_Receive_IT+0x50>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d113      	bne.n	80059c0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005998:	2300      	movs	r3, #0
 800599a:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059a0:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059ae:	b29a      	uxth	r2, r3
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b8:	1c9a      	adds	r2, r3, #2
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	629a      	str	r2, [r3, #40]	; 0x28
 80059be:	e026      	b.n	8005a0e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c4:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80059c6:	2300      	movs	r3, #0
 80059c8:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059d2:	d007      	beq.n	80059e4 <UART_Receive_IT+0x74>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d10a      	bne.n	80059f2 <UART_Receive_IT+0x82>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	691b      	ldr	r3, [r3, #16]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d106      	bne.n	80059f2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	b2da      	uxtb	r2, r3
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	701a      	strb	r2, [r3, #0]
 80059f0:	e008      	b.n	8005a04 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80059fe:	b2da      	uxtb	r2, r3
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a08:	1c5a      	adds	r2, r3, #1
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	3b01      	subs	r3, #1
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d136      	bne.n	8005a90 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68da      	ldr	r2, [r3, #12]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f022 0220 	bic.w	r2, r2, #32
 8005a30:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	68da      	ldr	r2, [r3, #12]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a40:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	695a      	ldr	r2, [r3, #20]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f022 0201 	bic.w	r2, r2, #1
 8005a50:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2220      	movs	r2, #32
 8005a56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d10e      	bne.n	8005a80 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68da      	ldr	r2, [r3, #12]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f022 0210 	bic.w	r2, r2, #16
 8005a70:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a76:	4619      	mov	r1, r3
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f7ff fdf3 	bl	8005664 <HAL_UARTEx_RxEventCallback>
 8005a7e:	e002      	b.n	8005a86 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f7ff fddb 	bl	800563c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	e002      	b.n	8005a96 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8005a90:	2300      	movs	r3, #0
 8005a92:	e000      	b.n	8005a96 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005a94:	2302      	movs	r3, #2
  }
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3710      	adds	r7, #16
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
	...

08005aa0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aa4:	b09f      	sub	sp, #124	; 0x7c
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005aaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005ab4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ab6:	68d9      	ldr	r1, [r3, #12]
 8005ab8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	ea40 0301 	orr.w	r3, r0, r1
 8005ac0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ac2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ac4:	689a      	ldr	r2, [r3, #8]
 8005ac6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ac8:	691b      	ldr	r3, [r3, #16]
 8005aca:	431a      	orrs	r2, r3
 8005acc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ace:	695b      	ldr	r3, [r3, #20]
 8005ad0:	431a      	orrs	r2, r3
 8005ad2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ad4:	69db      	ldr	r3, [r3, #28]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005ada:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68db      	ldr	r3, [r3, #12]
 8005ae0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005ae4:	f021 010c 	bic.w	r1, r1, #12
 8005ae8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005aee:	430b      	orrs	r3, r1
 8005af0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005af2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	695b      	ldr	r3, [r3, #20]
 8005af8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005afc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005afe:	6999      	ldr	r1, [r3, #24]
 8005b00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	ea40 0301 	orr.w	r3, r0, r1
 8005b08:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	4bc5      	ldr	r3, [pc, #788]	; (8005e24 <UART_SetConfig+0x384>)
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d004      	beq.n	8005b1e <UART_SetConfig+0x7e>
 8005b14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	4bc3      	ldr	r3, [pc, #780]	; (8005e28 <UART_SetConfig+0x388>)
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d103      	bne.n	8005b26 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b1e:	f7fe f881 	bl	8003c24 <HAL_RCC_GetPCLK2Freq>
 8005b22:	6778      	str	r0, [r7, #116]	; 0x74
 8005b24:	e002      	b.n	8005b2c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b26:	f7fe f869 	bl	8003bfc <HAL_RCC_GetPCLK1Freq>
 8005b2a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b2e:	69db      	ldr	r3, [r3, #28]
 8005b30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b34:	f040 80b6 	bne.w	8005ca4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b38:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b3a:	461c      	mov	r4, r3
 8005b3c:	f04f 0500 	mov.w	r5, #0
 8005b40:	4622      	mov	r2, r4
 8005b42:	462b      	mov	r3, r5
 8005b44:	1891      	adds	r1, r2, r2
 8005b46:	6439      	str	r1, [r7, #64]	; 0x40
 8005b48:	415b      	adcs	r3, r3
 8005b4a:	647b      	str	r3, [r7, #68]	; 0x44
 8005b4c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005b50:	1912      	adds	r2, r2, r4
 8005b52:	eb45 0303 	adc.w	r3, r5, r3
 8005b56:	f04f 0000 	mov.w	r0, #0
 8005b5a:	f04f 0100 	mov.w	r1, #0
 8005b5e:	00d9      	lsls	r1, r3, #3
 8005b60:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005b64:	00d0      	lsls	r0, r2, #3
 8005b66:	4602      	mov	r2, r0
 8005b68:	460b      	mov	r3, r1
 8005b6a:	1911      	adds	r1, r2, r4
 8005b6c:	6639      	str	r1, [r7, #96]	; 0x60
 8005b6e:	416b      	adcs	r3, r5
 8005b70:	667b      	str	r3, [r7, #100]	; 0x64
 8005b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	461a      	mov	r2, r3
 8005b78:	f04f 0300 	mov.w	r3, #0
 8005b7c:	1891      	adds	r1, r2, r2
 8005b7e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005b80:	415b      	adcs	r3, r3
 8005b82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005b88:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005b8c:	f7fb f87c 	bl	8000c88 <__aeabi_uldivmod>
 8005b90:	4602      	mov	r2, r0
 8005b92:	460b      	mov	r3, r1
 8005b94:	4ba5      	ldr	r3, [pc, #660]	; (8005e2c <UART_SetConfig+0x38c>)
 8005b96:	fba3 2302 	umull	r2, r3, r3, r2
 8005b9a:	095b      	lsrs	r3, r3, #5
 8005b9c:	011e      	lsls	r6, r3, #4
 8005b9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ba0:	461c      	mov	r4, r3
 8005ba2:	f04f 0500 	mov.w	r5, #0
 8005ba6:	4622      	mov	r2, r4
 8005ba8:	462b      	mov	r3, r5
 8005baa:	1891      	adds	r1, r2, r2
 8005bac:	6339      	str	r1, [r7, #48]	; 0x30
 8005bae:	415b      	adcs	r3, r3
 8005bb0:	637b      	str	r3, [r7, #52]	; 0x34
 8005bb2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005bb6:	1912      	adds	r2, r2, r4
 8005bb8:	eb45 0303 	adc.w	r3, r5, r3
 8005bbc:	f04f 0000 	mov.w	r0, #0
 8005bc0:	f04f 0100 	mov.w	r1, #0
 8005bc4:	00d9      	lsls	r1, r3, #3
 8005bc6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005bca:	00d0      	lsls	r0, r2, #3
 8005bcc:	4602      	mov	r2, r0
 8005bce:	460b      	mov	r3, r1
 8005bd0:	1911      	adds	r1, r2, r4
 8005bd2:	65b9      	str	r1, [r7, #88]	; 0x58
 8005bd4:	416b      	adcs	r3, r5
 8005bd6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	461a      	mov	r2, r3
 8005bde:	f04f 0300 	mov.w	r3, #0
 8005be2:	1891      	adds	r1, r2, r2
 8005be4:	62b9      	str	r1, [r7, #40]	; 0x28
 8005be6:	415b      	adcs	r3, r3
 8005be8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005bee:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005bf2:	f7fb f849 	bl	8000c88 <__aeabi_uldivmod>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	4b8c      	ldr	r3, [pc, #560]	; (8005e2c <UART_SetConfig+0x38c>)
 8005bfc:	fba3 1302 	umull	r1, r3, r3, r2
 8005c00:	095b      	lsrs	r3, r3, #5
 8005c02:	2164      	movs	r1, #100	; 0x64
 8005c04:	fb01 f303 	mul.w	r3, r1, r3
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	00db      	lsls	r3, r3, #3
 8005c0c:	3332      	adds	r3, #50	; 0x32
 8005c0e:	4a87      	ldr	r2, [pc, #540]	; (8005e2c <UART_SetConfig+0x38c>)
 8005c10:	fba2 2303 	umull	r2, r3, r2, r3
 8005c14:	095b      	lsrs	r3, r3, #5
 8005c16:	005b      	lsls	r3, r3, #1
 8005c18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c1c:	441e      	add	r6, r3
 8005c1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c20:	4618      	mov	r0, r3
 8005c22:	f04f 0100 	mov.w	r1, #0
 8005c26:	4602      	mov	r2, r0
 8005c28:	460b      	mov	r3, r1
 8005c2a:	1894      	adds	r4, r2, r2
 8005c2c:	623c      	str	r4, [r7, #32]
 8005c2e:	415b      	adcs	r3, r3
 8005c30:	627b      	str	r3, [r7, #36]	; 0x24
 8005c32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c36:	1812      	adds	r2, r2, r0
 8005c38:	eb41 0303 	adc.w	r3, r1, r3
 8005c3c:	f04f 0400 	mov.w	r4, #0
 8005c40:	f04f 0500 	mov.w	r5, #0
 8005c44:	00dd      	lsls	r5, r3, #3
 8005c46:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005c4a:	00d4      	lsls	r4, r2, #3
 8005c4c:	4622      	mov	r2, r4
 8005c4e:	462b      	mov	r3, r5
 8005c50:	1814      	adds	r4, r2, r0
 8005c52:	653c      	str	r4, [r7, #80]	; 0x50
 8005c54:	414b      	adcs	r3, r1
 8005c56:	657b      	str	r3, [r7, #84]	; 0x54
 8005c58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	f04f 0300 	mov.w	r3, #0
 8005c62:	1891      	adds	r1, r2, r2
 8005c64:	61b9      	str	r1, [r7, #24]
 8005c66:	415b      	adcs	r3, r3
 8005c68:	61fb      	str	r3, [r7, #28]
 8005c6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c6e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005c72:	f7fb f809 	bl	8000c88 <__aeabi_uldivmod>
 8005c76:	4602      	mov	r2, r0
 8005c78:	460b      	mov	r3, r1
 8005c7a:	4b6c      	ldr	r3, [pc, #432]	; (8005e2c <UART_SetConfig+0x38c>)
 8005c7c:	fba3 1302 	umull	r1, r3, r3, r2
 8005c80:	095b      	lsrs	r3, r3, #5
 8005c82:	2164      	movs	r1, #100	; 0x64
 8005c84:	fb01 f303 	mul.w	r3, r1, r3
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	00db      	lsls	r3, r3, #3
 8005c8c:	3332      	adds	r3, #50	; 0x32
 8005c8e:	4a67      	ldr	r2, [pc, #412]	; (8005e2c <UART_SetConfig+0x38c>)
 8005c90:	fba2 2303 	umull	r2, r3, r2, r3
 8005c94:	095b      	lsrs	r3, r3, #5
 8005c96:	f003 0207 	and.w	r2, r3, #7
 8005c9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4432      	add	r2, r6
 8005ca0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ca2:	e0b9      	b.n	8005e18 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ca4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ca6:	461c      	mov	r4, r3
 8005ca8:	f04f 0500 	mov.w	r5, #0
 8005cac:	4622      	mov	r2, r4
 8005cae:	462b      	mov	r3, r5
 8005cb0:	1891      	adds	r1, r2, r2
 8005cb2:	6139      	str	r1, [r7, #16]
 8005cb4:	415b      	adcs	r3, r3
 8005cb6:	617b      	str	r3, [r7, #20]
 8005cb8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005cbc:	1912      	adds	r2, r2, r4
 8005cbe:	eb45 0303 	adc.w	r3, r5, r3
 8005cc2:	f04f 0000 	mov.w	r0, #0
 8005cc6:	f04f 0100 	mov.w	r1, #0
 8005cca:	00d9      	lsls	r1, r3, #3
 8005ccc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005cd0:	00d0      	lsls	r0, r2, #3
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	460b      	mov	r3, r1
 8005cd6:	eb12 0804 	adds.w	r8, r2, r4
 8005cda:	eb43 0905 	adc.w	r9, r3, r5
 8005cde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f04f 0100 	mov.w	r1, #0
 8005ce8:	f04f 0200 	mov.w	r2, #0
 8005cec:	f04f 0300 	mov.w	r3, #0
 8005cf0:	008b      	lsls	r3, r1, #2
 8005cf2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005cf6:	0082      	lsls	r2, r0, #2
 8005cf8:	4640      	mov	r0, r8
 8005cfa:	4649      	mov	r1, r9
 8005cfc:	f7fa ffc4 	bl	8000c88 <__aeabi_uldivmod>
 8005d00:	4602      	mov	r2, r0
 8005d02:	460b      	mov	r3, r1
 8005d04:	4b49      	ldr	r3, [pc, #292]	; (8005e2c <UART_SetConfig+0x38c>)
 8005d06:	fba3 2302 	umull	r2, r3, r3, r2
 8005d0a:	095b      	lsrs	r3, r3, #5
 8005d0c:	011e      	lsls	r6, r3, #4
 8005d0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d10:	4618      	mov	r0, r3
 8005d12:	f04f 0100 	mov.w	r1, #0
 8005d16:	4602      	mov	r2, r0
 8005d18:	460b      	mov	r3, r1
 8005d1a:	1894      	adds	r4, r2, r2
 8005d1c:	60bc      	str	r4, [r7, #8]
 8005d1e:	415b      	adcs	r3, r3
 8005d20:	60fb      	str	r3, [r7, #12]
 8005d22:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d26:	1812      	adds	r2, r2, r0
 8005d28:	eb41 0303 	adc.w	r3, r1, r3
 8005d2c:	f04f 0400 	mov.w	r4, #0
 8005d30:	f04f 0500 	mov.w	r5, #0
 8005d34:	00dd      	lsls	r5, r3, #3
 8005d36:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005d3a:	00d4      	lsls	r4, r2, #3
 8005d3c:	4622      	mov	r2, r4
 8005d3e:	462b      	mov	r3, r5
 8005d40:	1814      	adds	r4, r2, r0
 8005d42:	64bc      	str	r4, [r7, #72]	; 0x48
 8005d44:	414b      	adcs	r3, r1
 8005d46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f04f 0100 	mov.w	r1, #0
 8005d52:	f04f 0200 	mov.w	r2, #0
 8005d56:	f04f 0300 	mov.w	r3, #0
 8005d5a:	008b      	lsls	r3, r1, #2
 8005d5c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005d60:	0082      	lsls	r2, r0, #2
 8005d62:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005d66:	f7fa ff8f 	bl	8000c88 <__aeabi_uldivmod>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	4b2f      	ldr	r3, [pc, #188]	; (8005e2c <UART_SetConfig+0x38c>)
 8005d70:	fba3 1302 	umull	r1, r3, r3, r2
 8005d74:	095b      	lsrs	r3, r3, #5
 8005d76:	2164      	movs	r1, #100	; 0x64
 8005d78:	fb01 f303 	mul.w	r3, r1, r3
 8005d7c:	1ad3      	subs	r3, r2, r3
 8005d7e:	011b      	lsls	r3, r3, #4
 8005d80:	3332      	adds	r3, #50	; 0x32
 8005d82:	4a2a      	ldr	r2, [pc, #168]	; (8005e2c <UART_SetConfig+0x38c>)
 8005d84:	fba2 2303 	umull	r2, r3, r2, r3
 8005d88:	095b      	lsrs	r3, r3, #5
 8005d8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d8e:	441e      	add	r6, r3
 8005d90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d92:	4618      	mov	r0, r3
 8005d94:	f04f 0100 	mov.w	r1, #0
 8005d98:	4602      	mov	r2, r0
 8005d9a:	460b      	mov	r3, r1
 8005d9c:	1894      	adds	r4, r2, r2
 8005d9e:	603c      	str	r4, [r7, #0]
 8005da0:	415b      	adcs	r3, r3
 8005da2:	607b      	str	r3, [r7, #4]
 8005da4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005da8:	1812      	adds	r2, r2, r0
 8005daa:	eb41 0303 	adc.w	r3, r1, r3
 8005dae:	f04f 0400 	mov.w	r4, #0
 8005db2:	f04f 0500 	mov.w	r5, #0
 8005db6:	00dd      	lsls	r5, r3, #3
 8005db8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005dbc:	00d4      	lsls	r4, r2, #3
 8005dbe:	4622      	mov	r2, r4
 8005dc0:	462b      	mov	r3, r5
 8005dc2:	eb12 0a00 	adds.w	sl, r2, r0
 8005dc6:	eb43 0b01 	adc.w	fp, r3, r1
 8005dca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f04f 0100 	mov.w	r1, #0
 8005dd4:	f04f 0200 	mov.w	r2, #0
 8005dd8:	f04f 0300 	mov.w	r3, #0
 8005ddc:	008b      	lsls	r3, r1, #2
 8005dde:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005de2:	0082      	lsls	r2, r0, #2
 8005de4:	4650      	mov	r0, sl
 8005de6:	4659      	mov	r1, fp
 8005de8:	f7fa ff4e 	bl	8000c88 <__aeabi_uldivmod>
 8005dec:	4602      	mov	r2, r0
 8005dee:	460b      	mov	r3, r1
 8005df0:	4b0e      	ldr	r3, [pc, #56]	; (8005e2c <UART_SetConfig+0x38c>)
 8005df2:	fba3 1302 	umull	r1, r3, r3, r2
 8005df6:	095b      	lsrs	r3, r3, #5
 8005df8:	2164      	movs	r1, #100	; 0x64
 8005dfa:	fb01 f303 	mul.w	r3, r1, r3
 8005dfe:	1ad3      	subs	r3, r2, r3
 8005e00:	011b      	lsls	r3, r3, #4
 8005e02:	3332      	adds	r3, #50	; 0x32
 8005e04:	4a09      	ldr	r2, [pc, #36]	; (8005e2c <UART_SetConfig+0x38c>)
 8005e06:	fba2 2303 	umull	r2, r3, r2, r3
 8005e0a:	095b      	lsrs	r3, r3, #5
 8005e0c:	f003 020f 	and.w	r2, r3, #15
 8005e10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4432      	add	r2, r6
 8005e16:	609a      	str	r2, [r3, #8]
}
 8005e18:	bf00      	nop
 8005e1a:	377c      	adds	r7, #124	; 0x7c
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e22:	bf00      	nop
 8005e24:	40011000 	.word	0x40011000
 8005e28:	40011400 	.word	0x40011400
 8005e2c:	51eb851f 	.word	0x51eb851f

08005e30 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8005e30:	b480      	push	{r7}
 8005e32:	b085      	sub	sp, #20
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e48:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	4b20      	ldr	r3, [pc, #128]	; (8005ed0 <FSMC_NORSRAM_Init+0xa0>)
 8005e4e:	4013      	ands	r3, r2
 8005e50:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005e5a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8005e60:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8005e66:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8005e6c:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8005e72:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8005e78:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8005e7e:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8005e84:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8005e8a:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8005e90:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 8005e96:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8005e9c:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005e9e:	68fa      	ldr	r2, [r7, #12]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	2b08      	cmp	r3, #8
 8005eaa:	d103      	bne.n	8005eb4 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005eb2:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68f9      	ldr	r1, [r7, #12]
 8005ebc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3714      	adds	r7, #20
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	fff00080 	.word	0xfff00080

08005ed4 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b087      	sub	sp, #28
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	1c5a      	adds	r2, r3, #1
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005eee:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8005ef6:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005f02:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005f0a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8005f12:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005f1c:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	3b02      	subs	r3, #2
 8005f24:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005f26:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	697a      	ldr	r2, [r7, #20]
 8005f30:	4313      	orrs	r3, r2
 8005f32:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	1c5a      	adds	r2, r3, #1
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6979      	ldr	r1, [r7, #20]
 8005f3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	371c      	adds	r7, #28
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
	...

08005f50 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b087      	sub	sp, #28
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
 8005f5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f68:	d122      	bne.n	8005fb0 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f72:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8005f74:	697a      	ldr	r2, [r7, #20]
 8005f76:	4b15      	ldr	r3, [pc, #84]	; (8005fcc <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8005f78:	4013      	ands	r3, r2
 8005f7a:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005f86:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	689b      	ldr	r3, [r3, #8]
 8005f8c:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8005f8e:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	68db      	ldr	r3, [r3, #12]
 8005f94:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 8005f96:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005f9c:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	6979      	ldr	r1, [r7, #20]
 8005faa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005fae:	e005      	b.n	8005fbc <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8005fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	371c      	adds	r7, #28
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	cff00000 	.word	0xcff00000

08005fd0 <queue_reset>:
static qsize cmd_pos = 0;  //

extern u8 IPD;

void queue_reset()
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	af00      	add	r7, sp, #0
	que._head = que._tail = 0;
 8005fd4:	4b08      	ldr	r3, [pc, #32]	; (8005ff8 <queue_reset+0x28>)
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	805a      	strh	r2, [r3, #2]
 8005fda:	4b07      	ldr	r3, [pc, #28]	; (8005ff8 <queue_reset+0x28>)
 8005fdc:	885a      	ldrh	r2, [r3, #2]
 8005fde:	4b06      	ldr	r3, [pc, #24]	; (8005ff8 <queue_reset+0x28>)
 8005fe0:	801a      	strh	r2, [r3, #0]
	cmd_pos = cmd_state = 0;
 8005fe2:	4b06      	ldr	r3, [pc, #24]	; (8005ffc <queue_reset+0x2c>)
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	4b05      	ldr	r3, [pc, #20]	; (8006000 <queue_reset+0x30>)
 8005fea:	2200      	movs	r2, #0
 8005fec:	801a      	strh	r2, [r3, #0]
}
 8005fee:	bf00      	nop
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr
 8005ff8:	20000210 	.word	0x20000210
 8005ffc:	20000414 	.word	0x20000414
 8006000:	20000418 	.word	0x20000418

08006004 <TFT_Init>:
u8 *TxBuffer;

Tx_STACK Tx_stack = {0};  //

void TFT_Init(void)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart1, &RxBuffer, 1);//
 8006008:	2201      	movs	r2, #1
 800600a:	4904      	ldr	r1, [pc, #16]	; (800601c <TFT_Init+0x18>)
 800600c:	4804      	ldr	r0, [pc, #16]	; (8006020 <TFT_Init+0x1c>)
 800600e:	f7ff f8b8 	bl	8005182 <HAL_UART_Receive_IT>
    queue_reset();
 8006012:	f7ff ffdd 	bl	8005fd0 <queue_reset>
}
 8006016:	bf00      	nop
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	20000810 	.word	0x20000810
 8006020:	20000784 	.word	0x20000784

08006024 <__errno>:
 8006024:	4b01      	ldr	r3, [pc, #4]	; (800602c <__errno+0x8>)
 8006026:	6818      	ldr	r0, [r3, #0]
 8006028:	4770      	bx	lr
 800602a:	bf00      	nop
 800602c:	2000000c 	.word	0x2000000c

08006030 <__libc_init_array>:
 8006030:	b570      	push	{r4, r5, r6, lr}
 8006032:	4d0d      	ldr	r5, [pc, #52]	; (8006068 <__libc_init_array+0x38>)
 8006034:	4c0d      	ldr	r4, [pc, #52]	; (800606c <__libc_init_array+0x3c>)
 8006036:	1b64      	subs	r4, r4, r5
 8006038:	10a4      	asrs	r4, r4, #2
 800603a:	2600      	movs	r6, #0
 800603c:	42a6      	cmp	r6, r4
 800603e:	d109      	bne.n	8006054 <__libc_init_array+0x24>
 8006040:	4d0b      	ldr	r5, [pc, #44]	; (8006070 <__libc_init_array+0x40>)
 8006042:	4c0c      	ldr	r4, [pc, #48]	; (8006074 <__libc_init_array+0x44>)
 8006044:	f004 fc5e 	bl	800a904 <_init>
 8006048:	1b64      	subs	r4, r4, r5
 800604a:	10a4      	asrs	r4, r4, #2
 800604c:	2600      	movs	r6, #0
 800604e:	42a6      	cmp	r6, r4
 8006050:	d105      	bne.n	800605e <__libc_init_array+0x2e>
 8006052:	bd70      	pop	{r4, r5, r6, pc}
 8006054:	f855 3b04 	ldr.w	r3, [r5], #4
 8006058:	4798      	blx	r3
 800605a:	3601      	adds	r6, #1
 800605c:	e7ee      	b.n	800603c <__libc_init_array+0xc>
 800605e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006062:	4798      	blx	r3
 8006064:	3601      	adds	r6, #1
 8006066:	e7f2      	b.n	800604e <__libc_init_array+0x1e>
 8006068:	0800ae04 	.word	0x0800ae04
 800606c:	0800ae04 	.word	0x0800ae04
 8006070:	0800ae04 	.word	0x0800ae04
 8006074:	0800ae08 	.word	0x0800ae08

08006078 <memset>:
 8006078:	4402      	add	r2, r0
 800607a:	4603      	mov	r3, r0
 800607c:	4293      	cmp	r3, r2
 800607e:	d100      	bne.n	8006082 <memset+0xa>
 8006080:	4770      	bx	lr
 8006082:	f803 1b01 	strb.w	r1, [r3], #1
 8006086:	e7f9      	b.n	800607c <memset+0x4>

08006088 <__cvt>:
 8006088:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800608c:	ec55 4b10 	vmov	r4, r5, d0
 8006090:	2d00      	cmp	r5, #0
 8006092:	460e      	mov	r6, r1
 8006094:	4619      	mov	r1, r3
 8006096:	462b      	mov	r3, r5
 8006098:	bfbb      	ittet	lt
 800609a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800609e:	461d      	movlt	r5, r3
 80060a0:	2300      	movge	r3, #0
 80060a2:	232d      	movlt	r3, #45	; 0x2d
 80060a4:	700b      	strb	r3, [r1, #0]
 80060a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80060ac:	4691      	mov	r9, r2
 80060ae:	f023 0820 	bic.w	r8, r3, #32
 80060b2:	bfbc      	itt	lt
 80060b4:	4622      	movlt	r2, r4
 80060b6:	4614      	movlt	r4, r2
 80060b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80060bc:	d005      	beq.n	80060ca <__cvt+0x42>
 80060be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80060c2:	d100      	bne.n	80060c6 <__cvt+0x3e>
 80060c4:	3601      	adds	r6, #1
 80060c6:	2102      	movs	r1, #2
 80060c8:	e000      	b.n	80060cc <__cvt+0x44>
 80060ca:	2103      	movs	r1, #3
 80060cc:	ab03      	add	r3, sp, #12
 80060ce:	9301      	str	r3, [sp, #4]
 80060d0:	ab02      	add	r3, sp, #8
 80060d2:	9300      	str	r3, [sp, #0]
 80060d4:	ec45 4b10 	vmov	d0, r4, r5
 80060d8:	4653      	mov	r3, sl
 80060da:	4632      	mov	r2, r6
 80060dc:	f001 fdcc 	bl	8007c78 <_dtoa_r>
 80060e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80060e4:	4607      	mov	r7, r0
 80060e6:	d102      	bne.n	80060ee <__cvt+0x66>
 80060e8:	f019 0f01 	tst.w	r9, #1
 80060ec:	d022      	beq.n	8006134 <__cvt+0xac>
 80060ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80060f2:	eb07 0906 	add.w	r9, r7, r6
 80060f6:	d110      	bne.n	800611a <__cvt+0x92>
 80060f8:	783b      	ldrb	r3, [r7, #0]
 80060fa:	2b30      	cmp	r3, #48	; 0x30
 80060fc:	d10a      	bne.n	8006114 <__cvt+0x8c>
 80060fe:	2200      	movs	r2, #0
 8006100:	2300      	movs	r3, #0
 8006102:	4620      	mov	r0, r4
 8006104:	4629      	mov	r1, r5
 8006106:	f7fa fcdf 	bl	8000ac8 <__aeabi_dcmpeq>
 800610a:	b918      	cbnz	r0, 8006114 <__cvt+0x8c>
 800610c:	f1c6 0601 	rsb	r6, r6, #1
 8006110:	f8ca 6000 	str.w	r6, [sl]
 8006114:	f8da 3000 	ldr.w	r3, [sl]
 8006118:	4499      	add	r9, r3
 800611a:	2200      	movs	r2, #0
 800611c:	2300      	movs	r3, #0
 800611e:	4620      	mov	r0, r4
 8006120:	4629      	mov	r1, r5
 8006122:	f7fa fcd1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006126:	b108      	cbz	r0, 800612c <__cvt+0xa4>
 8006128:	f8cd 900c 	str.w	r9, [sp, #12]
 800612c:	2230      	movs	r2, #48	; 0x30
 800612e:	9b03      	ldr	r3, [sp, #12]
 8006130:	454b      	cmp	r3, r9
 8006132:	d307      	bcc.n	8006144 <__cvt+0xbc>
 8006134:	9b03      	ldr	r3, [sp, #12]
 8006136:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006138:	1bdb      	subs	r3, r3, r7
 800613a:	4638      	mov	r0, r7
 800613c:	6013      	str	r3, [r2, #0]
 800613e:	b004      	add	sp, #16
 8006140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006144:	1c59      	adds	r1, r3, #1
 8006146:	9103      	str	r1, [sp, #12]
 8006148:	701a      	strb	r2, [r3, #0]
 800614a:	e7f0      	b.n	800612e <__cvt+0xa6>

0800614c <__exponent>:
 800614c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800614e:	4603      	mov	r3, r0
 8006150:	2900      	cmp	r1, #0
 8006152:	bfb8      	it	lt
 8006154:	4249      	neglt	r1, r1
 8006156:	f803 2b02 	strb.w	r2, [r3], #2
 800615a:	bfb4      	ite	lt
 800615c:	222d      	movlt	r2, #45	; 0x2d
 800615e:	222b      	movge	r2, #43	; 0x2b
 8006160:	2909      	cmp	r1, #9
 8006162:	7042      	strb	r2, [r0, #1]
 8006164:	dd2a      	ble.n	80061bc <__exponent+0x70>
 8006166:	f10d 0407 	add.w	r4, sp, #7
 800616a:	46a4      	mov	ip, r4
 800616c:	270a      	movs	r7, #10
 800616e:	46a6      	mov	lr, r4
 8006170:	460a      	mov	r2, r1
 8006172:	fb91 f6f7 	sdiv	r6, r1, r7
 8006176:	fb07 1516 	mls	r5, r7, r6, r1
 800617a:	3530      	adds	r5, #48	; 0x30
 800617c:	2a63      	cmp	r2, #99	; 0x63
 800617e:	f104 34ff 	add.w	r4, r4, #4294967295
 8006182:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006186:	4631      	mov	r1, r6
 8006188:	dcf1      	bgt.n	800616e <__exponent+0x22>
 800618a:	3130      	adds	r1, #48	; 0x30
 800618c:	f1ae 0502 	sub.w	r5, lr, #2
 8006190:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006194:	1c44      	adds	r4, r0, #1
 8006196:	4629      	mov	r1, r5
 8006198:	4561      	cmp	r1, ip
 800619a:	d30a      	bcc.n	80061b2 <__exponent+0x66>
 800619c:	f10d 0209 	add.w	r2, sp, #9
 80061a0:	eba2 020e 	sub.w	r2, r2, lr
 80061a4:	4565      	cmp	r5, ip
 80061a6:	bf88      	it	hi
 80061a8:	2200      	movhi	r2, #0
 80061aa:	4413      	add	r3, r2
 80061ac:	1a18      	subs	r0, r3, r0
 80061ae:	b003      	add	sp, #12
 80061b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061b6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80061ba:	e7ed      	b.n	8006198 <__exponent+0x4c>
 80061bc:	2330      	movs	r3, #48	; 0x30
 80061be:	3130      	adds	r1, #48	; 0x30
 80061c0:	7083      	strb	r3, [r0, #2]
 80061c2:	70c1      	strb	r1, [r0, #3]
 80061c4:	1d03      	adds	r3, r0, #4
 80061c6:	e7f1      	b.n	80061ac <__exponent+0x60>

080061c8 <_printf_float>:
 80061c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061cc:	ed2d 8b02 	vpush	{d8}
 80061d0:	b08d      	sub	sp, #52	; 0x34
 80061d2:	460c      	mov	r4, r1
 80061d4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80061d8:	4616      	mov	r6, r2
 80061da:	461f      	mov	r7, r3
 80061dc:	4605      	mov	r5, r0
 80061de:	f002 ff9b 	bl	8009118 <_localeconv_r>
 80061e2:	f8d0 a000 	ldr.w	sl, [r0]
 80061e6:	4650      	mov	r0, sl
 80061e8:	f7f9 fff2 	bl	80001d0 <strlen>
 80061ec:	2300      	movs	r3, #0
 80061ee:	930a      	str	r3, [sp, #40]	; 0x28
 80061f0:	6823      	ldr	r3, [r4, #0]
 80061f2:	9305      	str	r3, [sp, #20]
 80061f4:	f8d8 3000 	ldr.w	r3, [r8]
 80061f8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80061fc:	3307      	adds	r3, #7
 80061fe:	f023 0307 	bic.w	r3, r3, #7
 8006202:	f103 0208 	add.w	r2, r3, #8
 8006206:	f8c8 2000 	str.w	r2, [r8]
 800620a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800620e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006212:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006216:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800621a:	9307      	str	r3, [sp, #28]
 800621c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006220:	ee08 0a10 	vmov	s16, r0
 8006224:	4b9f      	ldr	r3, [pc, #636]	; (80064a4 <_printf_float+0x2dc>)
 8006226:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800622a:	f04f 32ff 	mov.w	r2, #4294967295
 800622e:	f7fa fc7d 	bl	8000b2c <__aeabi_dcmpun>
 8006232:	bb88      	cbnz	r0, 8006298 <_printf_float+0xd0>
 8006234:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006238:	4b9a      	ldr	r3, [pc, #616]	; (80064a4 <_printf_float+0x2dc>)
 800623a:	f04f 32ff 	mov.w	r2, #4294967295
 800623e:	f7fa fc57 	bl	8000af0 <__aeabi_dcmple>
 8006242:	bb48      	cbnz	r0, 8006298 <_printf_float+0xd0>
 8006244:	2200      	movs	r2, #0
 8006246:	2300      	movs	r3, #0
 8006248:	4640      	mov	r0, r8
 800624a:	4649      	mov	r1, r9
 800624c:	f7fa fc46 	bl	8000adc <__aeabi_dcmplt>
 8006250:	b110      	cbz	r0, 8006258 <_printf_float+0x90>
 8006252:	232d      	movs	r3, #45	; 0x2d
 8006254:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006258:	4b93      	ldr	r3, [pc, #588]	; (80064a8 <_printf_float+0x2e0>)
 800625a:	4894      	ldr	r0, [pc, #592]	; (80064ac <_printf_float+0x2e4>)
 800625c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006260:	bf94      	ite	ls
 8006262:	4698      	movls	r8, r3
 8006264:	4680      	movhi	r8, r0
 8006266:	2303      	movs	r3, #3
 8006268:	6123      	str	r3, [r4, #16]
 800626a:	9b05      	ldr	r3, [sp, #20]
 800626c:	f023 0204 	bic.w	r2, r3, #4
 8006270:	6022      	str	r2, [r4, #0]
 8006272:	f04f 0900 	mov.w	r9, #0
 8006276:	9700      	str	r7, [sp, #0]
 8006278:	4633      	mov	r3, r6
 800627a:	aa0b      	add	r2, sp, #44	; 0x2c
 800627c:	4621      	mov	r1, r4
 800627e:	4628      	mov	r0, r5
 8006280:	f000 f9d8 	bl	8006634 <_printf_common>
 8006284:	3001      	adds	r0, #1
 8006286:	f040 8090 	bne.w	80063aa <_printf_float+0x1e2>
 800628a:	f04f 30ff 	mov.w	r0, #4294967295
 800628e:	b00d      	add	sp, #52	; 0x34
 8006290:	ecbd 8b02 	vpop	{d8}
 8006294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006298:	4642      	mov	r2, r8
 800629a:	464b      	mov	r3, r9
 800629c:	4640      	mov	r0, r8
 800629e:	4649      	mov	r1, r9
 80062a0:	f7fa fc44 	bl	8000b2c <__aeabi_dcmpun>
 80062a4:	b140      	cbz	r0, 80062b8 <_printf_float+0xf0>
 80062a6:	464b      	mov	r3, r9
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	bfbc      	itt	lt
 80062ac:	232d      	movlt	r3, #45	; 0x2d
 80062ae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80062b2:	487f      	ldr	r0, [pc, #508]	; (80064b0 <_printf_float+0x2e8>)
 80062b4:	4b7f      	ldr	r3, [pc, #508]	; (80064b4 <_printf_float+0x2ec>)
 80062b6:	e7d1      	b.n	800625c <_printf_float+0x94>
 80062b8:	6863      	ldr	r3, [r4, #4]
 80062ba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80062be:	9206      	str	r2, [sp, #24]
 80062c0:	1c5a      	adds	r2, r3, #1
 80062c2:	d13f      	bne.n	8006344 <_printf_float+0x17c>
 80062c4:	2306      	movs	r3, #6
 80062c6:	6063      	str	r3, [r4, #4]
 80062c8:	9b05      	ldr	r3, [sp, #20]
 80062ca:	6861      	ldr	r1, [r4, #4]
 80062cc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80062d0:	2300      	movs	r3, #0
 80062d2:	9303      	str	r3, [sp, #12]
 80062d4:	ab0a      	add	r3, sp, #40	; 0x28
 80062d6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80062da:	ab09      	add	r3, sp, #36	; 0x24
 80062dc:	ec49 8b10 	vmov	d0, r8, r9
 80062e0:	9300      	str	r3, [sp, #0]
 80062e2:	6022      	str	r2, [r4, #0]
 80062e4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80062e8:	4628      	mov	r0, r5
 80062ea:	f7ff fecd 	bl	8006088 <__cvt>
 80062ee:	9b06      	ldr	r3, [sp, #24]
 80062f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062f2:	2b47      	cmp	r3, #71	; 0x47
 80062f4:	4680      	mov	r8, r0
 80062f6:	d108      	bne.n	800630a <_printf_float+0x142>
 80062f8:	1cc8      	adds	r0, r1, #3
 80062fa:	db02      	blt.n	8006302 <_printf_float+0x13a>
 80062fc:	6863      	ldr	r3, [r4, #4]
 80062fe:	4299      	cmp	r1, r3
 8006300:	dd41      	ble.n	8006386 <_printf_float+0x1be>
 8006302:	f1ab 0b02 	sub.w	fp, fp, #2
 8006306:	fa5f fb8b 	uxtb.w	fp, fp
 800630a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800630e:	d820      	bhi.n	8006352 <_printf_float+0x18a>
 8006310:	3901      	subs	r1, #1
 8006312:	465a      	mov	r2, fp
 8006314:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006318:	9109      	str	r1, [sp, #36]	; 0x24
 800631a:	f7ff ff17 	bl	800614c <__exponent>
 800631e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006320:	1813      	adds	r3, r2, r0
 8006322:	2a01      	cmp	r2, #1
 8006324:	4681      	mov	r9, r0
 8006326:	6123      	str	r3, [r4, #16]
 8006328:	dc02      	bgt.n	8006330 <_printf_float+0x168>
 800632a:	6822      	ldr	r2, [r4, #0]
 800632c:	07d2      	lsls	r2, r2, #31
 800632e:	d501      	bpl.n	8006334 <_printf_float+0x16c>
 8006330:	3301      	adds	r3, #1
 8006332:	6123      	str	r3, [r4, #16]
 8006334:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006338:	2b00      	cmp	r3, #0
 800633a:	d09c      	beq.n	8006276 <_printf_float+0xae>
 800633c:	232d      	movs	r3, #45	; 0x2d
 800633e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006342:	e798      	b.n	8006276 <_printf_float+0xae>
 8006344:	9a06      	ldr	r2, [sp, #24]
 8006346:	2a47      	cmp	r2, #71	; 0x47
 8006348:	d1be      	bne.n	80062c8 <_printf_float+0x100>
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1bc      	bne.n	80062c8 <_printf_float+0x100>
 800634e:	2301      	movs	r3, #1
 8006350:	e7b9      	b.n	80062c6 <_printf_float+0xfe>
 8006352:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006356:	d118      	bne.n	800638a <_printf_float+0x1c2>
 8006358:	2900      	cmp	r1, #0
 800635a:	6863      	ldr	r3, [r4, #4]
 800635c:	dd0b      	ble.n	8006376 <_printf_float+0x1ae>
 800635e:	6121      	str	r1, [r4, #16]
 8006360:	b913      	cbnz	r3, 8006368 <_printf_float+0x1a0>
 8006362:	6822      	ldr	r2, [r4, #0]
 8006364:	07d0      	lsls	r0, r2, #31
 8006366:	d502      	bpl.n	800636e <_printf_float+0x1a6>
 8006368:	3301      	adds	r3, #1
 800636a:	440b      	add	r3, r1
 800636c:	6123      	str	r3, [r4, #16]
 800636e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006370:	f04f 0900 	mov.w	r9, #0
 8006374:	e7de      	b.n	8006334 <_printf_float+0x16c>
 8006376:	b913      	cbnz	r3, 800637e <_printf_float+0x1b6>
 8006378:	6822      	ldr	r2, [r4, #0]
 800637a:	07d2      	lsls	r2, r2, #31
 800637c:	d501      	bpl.n	8006382 <_printf_float+0x1ba>
 800637e:	3302      	adds	r3, #2
 8006380:	e7f4      	b.n	800636c <_printf_float+0x1a4>
 8006382:	2301      	movs	r3, #1
 8006384:	e7f2      	b.n	800636c <_printf_float+0x1a4>
 8006386:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800638a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800638c:	4299      	cmp	r1, r3
 800638e:	db05      	blt.n	800639c <_printf_float+0x1d4>
 8006390:	6823      	ldr	r3, [r4, #0]
 8006392:	6121      	str	r1, [r4, #16]
 8006394:	07d8      	lsls	r0, r3, #31
 8006396:	d5ea      	bpl.n	800636e <_printf_float+0x1a6>
 8006398:	1c4b      	adds	r3, r1, #1
 800639a:	e7e7      	b.n	800636c <_printf_float+0x1a4>
 800639c:	2900      	cmp	r1, #0
 800639e:	bfd4      	ite	le
 80063a0:	f1c1 0202 	rsble	r2, r1, #2
 80063a4:	2201      	movgt	r2, #1
 80063a6:	4413      	add	r3, r2
 80063a8:	e7e0      	b.n	800636c <_printf_float+0x1a4>
 80063aa:	6823      	ldr	r3, [r4, #0]
 80063ac:	055a      	lsls	r2, r3, #21
 80063ae:	d407      	bmi.n	80063c0 <_printf_float+0x1f8>
 80063b0:	6923      	ldr	r3, [r4, #16]
 80063b2:	4642      	mov	r2, r8
 80063b4:	4631      	mov	r1, r6
 80063b6:	4628      	mov	r0, r5
 80063b8:	47b8      	blx	r7
 80063ba:	3001      	adds	r0, #1
 80063bc:	d12c      	bne.n	8006418 <_printf_float+0x250>
 80063be:	e764      	b.n	800628a <_printf_float+0xc2>
 80063c0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80063c4:	f240 80e0 	bls.w	8006588 <_printf_float+0x3c0>
 80063c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80063cc:	2200      	movs	r2, #0
 80063ce:	2300      	movs	r3, #0
 80063d0:	f7fa fb7a 	bl	8000ac8 <__aeabi_dcmpeq>
 80063d4:	2800      	cmp	r0, #0
 80063d6:	d034      	beq.n	8006442 <_printf_float+0x27a>
 80063d8:	4a37      	ldr	r2, [pc, #220]	; (80064b8 <_printf_float+0x2f0>)
 80063da:	2301      	movs	r3, #1
 80063dc:	4631      	mov	r1, r6
 80063de:	4628      	mov	r0, r5
 80063e0:	47b8      	blx	r7
 80063e2:	3001      	adds	r0, #1
 80063e4:	f43f af51 	beq.w	800628a <_printf_float+0xc2>
 80063e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063ec:	429a      	cmp	r2, r3
 80063ee:	db02      	blt.n	80063f6 <_printf_float+0x22e>
 80063f0:	6823      	ldr	r3, [r4, #0]
 80063f2:	07d8      	lsls	r0, r3, #31
 80063f4:	d510      	bpl.n	8006418 <_printf_float+0x250>
 80063f6:	ee18 3a10 	vmov	r3, s16
 80063fa:	4652      	mov	r2, sl
 80063fc:	4631      	mov	r1, r6
 80063fe:	4628      	mov	r0, r5
 8006400:	47b8      	blx	r7
 8006402:	3001      	adds	r0, #1
 8006404:	f43f af41 	beq.w	800628a <_printf_float+0xc2>
 8006408:	f04f 0800 	mov.w	r8, #0
 800640c:	f104 091a 	add.w	r9, r4, #26
 8006410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006412:	3b01      	subs	r3, #1
 8006414:	4543      	cmp	r3, r8
 8006416:	dc09      	bgt.n	800642c <_printf_float+0x264>
 8006418:	6823      	ldr	r3, [r4, #0]
 800641a:	079b      	lsls	r3, r3, #30
 800641c:	f100 8105 	bmi.w	800662a <_printf_float+0x462>
 8006420:	68e0      	ldr	r0, [r4, #12]
 8006422:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006424:	4298      	cmp	r0, r3
 8006426:	bfb8      	it	lt
 8006428:	4618      	movlt	r0, r3
 800642a:	e730      	b.n	800628e <_printf_float+0xc6>
 800642c:	2301      	movs	r3, #1
 800642e:	464a      	mov	r2, r9
 8006430:	4631      	mov	r1, r6
 8006432:	4628      	mov	r0, r5
 8006434:	47b8      	blx	r7
 8006436:	3001      	adds	r0, #1
 8006438:	f43f af27 	beq.w	800628a <_printf_float+0xc2>
 800643c:	f108 0801 	add.w	r8, r8, #1
 8006440:	e7e6      	b.n	8006410 <_printf_float+0x248>
 8006442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006444:	2b00      	cmp	r3, #0
 8006446:	dc39      	bgt.n	80064bc <_printf_float+0x2f4>
 8006448:	4a1b      	ldr	r2, [pc, #108]	; (80064b8 <_printf_float+0x2f0>)
 800644a:	2301      	movs	r3, #1
 800644c:	4631      	mov	r1, r6
 800644e:	4628      	mov	r0, r5
 8006450:	47b8      	blx	r7
 8006452:	3001      	adds	r0, #1
 8006454:	f43f af19 	beq.w	800628a <_printf_float+0xc2>
 8006458:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800645c:	4313      	orrs	r3, r2
 800645e:	d102      	bne.n	8006466 <_printf_float+0x29e>
 8006460:	6823      	ldr	r3, [r4, #0]
 8006462:	07d9      	lsls	r1, r3, #31
 8006464:	d5d8      	bpl.n	8006418 <_printf_float+0x250>
 8006466:	ee18 3a10 	vmov	r3, s16
 800646a:	4652      	mov	r2, sl
 800646c:	4631      	mov	r1, r6
 800646e:	4628      	mov	r0, r5
 8006470:	47b8      	blx	r7
 8006472:	3001      	adds	r0, #1
 8006474:	f43f af09 	beq.w	800628a <_printf_float+0xc2>
 8006478:	f04f 0900 	mov.w	r9, #0
 800647c:	f104 0a1a 	add.w	sl, r4, #26
 8006480:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006482:	425b      	negs	r3, r3
 8006484:	454b      	cmp	r3, r9
 8006486:	dc01      	bgt.n	800648c <_printf_float+0x2c4>
 8006488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800648a:	e792      	b.n	80063b2 <_printf_float+0x1ea>
 800648c:	2301      	movs	r3, #1
 800648e:	4652      	mov	r2, sl
 8006490:	4631      	mov	r1, r6
 8006492:	4628      	mov	r0, r5
 8006494:	47b8      	blx	r7
 8006496:	3001      	adds	r0, #1
 8006498:	f43f aef7 	beq.w	800628a <_printf_float+0xc2>
 800649c:	f109 0901 	add.w	r9, r9, #1
 80064a0:	e7ee      	b.n	8006480 <_printf_float+0x2b8>
 80064a2:	bf00      	nop
 80064a4:	7fefffff 	.word	0x7fefffff
 80064a8:	0800a94c 	.word	0x0800a94c
 80064ac:	0800a950 	.word	0x0800a950
 80064b0:	0800a958 	.word	0x0800a958
 80064b4:	0800a954 	.word	0x0800a954
 80064b8:	0800a95c 	.word	0x0800a95c
 80064bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80064c0:	429a      	cmp	r2, r3
 80064c2:	bfa8      	it	ge
 80064c4:	461a      	movge	r2, r3
 80064c6:	2a00      	cmp	r2, #0
 80064c8:	4691      	mov	r9, r2
 80064ca:	dc37      	bgt.n	800653c <_printf_float+0x374>
 80064cc:	f04f 0b00 	mov.w	fp, #0
 80064d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064d4:	f104 021a 	add.w	r2, r4, #26
 80064d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80064da:	9305      	str	r3, [sp, #20]
 80064dc:	eba3 0309 	sub.w	r3, r3, r9
 80064e0:	455b      	cmp	r3, fp
 80064e2:	dc33      	bgt.n	800654c <_printf_float+0x384>
 80064e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064e8:	429a      	cmp	r2, r3
 80064ea:	db3b      	blt.n	8006564 <_printf_float+0x39c>
 80064ec:	6823      	ldr	r3, [r4, #0]
 80064ee:	07da      	lsls	r2, r3, #31
 80064f0:	d438      	bmi.n	8006564 <_printf_float+0x39c>
 80064f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064f4:	9b05      	ldr	r3, [sp, #20]
 80064f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	eba2 0901 	sub.w	r9, r2, r1
 80064fe:	4599      	cmp	r9, r3
 8006500:	bfa8      	it	ge
 8006502:	4699      	movge	r9, r3
 8006504:	f1b9 0f00 	cmp.w	r9, #0
 8006508:	dc35      	bgt.n	8006576 <_printf_float+0x3ae>
 800650a:	f04f 0800 	mov.w	r8, #0
 800650e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006512:	f104 0a1a 	add.w	sl, r4, #26
 8006516:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800651a:	1a9b      	subs	r3, r3, r2
 800651c:	eba3 0309 	sub.w	r3, r3, r9
 8006520:	4543      	cmp	r3, r8
 8006522:	f77f af79 	ble.w	8006418 <_printf_float+0x250>
 8006526:	2301      	movs	r3, #1
 8006528:	4652      	mov	r2, sl
 800652a:	4631      	mov	r1, r6
 800652c:	4628      	mov	r0, r5
 800652e:	47b8      	blx	r7
 8006530:	3001      	adds	r0, #1
 8006532:	f43f aeaa 	beq.w	800628a <_printf_float+0xc2>
 8006536:	f108 0801 	add.w	r8, r8, #1
 800653a:	e7ec      	b.n	8006516 <_printf_float+0x34e>
 800653c:	4613      	mov	r3, r2
 800653e:	4631      	mov	r1, r6
 8006540:	4642      	mov	r2, r8
 8006542:	4628      	mov	r0, r5
 8006544:	47b8      	blx	r7
 8006546:	3001      	adds	r0, #1
 8006548:	d1c0      	bne.n	80064cc <_printf_float+0x304>
 800654a:	e69e      	b.n	800628a <_printf_float+0xc2>
 800654c:	2301      	movs	r3, #1
 800654e:	4631      	mov	r1, r6
 8006550:	4628      	mov	r0, r5
 8006552:	9205      	str	r2, [sp, #20]
 8006554:	47b8      	blx	r7
 8006556:	3001      	adds	r0, #1
 8006558:	f43f ae97 	beq.w	800628a <_printf_float+0xc2>
 800655c:	9a05      	ldr	r2, [sp, #20]
 800655e:	f10b 0b01 	add.w	fp, fp, #1
 8006562:	e7b9      	b.n	80064d8 <_printf_float+0x310>
 8006564:	ee18 3a10 	vmov	r3, s16
 8006568:	4652      	mov	r2, sl
 800656a:	4631      	mov	r1, r6
 800656c:	4628      	mov	r0, r5
 800656e:	47b8      	blx	r7
 8006570:	3001      	adds	r0, #1
 8006572:	d1be      	bne.n	80064f2 <_printf_float+0x32a>
 8006574:	e689      	b.n	800628a <_printf_float+0xc2>
 8006576:	9a05      	ldr	r2, [sp, #20]
 8006578:	464b      	mov	r3, r9
 800657a:	4442      	add	r2, r8
 800657c:	4631      	mov	r1, r6
 800657e:	4628      	mov	r0, r5
 8006580:	47b8      	blx	r7
 8006582:	3001      	adds	r0, #1
 8006584:	d1c1      	bne.n	800650a <_printf_float+0x342>
 8006586:	e680      	b.n	800628a <_printf_float+0xc2>
 8006588:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800658a:	2a01      	cmp	r2, #1
 800658c:	dc01      	bgt.n	8006592 <_printf_float+0x3ca>
 800658e:	07db      	lsls	r3, r3, #31
 8006590:	d538      	bpl.n	8006604 <_printf_float+0x43c>
 8006592:	2301      	movs	r3, #1
 8006594:	4642      	mov	r2, r8
 8006596:	4631      	mov	r1, r6
 8006598:	4628      	mov	r0, r5
 800659a:	47b8      	blx	r7
 800659c:	3001      	adds	r0, #1
 800659e:	f43f ae74 	beq.w	800628a <_printf_float+0xc2>
 80065a2:	ee18 3a10 	vmov	r3, s16
 80065a6:	4652      	mov	r2, sl
 80065a8:	4631      	mov	r1, r6
 80065aa:	4628      	mov	r0, r5
 80065ac:	47b8      	blx	r7
 80065ae:	3001      	adds	r0, #1
 80065b0:	f43f ae6b 	beq.w	800628a <_printf_float+0xc2>
 80065b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065b8:	2200      	movs	r2, #0
 80065ba:	2300      	movs	r3, #0
 80065bc:	f7fa fa84 	bl	8000ac8 <__aeabi_dcmpeq>
 80065c0:	b9d8      	cbnz	r0, 80065fa <_printf_float+0x432>
 80065c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065c4:	f108 0201 	add.w	r2, r8, #1
 80065c8:	3b01      	subs	r3, #1
 80065ca:	4631      	mov	r1, r6
 80065cc:	4628      	mov	r0, r5
 80065ce:	47b8      	blx	r7
 80065d0:	3001      	adds	r0, #1
 80065d2:	d10e      	bne.n	80065f2 <_printf_float+0x42a>
 80065d4:	e659      	b.n	800628a <_printf_float+0xc2>
 80065d6:	2301      	movs	r3, #1
 80065d8:	4652      	mov	r2, sl
 80065da:	4631      	mov	r1, r6
 80065dc:	4628      	mov	r0, r5
 80065de:	47b8      	blx	r7
 80065e0:	3001      	adds	r0, #1
 80065e2:	f43f ae52 	beq.w	800628a <_printf_float+0xc2>
 80065e6:	f108 0801 	add.w	r8, r8, #1
 80065ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065ec:	3b01      	subs	r3, #1
 80065ee:	4543      	cmp	r3, r8
 80065f0:	dcf1      	bgt.n	80065d6 <_printf_float+0x40e>
 80065f2:	464b      	mov	r3, r9
 80065f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80065f8:	e6dc      	b.n	80063b4 <_printf_float+0x1ec>
 80065fa:	f04f 0800 	mov.w	r8, #0
 80065fe:	f104 0a1a 	add.w	sl, r4, #26
 8006602:	e7f2      	b.n	80065ea <_printf_float+0x422>
 8006604:	2301      	movs	r3, #1
 8006606:	4642      	mov	r2, r8
 8006608:	e7df      	b.n	80065ca <_printf_float+0x402>
 800660a:	2301      	movs	r3, #1
 800660c:	464a      	mov	r2, r9
 800660e:	4631      	mov	r1, r6
 8006610:	4628      	mov	r0, r5
 8006612:	47b8      	blx	r7
 8006614:	3001      	adds	r0, #1
 8006616:	f43f ae38 	beq.w	800628a <_printf_float+0xc2>
 800661a:	f108 0801 	add.w	r8, r8, #1
 800661e:	68e3      	ldr	r3, [r4, #12]
 8006620:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006622:	1a5b      	subs	r3, r3, r1
 8006624:	4543      	cmp	r3, r8
 8006626:	dcf0      	bgt.n	800660a <_printf_float+0x442>
 8006628:	e6fa      	b.n	8006420 <_printf_float+0x258>
 800662a:	f04f 0800 	mov.w	r8, #0
 800662e:	f104 0919 	add.w	r9, r4, #25
 8006632:	e7f4      	b.n	800661e <_printf_float+0x456>

08006634 <_printf_common>:
 8006634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006638:	4616      	mov	r6, r2
 800663a:	4699      	mov	r9, r3
 800663c:	688a      	ldr	r2, [r1, #8]
 800663e:	690b      	ldr	r3, [r1, #16]
 8006640:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006644:	4293      	cmp	r3, r2
 8006646:	bfb8      	it	lt
 8006648:	4613      	movlt	r3, r2
 800664a:	6033      	str	r3, [r6, #0]
 800664c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006650:	4607      	mov	r7, r0
 8006652:	460c      	mov	r4, r1
 8006654:	b10a      	cbz	r2, 800665a <_printf_common+0x26>
 8006656:	3301      	adds	r3, #1
 8006658:	6033      	str	r3, [r6, #0]
 800665a:	6823      	ldr	r3, [r4, #0]
 800665c:	0699      	lsls	r1, r3, #26
 800665e:	bf42      	ittt	mi
 8006660:	6833      	ldrmi	r3, [r6, #0]
 8006662:	3302      	addmi	r3, #2
 8006664:	6033      	strmi	r3, [r6, #0]
 8006666:	6825      	ldr	r5, [r4, #0]
 8006668:	f015 0506 	ands.w	r5, r5, #6
 800666c:	d106      	bne.n	800667c <_printf_common+0x48>
 800666e:	f104 0a19 	add.w	sl, r4, #25
 8006672:	68e3      	ldr	r3, [r4, #12]
 8006674:	6832      	ldr	r2, [r6, #0]
 8006676:	1a9b      	subs	r3, r3, r2
 8006678:	42ab      	cmp	r3, r5
 800667a:	dc26      	bgt.n	80066ca <_printf_common+0x96>
 800667c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006680:	1e13      	subs	r3, r2, #0
 8006682:	6822      	ldr	r2, [r4, #0]
 8006684:	bf18      	it	ne
 8006686:	2301      	movne	r3, #1
 8006688:	0692      	lsls	r2, r2, #26
 800668a:	d42b      	bmi.n	80066e4 <_printf_common+0xb0>
 800668c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006690:	4649      	mov	r1, r9
 8006692:	4638      	mov	r0, r7
 8006694:	47c0      	blx	r8
 8006696:	3001      	adds	r0, #1
 8006698:	d01e      	beq.n	80066d8 <_printf_common+0xa4>
 800669a:	6823      	ldr	r3, [r4, #0]
 800669c:	68e5      	ldr	r5, [r4, #12]
 800669e:	6832      	ldr	r2, [r6, #0]
 80066a0:	f003 0306 	and.w	r3, r3, #6
 80066a4:	2b04      	cmp	r3, #4
 80066a6:	bf08      	it	eq
 80066a8:	1aad      	subeq	r5, r5, r2
 80066aa:	68a3      	ldr	r3, [r4, #8]
 80066ac:	6922      	ldr	r2, [r4, #16]
 80066ae:	bf0c      	ite	eq
 80066b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066b4:	2500      	movne	r5, #0
 80066b6:	4293      	cmp	r3, r2
 80066b8:	bfc4      	itt	gt
 80066ba:	1a9b      	subgt	r3, r3, r2
 80066bc:	18ed      	addgt	r5, r5, r3
 80066be:	2600      	movs	r6, #0
 80066c0:	341a      	adds	r4, #26
 80066c2:	42b5      	cmp	r5, r6
 80066c4:	d11a      	bne.n	80066fc <_printf_common+0xc8>
 80066c6:	2000      	movs	r0, #0
 80066c8:	e008      	b.n	80066dc <_printf_common+0xa8>
 80066ca:	2301      	movs	r3, #1
 80066cc:	4652      	mov	r2, sl
 80066ce:	4649      	mov	r1, r9
 80066d0:	4638      	mov	r0, r7
 80066d2:	47c0      	blx	r8
 80066d4:	3001      	adds	r0, #1
 80066d6:	d103      	bne.n	80066e0 <_printf_common+0xac>
 80066d8:	f04f 30ff 	mov.w	r0, #4294967295
 80066dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066e0:	3501      	adds	r5, #1
 80066e2:	e7c6      	b.n	8006672 <_printf_common+0x3e>
 80066e4:	18e1      	adds	r1, r4, r3
 80066e6:	1c5a      	adds	r2, r3, #1
 80066e8:	2030      	movs	r0, #48	; 0x30
 80066ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066ee:	4422      	add	r2, r4
 80066f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066f8:	3302      	adds	r3, #2
 80066fa:	e7c7      	b.n	800668c <_printf_common+0x58>
 80066fc:	2301      	movs	r3, #1
 80066fe:	4622      	mov	r2, r4
 8006700:	4649      	mov	r1, r9
 8006702:	4638      	mov	r0, r7
 8006704:	47c0      	blx	r8
 8006706:	3001      	adds	r0, #1
 8006708:	d0e6      	beq.n	80066d8 <_printf_common+0xa4>
 800670a:	3601      	adds	r6, #1
 800670c:	e7d9      	b.n	80066c2 <_printf_common+0x8e>
	...

08006710 <_printf_i>:
 8006710:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006714:	460c      	mov	r4, r1
 8006716:	4691      	mov	r9, r2
 8006718:	7e27      	ldrb	r7, [r4, #24]
 800671a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800671c:	2f78      	cmp	r7, #120	; 0x78
 800671e:	4680      	mov	r8, r0
 8006720:	469a      	mov	sl, r3
 8006722:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006726:	d807      	bhi.n	8006738 <_printf_i+0x28>
 8006728:	2f62      	cmp	r7, #98	; 0x62
 800672a:	d80a      	bhi.n	8006742 <_printf_i+0x32>
 800672c:	2f00      	cmp	r7, #0
 800672e:	f000 80d8 	beq.w	80068e2 <_printf_i+0x1d2>
 8006732:	2f58      	cmp	r7, #88	; 0x58
 8006734:	f000 80a3 	beq.w	800687e <_printf_i+0x16e>
 8006738:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800673c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006740:	e03a      	b.n	80067b8 <_printf_i+0xa8>
 8006742:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006746:	2b15      	cmp	r3, #21
 8006748:	d8f6      	bhi.n	8006738 <_printf_i+0x28>
 800674a:	a001      	add	r0, pc, #4	; (adr r0, 8006750 <_printf_i+0x40>)
 800674c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006750:	080067a9 	.word	0x080067a9
 8006754:	080067bd 	.word	0x080067bd
 8006758:	08006739 	.word	0x08006739
 800675c:	08006739 	.word	0x08006739
 8006760:	08006739 	.word	0x08006739
 8006764:	08006739 	.word	0x08006739
 8006768:	080067bd 	.word	0x080067bd
 800676c:	08006739 	.word	0x08006739
 8006770:	08006739 	.word	0x08006739
 8006774:	08006739 	.word	0x08006739
 8006778:	08006739 	.word	0x08006739
 800677c:	080068c9 	.word	0x080068c9
 8006780:	080067ed 	.word	0x080067ed
 8006784:	080068ab 	.word	0x080068ab
 8006788:	08006739 	.word	0x08006739
 800678c:	08006739 	.word	0x08006739
 8006790:	080068eb 	.word	0x080068eb
 8006794:	08006739 	.word	0x08006739
 8006798:	080067ed 	.word	0x080067ed
 800679c:	08006739 	.word	0x08006739
 80067a0:	08006739 	.word	0x08006739
 80067a4:	080068b3 	.word	0x080068b3
 80067a8:	680b      	ldr	r3, [r1, #0]
 80067aa:	1d1a      	adds	r2, r3, #4
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	600a      	str	r2, [r1, #0]
 80067b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80067b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067b8:	2301      	movs	r3, #1
 80067ba:	e0a3      	b.n	8006904 <_printf_i+0x1f4>
 80067bc:	6825      	ldr	r5, [r4, #0]
 80067be:	6808      	ldr	r0, [r1, #0]
 80067c0:	062e      	lsls	r6, r5, #24
 80067c2:	f100 0304 	add.w	r3, r0, #4
 80067c6:	d50a      	bpl.n	80067de <_printf_i+0xce>
 80067c8:	6805      	ldr	r5, [r0, #0]
 80067ca:	600b      	str	r3, [r1, #0]
 80067cc:	2d00      	cmp	r5, #0
 80067ce:	da03      	bge.n	80067d8 <_printf_i+0xc8>
 80067d0:	232d      	movs	r3, #45	; 0x2d
 80067d2:	426d      	negs	r5, r5
 80067d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067d8:	485e      	ldr	r0, [pc, #376]	; (8006954 <_printf_i+0x244>)
 80067da:	230a      	movs	r3, #10
 80067dc:	e019      	b.n	8006812 <_printf_i+0x102>
 80067de:	f015 0f40 	tst.w	r5, #64	; 0x40
 80067e2:	6805      	ldr	r5, [r0, #0]
 80067e4:	600b      	str	r3, [r1, #0]
 80067e6:	bf18      	it	ne
 80067e8:	b22d      	sxthne	r5, r5
 80067ea:	e7ef      	b.n	80067cc <_printf_i+0xbc>
 80067ec:	680b      	ldr	r3, [r1, #0]
 80067ee:	6825      	ldr	r5, [r4, #0]
 80067f0:	1d18      	adds	r0, r3, #4
 80067f2:	6008      	str	r0, [r1, #0]
 80067f4:	0628      	lsls	r0, r5, #24
 80067f6:	d501      	bpl.n	80067fc <_printf_i+0xec>
 80067f8:	681d      	ldr	r5, [r3, #0]
 80067fa:	e002      	b.n	8006802 <_printf_i+0xf2>
 80067fc:	0669      	lsls	r1, r5, #25
 80067fe:	d5fb      	bpl.n	80067f8 <_printf_i+0xe8>
 8006800:	881d      	ldrh	r5, [r3, #0]
 8006802:	4854      	ldr	r0, [pc, #336]	; (8006954 <_printf_i+0x244>)
 8006804:	2f6f      	cmp	r7, #111	; 0x6f
 8006806:	bf0c      	ite	eq
 8006808:	2308      	moveq	r3, #8
 800680a:	230a      	movne	r3, #10
 800680c:	2100      	movs	r1, #0
 800680e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006812:	6866      	ldr	r6, [r4, #4]
 8006814:	60a6      	str	r6, [r4, #8]
 8006816:	2e00      	cmp	r6, #0
 8006818:	bfa2      	ittt	ge
 800681a:	6821      	ldrge	r1, [r4, #0]
 800681c:	f021 0104 	bicge.w	r1, r1, #4
 8006820:	6021      	strge	r1, [r4, #0]
 8006822:	b90d      	cbnz	r5, 8006828 <_printf_i+0x118>
 8006824:	2e00      	cmp	r6, #0
 8006826:	d04d      	beq.n	80068c4 <_printf_i+0x1b4>
 8006828:	4616      	mov	r6, r2
 800682a:	fbb5 f1f3 	udiv	r1, r5, r3
 800682e:	fb03 5711 	mls	r7, r3, r1, r5
 8006832:	5dc7      	ldrb	r7, [r0, r7]
 8006834:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006838:	462f      	mov	r7, r5
 800683a:	42bb      	cmp	r3, r7
 800683c:	460d      	mov	r5, r1
 800683e:	d9f4      	bls.n	800682a <_printf_i+0x11a>
 8006840:	2b08      	cmp	r3, #8
 8006842:	d10b      	bne.n	800685c <_printf_i+0x14c>
 8006844:	6823      	ldr	r3, [r4, #0]
 8006846:	07df      	lsls	r7, r3, #31
 8006848:	d508      	bpl.n	800685c <_printf_i+0x14c>
 800684a:	6923      	ldr	r3, [r4, #16]
 800684c:	6861      	ldr	r1, [r4, #4]
 800684e:	4299      	cmp	r1, r3
 8006850:	bfde      	ittt	le
 8006852:	2330      	movle	r3, #48	; 0x30
 8006854:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006858:	f106 36ff 	addle.w	r6, r6, #4294967295
 800685c:	1b92      	subs	r2, r2, r6
 800685e:	6122      	str	r2, [r4, #16]
 8006860:	f8cd a000 	str.w	sl, [sp]
 8006864:	464b      	mov	r3, r9
 8006866:	aa03      	add	r2, sp, #12
 8006868:	4621      	mov	r1, r4
 800686a:	4640      	mov	r0, r8
 800686c:	f7ff fee2 	bl	8006634 <_printf_common>
 8006870:	3001      	adds	r0, #1
 8006872:	d14c      	bne.n	800690e <_printf_i+0x1fe>
 8006874:	f04f 30ff 	mov.w	r0, #4294967295
 8006878:	b004      	add	sp, #16
 800687a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800687e:	4835      	ldr	r0, [pc, #212]	; (8006954 <_printf_i+0x244>)
 8006880:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006884:	6823      	ldr	r3, [r4, #0]
 8006886:	680e      	ldr	r6, [r1, #0]
 8006888:	061f      	lsls	r7, r3, #24
 800688a:	f856 5b04 	ldr.w	r5, [r6], #4
 800688e:	600e      	str	r6, [r1, #0]
 8006890:	d514      	bpl.n	80068bc <_printf_i+0x1ac>
 8006892:	07d9      	lsls	r1, r3, #31
 8006894:	bf44      	itt	mi
 8006896:	f043 0320 	orrmi.w	r3, r3, #32
 800689a:	6023      	strmi	r3, [r4, #0]
 800689c:	b91d      	cbnz	r5, 80068a6 <_printf_i+0x196>
 800689e:	6823      	ldr	r3, [r4, #0]
 80068a0:	f023 0320 	bic.w	r3, r3, #32
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	2310      	movs	r3, #16
 80068a8:	e7b0      	b.n	800680c <_printf_i+0xfc>
 80068aa:	6823      	ldr	r3, [r4, #0]
 80068ac:	f043 0320 	orr.w	r3, r3, #32
 80068b0:	6023      	str	r3, [r4, #0]
 80068b2:	2378      	movs	r3, #120	; 0x78
 80068b4:	4828      	ldr	r0, [pc, #160]	; (8006958 <_printf_i+0x248>)
 80068b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80068ba:	e7e3      	b.n	8006884 <_printf_i+0x174>
 80068bc:	065e      	lsls	r6, r3, #25
 80068be:	bf48      	it	mi
 80068c0:	b2ad      	uxthmi	r5, r5
 80068c2:	e7e6      	b.n	8006892 <_printf_i+0x182>
 80068c4:	4616      	mov	r6, r2
 80068c6:	e7bb      	b.n	8006840 <_printf_i+0x130>
 80068c8:	680b      	ldr	r3, [r1, #0]
 80068ca:	6826      	ldr	r6, [r4, #0]
 80068cc:	6960      	ldr	r0, [r4, #20]
 80068ce:	1d1d      	adds	r5, r3, #4
 80068d0:	600d      	str	r5, [r1, #0]
 80068d2:	0635      	lsls	r5, r6, #24
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	d501      	bpl.n	80068dc <_printf_i+0x1cc>
 80068d8:	6018      	str	r0, [r3, #0]
 80068da:	e002      	b.n	80068e2 <_printf_i+0x1d2>
 80068dc:	0671      	lsls	r1, r6, #25
 80068de:	d5fb      	bpl.n	80068d8 <_printf_i+0x1c8>
 80068e0:	8018      	strh	r0, [r3, #0]
 80068e2:	2300      	movs	r3, #0
 80068e4:	6123      	str	r3, [r4, #16]
 80068e6:	4616      	mov	r6, r2
 80068e8:	e7ba      	b.n	8006860 <_printf_i+0x150>
 80068ea:	680b      	ldr	r3, [r1, #0]
 80068ec:	1d1a      	adds	r2, r3, #4
 80068ee:	600a      	str	r2, [r1, #0]
 80068f0:	681e      	ldr	r6, [r3, #0]
 80068f2:	6862      	ldr	r2, [r4, #4]
 80068f4:	2100      	movs	r1, #0
 80068f6:	4630      	mov	r0, r6
 80068f8:	f7f9 fc72 	bl	80001e0 <memchr>
 80068fc:	b108      	cbz	r0, 8006902 <_printf_i+0x1f2>
 80068fe:	1b80      	subs	r0, r0, r6
 8006900:	6060      	str	r0, [r4, #4]
 8006902:	6863      	ldr	r3, [r4, #4]
 8006904:	6123      	str	r3, [r4, #16]
 8006906:	2300      	movs	r3, #0
 8006908:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800690c:	e7a8      	b.n	8006860 <_printf_i+0x150>
 800690e:	6923      	ldr	r3, [r4, #16]
 8006910:	4632      	mov	r2, r6
 8006912:	4649      	mov	r1, r9
 8006914:	4640      	mov	r0, r8
 8006916:	47d0      	blx	sl
 8006918:	3001      	adds	r0, #1
 800691a:	d0ab      	beq.n	8006874 <_printf_i+0x164>
 800691c:	6823      	ldr	r3, [r4, #0]
 800691e:	079b      	lsls	r3, r3, #30
 8006920:	d413      	bmi.n	800694a <_printf_i+0x23a>
 8006922:	68e0      	ldr	r0, [r4, #12]
 8006924:	9b03      	ldr	r3, [sp, #12]
 8006926:	4298      	cmp	r0, r3
 8006928:	bfb8      	it	lt
 800692a:	4618      	movlt	r0, r3
 800692c:	e7a4      	b.n	8006878 <_printf_i+0x168>
 800692e:	2301      	movs	r3, #1
 8006930:	4632      	mov	r2, r6
 8006932:	4649      	mov	r1, r9
 8006934:	4640      	mov	r0, r8
 8006936:	47d0      	blx	sl
 8006938:	3001      	adds	r0, #1
 800693a:	d09b      	beq.n	8006874 <_printf_i+0x164>
 800693c:	3501      	adds	r5, #1
 800693e:	68e3      	ldr	r3, [r4, #12]
 8006940:	9903      	ldr	r1, [sp, #12]
 8006942:	1a5b      	subs	r3, r3, r1
 8006944:	42ab      	cmp	r3, r5
 8006946:	dcf2      	bgt.n	800692e <_printf_i+0x21e>
 8006948:	e7eb      	b.n	8006922 <_printf_i+0x212>
 800694a:	2500      	movs	r5, #0
 800694c:	f104 0619 	add.w	r6, r4, #25
 8006950:	e7f5      	b.n	800693e <_printf_i+0x22e>
 8006952:	bf00      	nop
 8006954:	0800a95e 	.word	0x0800a95e
 8006958:	0800a96f 	.word	0x0800a96f

0800695c <_scanf_float>:
 800695c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006960:	b087      	sub	sp, #28
 8006962:	4617      	mov	r7, r2
 8006964:	9303      	str	r3, [sp, #12]
 8006966:	688b      	ldr	r3, [r1, #8]
 8006968:	1e5a      	subs	r2, r3, #1
 800696a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800696e:	bf83      	ittte	hi
 8006970:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006974:	195b      	addhi	r3, r3, r5
 8006976:	9302      	strhi	r3, [sp, #8]
 8006978:	2300      	movls	r3, #0
 800697a:	bf86      	itte	hi
 800697c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006980:	608b      	strhi	r3, [r1, #8]
 8006982:	9302      	strls	r3, [sp, #8]
 8006984:	680b      	ldr	r3, [r1, #0]
 8006986:	468b      	mov	fp, r1
 8006988:	2500      	movs	r5, #0
 800698a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800698e:	f84b 3b1c 	str.w	r3, [fp], #28
 8006992:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006996:	4680      	mov	r8, r0
 8006998:	460c      	mov	r4, r1
 800699a:	465e      	mov	r6, fp
 800699c:	46aa      	mov	sl, r5
 800699e:	46a9      	mov	r9, r5
 80069a0:	9501      	str	r5, [sp, #4]
 80069a2:	68a2      	ldr	r2, [r4, #8]
 80069a4:	b152      	cbz	r2, 80069bc <_scanf_float+0x60>
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	781b      	ldrb	r3, [r3, #0]
 80069aa:	2b4e      	cmp	r3, #78	; 0x4e
 80069ac:	d864      	bhi.n	8006a78 <_scanf_float+0x11c>
 80069ae:	2b40      	cmp	r3, #64	; 0x40
 80069b0:	d83c      	bhi.n	8006a2c <_scanf_float+0xd0>
 80069b2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80069b6:	b2c8      	uxtb	r0, r1
 80069b8:	280e      	cmp	r0, #14
 80069ba:	d93a      	bls.n	8006a32 <_scanf_float+0xd6>
 80069bc:	f1b9 0f00 	cmp.w	r9, #0
 80069c0:	d003      	beq.n	80069ca <_scanf_float+0x6e>
 80069c2:	6823      	ldr	r3, [r4, #0]
 80069c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069c8:	6023      	str	r3, [r4, #0]
 80069ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069ce:	f1ba 0f01 	cmp.w	sl, #1
 80069d2:	f200 8113 	bhi.w	8006bfc <_scanf_float+0x2a0>
 80069d6:	455e      	cmp	r6, fp
 80069d8:	f200 8105 	bhi.w	8006be6 <_scanf_float+0x28a>
 80069dc:	2501      	movs	r5, #1
 80069de:	4628      	mov	r0, r5
 80069e0:	b007      	add	sp, #28
 80069e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80069ea:	2a0d      	cmp	r2, #13
 80069ec:	d8e6      	bhi.n	80069bc <_scanf_float+0x60>
 80069ee:	a101      	add	r1, pc, #4	; (adr r1, 80069f4 <_scanf_float+0x98>)
 80069f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80069f4:	08006b33 	.word	0x08006b33
 80069f8:	080069bd 	.word	0x080069bd
 80069fc:	080069bd 	.word	0x080069bd
 8006a00:	080069bd 	.word	0x080069bd
 8006a04:	08006b93 	.word	0x08006b93
 8006a08:	08006b6b 	.word	0x08006b6b
 8006a0c:	080069bd 	.word	0x080069bd
 8006a10:	080069bd 	.word	0x080069bd
 8006a14:	08006b41 	.word	0x08006b41
 8006a18:	080069bd 	.word	0x080069bd
 8006a1c:	080069bd 	.word	0x080069bd
 8006a20:	080069bd 	.word	0x080069bd
 8006a24:	080069bd 	.word	0x080069bd
 8006a28:	08006af9 	.word	0x08006af9
 8006a2c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006a30:	e7db      	b.n	80069ea <_scanf_float+0x8e>
 8006a32:	290e      	cmp	r1, #14
 8006a34:	d8c2      	bhi.n	80069bc <_scanf_float+0x60>
 8006a36:	a001      	add	r0, pc, #4	; (adr r0, 8006a3c <_scanf_float+0xe0>)
 8006a38:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006a3c:	08006aeb 	.word	0x08006aeb
 8006a40:	080069bd 	.word	0x080069bd
 8006a44:	08006aeb 	.word	0x08006aeb
 8006a48:	08006b7f 	.word	0x08006b7f
 8006a4c:	080069bd 	.word	0x080069bd
 8006a50:	08006a99 	.word	0x08006a99
 8006a54:	08006ad5 	.word	0x08006ad5
 8006a58:	08006ad5 	.word	0x08006ad5
 8006a5c:	08006ad5 	.word	0x08006ad5
 8006a60:	08006ad5 	.word	0x08006ad5
 8006a64:	08006ad5 	.word	0x08006ad5
 8006a68:	08006ad5 	.word	0x08006ad5
 8006a6c:	08006ad5 	.word	0x08006ad5
 8006a70:	08006ad5 	.word	0x08006ad5
 8006a74:	08006ad5 	.word	0x08006ad5
 8006a78:	2b6e      	cmp	r3, #110	; 0x6e
 8006a7a:	d809      	bhi.n	8006a90 <_scanf_float+0x134>
 8006a7c:	2b60      	cmp	r3, #96	; 0x60
 8006a7e:	d8b2      	bhi.n	80069e6 <_scanf_float+0x8a>
 8006a80:	2b54      	cmp	r3, #84	; 0x54
 8006a82:	d077      	beq.n	8006b74 <_scanf_float+0x218>
 8006a84:	2b59      	cmp	r3, #89	; 0x59
 8006a86:	d199      	bne.n	80069bc <_scanf_float+0x60>
 8006a88:	2d07      	cmp	r5, #7
 8006a8a:	d197      	bne.n	80069bc <_scanf_float+0x60>
 8006a8c:	2508      	movs	r5, #8
 8006a8e:	e029      	b.n	8006ae4 <_scanf_float+0x188>
 8006a90:	2b74      	cmp	r3, #116	; 0x74
 8006a92:	d06f      	beq.n	8006b74 <_scanf_float+0x218>
 8006a94:	2b79      	cmp	r3, #121	; 0x79
 8006a96:	e7f6      	b.n	8006a86 <_scanf_float+0x12a>
 8006a98:	6821      	ldr	r1, [r4, #0]
 8006a9a:	05c8      	lsls	r0, r1, #23
 8006a9c:	d51a      	bpl.n	8006ad4 <_scanf_float+0x178>
 8006a9e:	9b02      	ldr	r3, [sp, #8]
 8006aa0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006aa4:	6021      	str	r1, [r4, #0]
 8006aa6:	f109 0901 	add.w	r9, r9, #1
 8006aaa:	b11b      	cbz	r3, 8006ab4 <_scanf_float+0x158>
 8006aac:	3b01      	subs	r3, #1
 8006aae:	3201      	adds	r2, #1
 8006ab0:	9302      	str	r3, [sp, #8]
 8006ab2:	60a2      	str	r2, [r4, #8]
 8006ab4:	68a3      	ldr	r3, [r4, #8]
 8006ab6:	3b01      	subs	r3, #1
 8006ab8:	60a3      	str	r3, [r4, #8]
 8006aba:	6923      	ldr	r3, [r4, #16]
 8006abc:	3301      	adds	r3, #1
 8006abe:	6123      	str	r3, [r4, #16]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	3b01      	subs	r3, #1
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	607b      	str	r3, [r7, #4]
 8006ac8:	f340 8084 	ble.w	8006bd4 <_scanf_float+0x278>
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	3301      	adds	r3, #1
 8006ad0:	603b      	str	r3, [r7, #0]
 8006ad2:	e766      	b.n	80069a2 <_scanf_float+0x46>
 8006ad4:	eb1a 0f05 	cmn.w	sl, r5
 8006ad8:	f47f af70 	bne.w	80069bc <_scanf_float+0x60>
 8006adc:	6822      	ldr	r2, [r4, #0]
 8006ade:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006ae2:	6022      	str	r2, [r4, #0]
 8006ae4:	f806 3b01 	strb.w	r3, [r6], #1
 8006ae8:	e7e4      	b.n	8006ab4 <_scanf_float+0x158>
 8006aea:	6822      	ldr	r2, [r4, #0]
 8006aec:	0610      	lsls	r0, r2, #24
 8006aee:	f57f af65 	bpl.w	80069bc <_scanf_float+0x60>
 8006af2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006af6:	e7f4      	b.n	8006ae2 <_scanf_float+0x186>
 8006af8:	f1ba 0f00 	cmp.w	sl, #0
 8006afc:	d10e      	bne.n	8006b1c <_scanf_float+0x1c0>
 8006afe:	f1b9 0f00 	cmp.w	r9, #0
 8006b02:	d10e      	bne.n	8006b22 <_scanf_float+0x1c6>
 8006b04:	6822      	ldr	r2, [r4, #0]
 8006b06:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006b0a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006b0e:	d108      	bne.n	8006b22 <_scanf_float+0x1c6>
 8006b10:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b14:	6022      	str	r2, [r4, #0]
 8006b16:	f04f 0a01 	mov.w	sl, #1
 8006b1a:	e7e3      	b.n	8006ae4 <_scanf_float+0x188>
 8006b1c:	f1ba 0f02 	cmp.w	sl, #2
 8006b20:	d055      	beq.n	8006bce <_scanf_float+0x272>
 8006b22:	2d01      	cmp	r5, #1
 8006b24:	d002      	beq.n	8006b2c <_scanf_float+0x1d0>
 8006b26:	2d04      	cmp	r5, #4
 8006b28:	f47f af48 	bne.w	80069bc <_scanf_float+0x60>
 8006b2c:	3501      	adds	r5, #1
 8006b2e:	b2ed      	uxtb	r5, r5
 8006b30:	e7d8      	b.n	8006ae4 <_scanf_float+0x188>
 8006b32:	f1ba 0f01 	cmp.w	sl, #1
 8006b36:	f47f af41 	bne.w	80069bc <_scanf_float+0x60>
 8006b3a:	f04f 0a02 	mov.w	sl, #2
 8006b3e:	e7d1      	b.n	8006ae4 <_scanf_float+0x188>
 8006b40:	b97d      	cbnz	r5, 8006b62 <_scanf_float+0x206>
 8006b42:	f1b9 0f00 	cmp.w	r9, #0
 8006b46:	f47f af3c 	bne.w	80069c2 <_scanf_float+0x66>
 8006b4a:	6822      	ldr	r2, [r4, #0]
 8006b4c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006b50:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006b54:	f47f af39 	bne.w	80069ca <_scanf_float+0x6e>
 8006b58:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b5c:	6022      	str	r2, [r4, #0]
 8006b5e:	2501      	movs	r5, #1
 8006b60:	e7c0      	b.n	8006ae4 <_scanf_float+0x188>
 8006b62:	2d03      	cmp	r5, #3
 8006b64:	d0e2      	beq.n	8006b2c <_scanf_float+0x1d0>
 8006b66:	2d05      	cmp	r5, #5
 8006b68:	e7de      	b.n	8006b28 <_scanf_float+0x1cc>
 8006b6a:	2d02      	cmp	r5, #2
 8006b6c:	f47f af26 	bne.w	80069bc <_scanf_float+0x60>
 8006b70:	2503      	movs	r5, #3
 8006b72:	e7b7      	b.n	8006ae4 <_scanf_float+0x188>
 8006b74:	2d06      	cmp	r5, #6
 8006b76:	f47f af21 	bne.w	80069bc <_scanf_float+0x60>
 8006b7a:	2507      	movs	r5, #7
 8006b7c:	e7b2      	b.n	8006ae4 <_scanf_float+0x188>
 8006b7e:	6822      	ldr	r2, [r4, #0]
 8006b80:	0591      	lsls	r1, r2, #22
 8006b82:	f57f af1b 	bpl.w	80069bc <_scanf_float+0x60>
 8006b86:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006b8a:	6022      	str	r2, [r4, #0]
 8006b8c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006b90:	e7a8      	b.n	8006ae4 <_scanf_float+0x188>
 8006b92:	6822      	ldr	r2, [r4, #0]
 8006b94:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006b98:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006b9c:	d006      	beq.n	8006bac <_scanf_float+0x250>
 8006b9e:	0550      	lsls	r0, r2, #21
 8006ba0:	f57f af0c 	bpl.w	80069bc <_scanf_float+0x60>
 8006ba4:	f1b9 0f00 	cmp.w	r9, #0
 8006ba8:	f43f af0f 	beq.w	80069ca <_scanf_float+0x6e>
 8006bac:	0591      	lsls	r1, r2, #22
 8006bae:	bf58      	it	pl
 8006bb0:	9901      	ldrpl	r1, [sp, #4]
 8006bb2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006bb6:	bf58      	it	pl
 8006bb8:	eba9 0101 	subpl.w	r1, r9, r1
 8006bbc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006bc0:	bf58      	it	pl
 8006bc2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006bc6:	6022      	str	r2, [r4, #0]
 8006bc8:	f04f 0900 	mov.w	r9, #0
 8006bcc:	e78a      	b.n	8006ae4 <_scanf_float+0x188>
 8006bce:	f04f 0a03 	mov.w	sl, #3
 8006bd2:	e787      	b.n	8006ae4 <_scanf_float+0x188>
 8006bd4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006bd8:	4639      	mov	r1, r7
 8006bda:	4640      	mov	r0, r8
 8006bdc:	4798      	blx	r3
 8006bde:	2800      	cmp	r0, #0
 8006be0:	f43f aedf 	beq.w	80069a2 <_scanf_float+0x46>
 8006be4:	e6ea      	b.n	80069bc <_scanf_float+0x60>
 8006be6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006bee:	463a      	mov	r2, r7
 8006bf0:	4640      	mov	r0, r8
 8006bf2:	4798      	blx	r3
 8006bf4:	6923      	ldr	r3, [r4, #16]
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	6123      	str	r3, [r4, #16]
 8006bfa:	e6ec      	b.n	80069d6 <_scanf_float+0x7a>
 8006bfc:	1e6b      	subs	r3, r5, #1
 8006bfe:	2b06      	cmp	r3, #6
 8006c00:	d825      	bhi.n	8006c4e <_scanf_float+0x2f2>
 8006c02:	2d02      	cmp	r5, #2
 8006c04:	d836      	bhi.n	8006c74 <_scanf_float+0x318>
 8006c06:	455e      	cmp	r6, fp
 8006c08:	f67f aee8 	bls.w	80069dc <_scanf_float+0x80>
 8006c0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c10:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c14:	463a      	mov	r2, r7
 8006c16:	4640      	mov	r0, r8
 8006c18:	4798      	blx	r3
 8006c1a:	6923      	ldr	r3, [r4, #16]
 8006c1c:	3b01      	subs	r3, #1
 8006c1e:	6123      	str	r3, [r4, #16]
 8006c20:	e7f1      	b.n	8006c06 <_scanf_float+0x2aa>
 8006c22:	9802      	ldr	r0, [sp, #8]
 8006c24:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c28:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006c2c:	9002      	str	r0, [sp, #8]
 8006c2e:	463a      	mov	r2, r7
 8006c30:	4640      	mov	r0, r8
 8006c32:	4798      	blx	r3
 8006c34:	6923      	ldr	r3, [r4, #16]
 8006c36:	3b01      	subs	r3, #1
 8006c38:	6123      	str	r3, [r4, #16]
 8006c3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c3e:	fa5f fa8a 	uxtb.w	sl, sl
 8006c42:	f1ba 0f02 	cmp.w	sl, #2
 8006c46:	d1ec      	bne.n	8006c22 <_scanf_float+0x2c6>
 8006c48:	3d03      	subs	r5, #3
 8006c4a:	b2ed      	uxtb	r5, r5
 8006c4c:	1b76      	subs	r6, r6, r5
 8006c4e:	6823      	ldr	r3, [r4, #0]
 8006c50:	05da      	lsls	r2, r3, #23
 8006c52:	d52f      	bpl.n	8006cb4 <_scanf_float+0x358>
 8006c54:	055b      	lsls	r3, r3, #21
 8006c56:	d510      	bpl.n	8006c7a <_scanf_float+0x31e>
 8006c58:	455e      	cmp	r6, fp
 8006c5a:	f67f aebf 	bls.w	80069dc <_scanf_float+0x80>
 8006c5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c62:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c66:	463a      	mov	r2, r7
 8006c68:	4640      	mov	r0, r8
 8006c6a:	4798      	blx	r3
 8006c6c:	6923      	ldr	r3, [r4, #16]
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	6123      	str	r3, [r4, #16]
 8006c72:	e7f1      	b.n	8006c58 <_scanf_float+0x2fc>
 8006c74:	46aa      	mov	sl, r5
 8006c76:	9602      	str	r6, [sp, #8]
 8006c78:	e7df      	b.n	8006c3a <_scanf_float+0x2de>
 8006c7a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006c7e:	6923      	ldr	r3, [r4, #16]
 8006c80:	2965      	cmp	r1, #101	; 0x65
 8006c82:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c86:	f106 35ff 	add.w	r5, r6, #4294967295
 8006c8a:	6123      	str	r3, [r4, #16]
 8006c8c:	d00c      	beq.n	8006ca8 <_scanf_float+0x34c>
 8006c8e:	2945      	cmp	r1, #69	; 0x45
 8006c90:	d00a      	beq.n	8006ca8 <_scanf_float+0x34c>
 8006c92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c96:	463a      	mov	r2, r7
 8006c98:	4640      	mov	r0, r8
 8006c9a:	4798      	blx	r3
 8006c9c:	6923      	ldr	r3, [r4, #16]
 8006c9e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	1eb5      	subs	r5, r6, #2
 8006ca6:	6123      	str	r3, [r4, #16]
 8006ca8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cac:	463a      	mov	r2, r7
 8006cae:	4640      	mov	r0, r8
 8006cb0:	4798      	blx	r3
 8006cb2:	462e      	mov	r6, r5
 8006cb4:	6825      	ldr	r5, [r4, #0]
 8006cb6:	f015 0510 	ands.w	r5, r5, #16
 8006cba:	d158      	bne.n	8006d6e <_scanf_float+0x412>
 8006cbc:	7035      	strb	r5, [r6, #0]
 8006cbe:	6823      	ldr	r3, [r4, #0]
 8006cc0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006cc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cc8:	d11c      	bne.n	8006d04 <_scanf_float+0x3a8>
 8006cca:	9b01      	ldr	r3, [sp, #4]
 8006ccc:	454b      	cmp	r3, r9
 8006cce:	eba3 0209 	sub.w	r2, r3, r9
 8006cd2:	d124      	bne.n	8006d1e <_scanf_float+0x3c2>
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	4659      	mov	r1, fp
 8006cd8:	4640      	mov	r0, r8
 8006cda:	f000 feb3 	bl	8007a44 <_strtod_r>
 8006cde:	9b03      	ldr	r3, [sp, #12]
 8006ce0:	6821      	ldr	r1, [r4, #0]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f011 0f02 	tst.w	r1, #2
 8006ce8:	ec57 6b10 	vmov	r6, r7, d0
 8006cec:	f103 0204 	add.w	r2, r3, #4
 8006cf0:	d020      	beq.n	8006d34 <_scanf_float+0x3d8>
 8006cf2:	9903      	ldr	r1, [sp, #12]
 8006cf4:	600a      	str	r2, [r1, #0]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	e9c3 6700 	strd	r6, r7, [r3]
 8006cfc:	68e3      	ldr	r3, [r4, #12]
 8006cfe:	3301      	adds	r3, #1
 8006d00:	60e3      	str	r3, [r4, #12]
 8006d02:	e66c      	b.n	80069de <_scanf_float+0x82>
 8006d04:	9b04      	ldr	r3, [sp, #16]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d0e4      	beq.n	8006cd4 <_scanf_float+0x378>
 8006d0a:	9905      	ldr	r1, [sp, #20]
 8006d0c:	230a      	movs	r3, #10
 8006d0e:	462a      	mov	r2, r5
 8006d10:	3101      	adds	r1, #1
 8006d12:	4640      	mov	r0, r8
 8006d14:	f000 ff20 	bl	8007b58 <_strtol_r>
 8006d18:	9b04      	ldr	r3, [sp, #16]
 8006d1a:	9e05      	ldr	r6, [sp, #20]
 8006d1c:	1ac2      	subs	r2, r0, r3
 8006d1e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006d22:	429e      	cmp	r6, r3
 8006d24:	bf28      	it	cs
 8006d26:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006d2a:	4912      	ldr	r1, [pc, #72]	; (8006d74 <_scanf_float+0x418>)
 8006d2c:	4630      	mov	r0, r6
 8006d2e:	f000 f843 	bl	8006db8 <siprintf>
 8006d32:	e7cf      	b.n	8006cd4 <_scanf_float+0x378>
 8006d34:	f011 0f04 	tst.w	r1, #4
 8006d38:	9903      	ldr	r1, [sp, #12]
 8006d3a:	600a      	str	r2, [r1, #0]
 8006d3c:	d1db      	bne.n	8006cf6 <_scanf_float+0x39a>
 8006d3e:	f8d3 8000 	ldr.w	r8, [r3]
 8006d42:	ee10 2a10 	vmov	r2, s0
 8006d46:	ee10 0a10 	vmov	r0, s0
 8006d4a:	463b      	mov	r3, r7
 8006d4c:	4639      	mov	r1, r7
 8006d4e:	f7f9 feed 	bl	8000b2c <__aeabi_dcmpun>
 8006d52:	b128      	cbz	r0, 8006d60 <_scanf_float+0x404>
 8006d54:	4808      	ldr	r0, [pc, #32]	; (8006d78 <_scanf_float+0x41c>)
 8006d56:	f000 f829 	bl	8006dac <nanf>
 8006d5a:	ed88 0a00 	vstr	s0, [r8]
 8006d5e:	e7cd      	b.n	8006cfc <_scanf_float+0x3a0>
 8006d60:	4630      	mov	r0, r6
 8006d62:	4639      	mov	r1, r7
 8006d64:	f7f9 ff40 	bl	8000be8 <__aeabi_d2f>
 8006d68:	f8c8 0000 	str.w	r0, [r8]
 8006d6c:	e7c6      	b.n	8006cfc <_scanf_float+0x3a0>
 8006d6e:	2500      	movs	r5, #0
 8006d70:	e635      	b.n	80069de <_scanf_float+0x82>
 8006d72:	bf00      	nop
 8006d74:	0800a980 	.word	0x0800a980
 8006d78:	0800adf8 	.word	0x0800adf8

08006d7c <iprintf>:
 8006d7c:	b40f      	push	{r0, r1, r2, r3}
 8006d7e:	4b0a      	ldr	r3, [pc, #40]	; (8006da8 <iprintf+0x2c>)
 8006d80:	b513      	push	{r0, r1, r4, lr}
 8006d82:	681c      	ldr	r4, [r3, #0]
 8006d84:	b124      	cbz	r4, 8006d90 <iprintf+0x14>
 8006d86:	69a3      	ldr	r3, [r4, #24]
 8006d88:	b913      	cbnz	r3, 8006d90 <iprintf+0x14>
 8006d8a:	4620      	mov	r0, r4
 8006d8c:	f001 fdb8 	bl	8008900 <__sinit>
 8006d90:	ab05      	add	r3, sp, #20
 8006d92:	9a04      	ldr	r2, [sp, #16]
 8006d94:	68a1      	ldr	r1, [r4, #8]
 8006d96:	9301      	str	r3, [sp, #4]
 8006d98:	4620      	mov	r0, r4
 8006d9a:	f003 f8e7 	bl	8009f6c <_vfiprintf_r>
 8006d9e:	b002      	add	sp, #8
 8006da0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006da4:	b004      	add	sp, #16
 8006da6:	4770      	bx	lr
 8006da8:	2000000c 	.word	0x2000000c

08006dac <nanf>:
 8006dac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006db4 <nanf+0x8>
 8006db0:	4770      	bx	lr
 8006db2:	bf00      	nop
 8006db4:	7fc00000 	.word	0x7fc00000

08006db8 <siprintf>:
 8006db8:	b40e      	push	{r1, r2, r3}
 8006dba:	b500      	push	{lr}
 8006dbc:	b09c      	sub	sp, #112	; 0x70
 8006dbe:	ab1d      	add	r3, sp, #116	; 0x74
 8006dc0:	9002      	str	r0, [sp, #8]
 8006dc2:	9006      	str	r0, [sp, #24]
 8006dc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006dc8:	4809      	ldr	r0, [pc, #36]	; (8006df0 <siprintf+0x38>)
 8006dca:	9107      	str	r1, [sp, #28]
 8006dcc:	9104      	str	r1, [sp, #16]
 8006dce:	4909      	ldr	r1, [pc, #36]	; (8006df4 <siprintf+0x3c>)
 8006dd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dd4:	9105      	str	r1, [sp, #20]
 8006dd6:	6800      	ldr	r0, [r0, #0]
 8006dd8:	9301      	str	r3, [sp, #4]
 8006dda:	a902      	add	r1, sp, #8
 8006ddc:	f002 ff9c 	bl	8009d18 <_svfiprintf_r>
 8006de0:	9b02      	ldr	r3, [sp, #8]
 8006de2:	2200      	movs	r2, #0
 8006de4:	701a      	strb	r2, [r3, #0]
 8006de6:	b01c      	add	sp, #112	; 0x70
 8006de8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006dec:	b003      	add	sp, #12
 8006dee:	4770      	bx	lr
 8006df0:	2000000c 	.word	0x2000000c
 8006df4:	ffff0208 	.word	0xffff0208

08006df8 <sulp>:
 8006df8:	b570      	push	{r4, r5, r6, lr}
 8006dfa:	4604      	mov	r4, r0
 8006dfc:	460d      	mov	r5, r1
 8006dfe:	ec45 4b10 	vmov	d0, r4, r5
 8006e02:	4616      	mov	r6, r2
 8006e04:	f002 fd24 	bl	8009850 <__ulp>
 8006e08:	ec51 0b10 	vmov	r0, r1, d0
 8006e0c:	b17e      	cbz	r6, 8006e2e <sulp+0x36>
 8006e0e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006e12:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	dd09      	ble.n	8006e2e <sulp+0x36>
 8006e1a:	051b      	lsls	r3, r3, #20
 8006e1c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006e20:	2400      	movs	r4, #0
 8006e22:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006e26:	4622      	mov	r2, r4
 8006e28:	462b      	mov	r3, r5
 8006e2a:	f7f9 fbe5 	bl	80005f8 <__aeabi_dmul>
 8006e2e:	bd70      	pop	{r4, r5, r6, pc}

08006e30 <_strtod_l>:
 8006e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e34:	b0a3      	sub	sp, #140	; 0x8c
 8006e36:	461f      	mov	r7, r3
 8006e38:	2300      	movs	r3, #0
 8006e3a:	931e      	str	r3, [sp, #120]	; 0x78
 8006e3c:	4ba4      	ldr	r3, [pc, #656]	; (80070d0 <_strtod_l+0x2a0>)
 8006e3e:	9219      	str	r2, [sp, #100]	; 0x64
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	9307      	str	r3, [sp, #28]
 8006e44:	4604      	mov	r4, r0
 8006e46:	4618      	mov	r0, r3
 8006e48:	4688      	mov	r8, r1
 8006e4a:	f7f9 f9c1 	bl	80001d0 <strlen>
 8006e4e:	f04f 0a00 	mov.w	sl, #0
 8006e52:	4605      	mov	r5, r0
 8006e54:	f04f 0b00 	mov.w	fp, #0
 8006e58:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006e5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e5e:	781a      	ldrb	r2, [r3, #0]
 8006e60:	2a2b      	cmp	r2, #43	; 0x2b
 8006e62:	d04c      	beq.n	8006efe <_strtod_l+0xce>
 8006e64:	d839      	bhi.n	8006eda <_strtod_l+0xaa>
 8006e66:	2a0d      	cmp	r2, #13
 8006e68:	d832      	bhi.n	8006ed0 <_strtod_l+0xa0>
 8006e6a:	2a08      	cmp	r2, #8
 8006e6c:	d832      	bhi.n	8006ed4 <_strtod_l+0xa4>
 8006e6e:	2a00      	cmp	r2, #0
 8006e70:	d03c      	beq.n	8006eec <_strtod_l+0xbc>
 8006e72:	2300      	movs	r3, #0
 8006e74:	930e      	str	r3, [sp, #56]	; 0x38
 8006e76:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006e78:	7833      	ldrb	r3, [r6, #0]
 8006e7a:	2b30      	cmp	r3, #48	; 0x30
 8006e7c:	f040 80b4 	bne.w	8006fe8 <_strtod_l+0x1b8>
 8006e80:	7873      	ldrb	r3, [r6, #1]
 8006e82:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006e86:	2b58      	cmp	r3, #88	; 0x58
 8006e88:	d16c      	bne.n	8006f64 <_strtod_l+0x134>
 8006e8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e8c:	9301      	str	r3, [sp, #4]
 8006e8e:	ab1e      	add	r3, sp, #120	; 0x78
 8006e90:	9702      	str	r7, [sp, #8]
 8006e92:	9300      	str	r3, [sp, #0]
 8006e94:	4a8f      	ldr	r2, [pc, #572]	; (80070d4 <_strtod_l+0x2a4>)
 8006e96:	ab1f      	add	r3, sp, #124	; 0x7c
 8006e98:	a91d      	add	r1, sp, #116	; 0x74
 8006e9a:	4620      	mov	r0, r4
 8006e9c:	f001 fe34 	bl	8008b08 <__gethex>
 8006ea0:	f010 0707 	ands.w	r7, r0, #7
 8006ea4:	4605      	mov	r5, r0
 8006ea6:	d005      	beq.n	8006eb4 <_strtod_l+0x84>
 8006ea8:	2f06      	cmp	r7, #6
 8006eaa:	d12a      	bne.n	8006f02 <_strtod_l+0xd2>
 8006eac:	3601      	adds	r6, #1
 8006eae:	2300      	movs	r3, #0
 8006eb0:	961d      	str	r6, [sp, #116]	; 0x74
 8006eb2:	930e      	str	r3, [sp, #56]	; 0x38
 8006eb4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	f040 8596 	bne.w	80079e8 <_strtod_l+0xbb8>
 8006ebc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ebe:	b1db      	cbz	r3, 8006ef8 <_strtod_l+0xc8>
 8006ec0:	4652      	mov	r2, sl
 8006ec2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006ec6:	ec43 2b10 	vmov	d0, r2, r3
 8006eca:	b023      	add	sp, #140	; 0x8c
 8006ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ed0:	2a20      	cmp	r2, #32
 8006ed2:	d1ce      	bne.n	8006e72 <_strtod_l+0x42>
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	931d      	str	r3, [sp, #116]	; 0x74
 8006ed8:	e7c0      	b.n	8006e5c <_strtod_l+0x2c>
 8006eda:	2a2d      	cmp	r2, #45	; 0x2d
 8006edc:	d1c9      	bne.n	8006e72 <_strtod_l+0x42>
 8006ede:	2201      	movs	r2, #1
 8006ee0:	920e      	str	r2, [sp, #56]	; 0x38
 8006ee2:	1c5a      	adds	r2, r3, #1
 8006ee4:	921d      	str	r2, [sp, #116]	; 0x74
 8006ee6:	785b      	ldrb	r3, [r3, #1]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d1c4      	bne.n	8006e76 <_strtod_l+0x46>
 8006eec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006eee:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	f040 8576 	bne.w	80079e4 <_strtod_l+0xbb4>
 8006ef8:	4652      	mov	r2, sl
 8006efa:	465b      	mov	r3, fp
 8006efc:	e7e3      	b.n	8006ec6 <_strtod_l+0x96>
 8006efe:	2200      	movs	r2, #0
 8006f00:	e7ee      	b.n	8006ee0 <_strtod_l+0xb0>
 8006f02:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006f04:	b13a      	cbz	r2, 8006f16 <_strtod_l+0xe6>
 8006f06:	2135      	movs	r1, #53	; 0x35
 8006f08:	a820      	add	r0, sp, #128	; 0x80
 8006f0a:	f002 fdac 	bl	8009a66 <__copybits>
 8006f0e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006f10:	4620      	mov	r0, r4
 8006f12:	f002 f971 	bl	80091f8 <_Bfree>
 8006f16:	3f01      	subs	r7, #1
 8006f18:	2f05      	cmp	r7, #5
 8006f1a:	d807      	bhi.n	8006f2c <_strtod_l+0xfc>
 8006f1c:	e8df f007 	tbb	[pc, r7]
 8006f20:	1d180b0e 	.word	0x1d180b0e
 8006f24:	030e      	.short	0x030e
 8006f26:	f04f 0b00 	mov.w	fp, #0
 8006f2a:	46da      	mov	sl, fp
 8006f2c:	0728      	lsls	r0, r5, #28
 8006f2e:	d5c1      	bpl.n	8006eb4 <_strtod_l+0x84>
 8006f30:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006f34:	e7be      	b.n	8006eb4 <_strtod_l+0x84>
 8006f36:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8006f3a:	e7f7      	b.n	8006f2c <_strtod_l+0xfc>
 8006f3c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006f40:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006f42:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006f46:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006f4a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006f4e:	e7ed      	b.n	8006f2c <_strtod_l+0xfc>
 8006f50:	f8df b184 	ldr.w	fp, [pc, #388]	; 80070d8 <_strtod_l+0x2a8>
 8006f54:	f04f 0a00 	mov.w	sl, #0
 8006f58:	e7e8      	b.n	8006f2c <_strtod_l+0xfc>
 8006f5a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006f5e:	f04f 3aff 	mov.w	sl, #4294967295
 8006f62:	e7e3      	b.n	8006f2c <_strtod_l+0xfc>
 8006f64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f66:	1c5a      	adds	r2, r3, #1
 8006f68:	921d      	str	r2, [sp, #116]	; 0x74
 8006f6a:	785b      	ldrb	r3, [r3, #1]
 8006f6c:	2b30      	cmp	r3, #48	; 0x30
 8006f6e:	d0f9      	beq.n	8006f64 <_strtod_l+0x134>
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d09f      	beq.n	8006eb4 <_strtod_l+0x84>
 8006f74:	2301      	movs	r3, #1
 8006f76:	f04f 0900 	mov.w	r9, #0
 8006f7a:	9304      	str	r3, [sp, #16]
 8006f7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006f7e:	930a      	str	r3, [sp, #40]	; 0x28
 8006f80:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006f84:	464f      	mov	r7, r9
 8006f86:	220a      	movs	r2, #10
 8006f88:	981d      	ldr	r0, [sp, #116]	; 0x74
 8006f8a:	7806      	ldrb	r6, [r0, #0]
 8006f8c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006f90:	b2d9      	uxtb	r1, r3
 8006f92:	2909      	cmp	r1, #9
 8006f94:	d92a      	bls.n	8006fec <_strtod_l+0x1bc>
 8006f96:	9907      	ldr	r1, [sp, #28]
 8006f98:	462a      	mov	r2, r5
 8006f9a:	f003 f974 	bl	800a286 <strncmp>
 8006f9e:	b398      	cbz	r0, 8007008 <_strtod_l+0x1d8>
 8006fa0:	2000      	movs	r0, #0
 8006fa2:	4633      	mov	r3, r6
 8006fa4:	463d      	mov	r5, r7
 8006fa6:	9007      	str	r0, [sp, #28]
 8006fa8:	4602      	mov	r2, r0
 8006faa:	2b65      	cmp	r3, #101	; 0x65
 8006fac:	d001      	beq.n	8006fb2 <_strtod_l+0x182>
 8006fae:	2b45      	cmp	r3, #69	; 0x45
 8006fb0:	d118      	bne.n	8006fe4 <_strtod_l+0x1b4>
 8006fb2:	b91d      	cbnz	r5, 8006fbc <_strtod_l+0x18c>
 8006fb4:	9b04      	ldr	r3, [sp, #16]
 8006fb6:	4303      	orrs	r3, r0
 8006fb8:	d098      	beq.n	8006eec <_strtod_l+0xbc>
 8006fba:	2500      	movs	r5, #0
 8006fbc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006fc0:	f108 0301 	add.w	r3, r8, #1
 8006fc4:	931d      	str	r3, [sp, #116]	; 0x74
 8006fc6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006fca:	2b2b      	cmp	r3, #43	; 0x2b
 8006fcc:	d075      	beq.n	80070ba <_strtod_l+0x28a>
 8006fce:	2b2d      	cmp	r3, #45	; 0x2d
 8006fd0:	d07b      	beq.n	80070ca <_strtod_l+0x29a>
 8006fd2:	f04f 0c00 	mov.w	ip, #0
 8006fd6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006fda:	2909      	cmp	r1, #9
 8006fdc:	f240 8082 	bls.w	80070e4 <_strtod_l+0x2b4>
 8006fe0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006fe4:	2600      	movs	r6, #0
 8006fe6:	e09d      	b.n	8007124 <_strtod_l+0x2f4>
 8006fe8:	2300      	movs	r3, #0
 8006fea:	e7c4      	b.n	8006f76 <_strtod_l+0x146>
 8006fec:	2f08      	cmp	r7, #8
 8006fee:	bfd8      	it	le
 8006ff0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006ff2:	f100 0001 	add.w	r0, r0, #1
 8006ff6:	bfda      	itte	le
 8006ff8:	fb02 3301 	mlale	r3, r2, r1, r3
 8006ffc:	9309      	strle	r3, [sp, #36]	; 0x24
 8006ffe:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007002:	3701      	adds	r7, #1
 8007004:	901d      	str	r0, [sp, #116]	; 0x74
 8007006:	e7bf      	b.n	8006f88 <_strtod_l+0x158>
 8007008:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800700a:	195a      	adds	r2, r3, r5
 800700c:	921d      	str	r2, [sp, #116]	; 0x74
 800700e:	5d5b      	ldrb	r3, [r3, r5]
 8007010:	2f00      	cmp	r7, #0
 8007012:	d037      	beq.n	8007084 <_strtod_l+0x254>
 8007014:	9007      	str	r0, [sp, #28]
 8007016:	463d      	mov	r5, r7
 8007018:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800701c:	2a09      	cmp	r2, #9
 800701e:	d912      	bls.n	8007046 <_strtod_l+0x216>
 8007020:	2201      	movs	r2, #1
 8007022:	e7c2      	b.n	8006faa <_strtod_l+0x17a>
 8007024:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007026:	1c5a      	adds	r2, r3, #1
 8007028:	921d      	str	r2, [sp, #116]	; 0x74
 800702a:	785b      	ldrb	r3, [r3, #1]
 800702c:	3001      	adds	r0, #1
 800702e:	2b30      	cmp	r3, #48	; 0x30
 8007030:	d0f8      	beq.n	8007024 <_strtod_l+0x1f4>
 8007032:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007036:	2a08      	cmp	r2, #8
 8007038:	f200 84db 	bhi.w	80079f2 <_strtod_l+0xbc2>
 800703c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800703e:	9007      	str	r0, [sp, #28]
 8007040:	2000      	movs	r0, #0
 8007042:	920a      	str	r2, [sp, #40]	; 0x28
 8007044:	4605      	mov	r5, r0
 8007046:	3b30      	subs	r3, #48	; 0x30
 8007048:	f100 0201 	add.w	r2, r0, #1
 800704c:	d014      	beq.n	8007078 <_strtod_l+0x248>
 800704e:	9907      	ldr	r1, [sp, #28]
 8007050:	4411      	add	r1, r2
 8007052:	9107      	str	r1, [sp, #28]
 8007054:	462a      	mov	r2, r5
 8007056:	eb00 0e05 	add.w	lr, r0, r5
 800705a:	210a      	movs	r1, #10
 800705c:	4572      	cmp	r2, lr
 800705e:	d113      	bne.n	8007088 <_strtod_l+0x258>
 8007060:	182a      	adds	r2, r5, r0
 8007062:	2a08      	cmp	r2, #8
 8007064:	f105 0501 	add.w	r5, r5, #1
 8007068:	4405      	add	r5, r0
 800706a:	dc1c      	bgt.n	80070a6 <_strtod_l+0x276>
 800706c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800706e:	220a      	movs	r2, #10
 8007070:	fb02 3301 	mla	r3, r2, r1, r3
 8007074:	9309      	str	r3, [sp, #36]	; 0x24
 8007076:	2200      	movs	r2, #0
 8007078:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800707a:	1c59      	adds	r1, r3, #1
 800707c:	911d      	str	r1, [sp, #116]	; 0x74
 800707e:	785b      	ldrb	r3, [r3, #1]
 8007080:	4610      	mov	r0, r2
 8007082:	e7c9      	b.n	8007018 <_strtod_l+0x1e8>
 8007084:	4638      	mov	r0, r7
 8007086:	e7d2      	b.n	800702e <_strtod_l+0x1fe>
 8007088:	2a08      	cmp	r2, #8
 800708a:	dc04      	bgt.n	8007096 <_strtod_l+0x266>
 800708c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800708e:	434e      	muls	r6, r1
 8007090:	9609      	str	r6, [sp, #36]	; 0x24
 8007092:	3201      	adds	r2, #1
 8007094:	e7e2      	b.n	800705c <_strtod_l+0x22c>
 8007096:	f102 0c01 	add.w	ip, r2, #1
 800709a:	f1bc 0f10 	cmp.w	ip, #16
 800709e:	bfd8      	it	le
 80070a0:	fb01 f909 	mulle.w	r9, r1, r9
 80070a4:	e7f5      	b.n	8007092 <_strtod_l+0x262>
 80070a6:	2d10      	cmp	r5, #16
 80070a8:	bfdc      	itt	le
 80070aa:	220a      	movle	r2, #10
 80070ac:	fb02 3909 	mlale	r9, r2, r9, r3
 80070b0:	e7e1      	b.n	8007076 <_strtod_l+0x246>
 80070b2:	2300      	movs	r3, #0
 80070b4:	9307      	str	r3, [sp, #28]
 80070b6:	2201      	movs	r2, #1
 80070b8:	e77c      	b.n	8006fb4 <_strtod_l+0x184>
 80070ba:	f04f 0c00 	mov.w	ip, #0
 80070be:	f108 0302 	add.w	r3, r8, #2
 80070c2:	931d      	str	r3, [sp, #116]	; 0x74
 80070c4:	f898 3002 	ldrb.w	r3, [r8, #2]
 80070c8:	e785      	b.n	8006fd6 <_strtod_l+0x1a6>
 80070ca:	f04f 0c01 	mov.w	ip, #1
 80070ce:	e7f6      	b.n	80070be <_strtod_l+0x28e>
 80070d0:	0800ac3c 	.word	0x0800ac3c
 80070d4:	0800a988 	.word	0x0800a988
 80070d8:	7ff00000 	.word	0x7ff00000
 80070dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80070de:	1c59      	adds	r1, r3, #1
 80070e0:	911d      	str	r1, [sp, #116]	; 0x74
 80070e2:	785b      	ldrb	r3, [r3, #1]
 80070e4:	2b30      	cmp	r3, #48	; 0x30
 80070e6:	d0f9      	beq.n	80070dc <_strtod_l+0x2ac>
 80070e8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80070ec:	2908      	cmp	r1, #8
 80070ee:	f63f af79 	bhi.w	8006fe4 <_strtod_l+0x1b4>
 80070f2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80070f6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80070f8:	9308      	str	r3, [sp, #32]
 80070fa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80070fc:	1c59      	adds	r1, r3, #1
 80070fe:	911d      	str	r1, [sp, #116]	; 0x74
 8007100:	785b      	ldrb	r3, [r3, #1]
 8007102:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8007106:	2e09      	cmp	r6, #9
 8007108:	d937      	bls.n	800717a <_strtod_l+0x34a>
 800710a:	9e08      	ldr	r6, [sp, #32]
 800710c:	1b89      	subs	r1, r1, r6
 800710e:	2908      	cmp	r1, #8
 8007110:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007114:	dc02      	bgt.n	800711c <_strtod_l+0x2ec>
 8007116:	4576      	cmp	r6, lr
 8007118:	bfa8      	it	ge
 800711a:	4676      	movge	r6, lr
 800711c:	f1bc 0f00 	cmp.w	ip, #0
 8007120:	d000      	beq.n	8007124 <_strtod_l+0x2f4>
 8007122:	4276      	negs	r6, r6
 8007124:	2d00      	cmp	r5, #0
 8007126:	d14f      	bne.n	80071c8 <_strtod_l+0x398>
 8007128:	9904      	ldr	r1, [sp, #16]
 800712a:	4301      	orrs	r1, r0
 800712c:	f47f aec2 	bne.w	8006eb4 <_strtod_l+0x84>
 8007130:	2a00      	cmp	r2, #0
 8007132:	f47f aedb 	bne.w	8006eec <_strtod_l+0xbc>
 8007136:	2b69      	cmp	r3, #105	; 0x69
 8007138:	d027      	beq.n	800718a <_strtod_l+0x35a>
 800713a:	dc24      	bgt.n	8007186 <_strtod_l+0x356>
 800713c:	2b49      	cmp	r3, #73	; 0x49
 800713e:	d024      	beq.n	800718a <_strtod_l+0x35a>
 8007140:	2b4e      	cmp	r3, #78	; 0x4e
 8007142:	f47f aed3 	bne.w	8006eec <_strtod_l+0xbc>
 8007146:	499e      	ldr	r1, [pc, #632]	; (80073c0 <_strtod_l+0x590>)
 8007148:	a81d      	add	r0, sp, #116	; 0x74
 800714a:	f001 ff35 	bl	8008fb8 <__match>
 800714e:	2800      	cmp	r0, #0
 8007150:	f43f aecc 	beq.w	8006eec <_strtod_l+0xbc>
 8007154:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007156:	781b      	ldrb	r3, [r3, #0]
 8007158:	2b28      	cmp	r3, #40	; 0x28
 800715a:	d12d      	bne.n	80071b8 <_strtod_l+0x388>
 800715c:	4999      	ldr	r1, [pc, #612]	; (80073c4 <_strtod_l+0x594>)
 800715e:	aa20      	add	r2, sp, #128	; 0x80
 8007160:	a81d      	add	r0, sp, #116	; 0x74
 8007162:	f001 ff3d 	bl	8008fe0 <__hexnan>
 8007166:	2805      	cmp	r0, #5
 8007168:	d126      	bne.n	80071b8 <_strtod_l+0x388>
 800716a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800716c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8007170:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007174:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007178:	e69c      	b.n	8006eb4 <_strtod_l+0x84>
 800717a:	210a      	movs	r1, #10
 800717c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007180:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007184:	e7b9      	b.n	80070fa <_strtod_l+0x2ca>
 8007186:	2b6e      	cmp	r3, #110	; 0x6e
 8007188:	e7db      	b.n	8007142 <_strtod_l+0x312>
 800718a:	498f      	ldr	r1, [pc, #572]	; (80073c8 <_strtod_l+0x598>)
 800718c:	a81d      	add	r0, sp, #116	; 0x74
 800718e:	f001 ff13 	bl	8008fb8 <__match>
 8007192:	2800      	cmp	r0, #0
 8007194:	f43f aeaa 	beq.w	8006eec <_strtod_l+0xbc>
 8007198:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800719a:	498c      	ldr	r1, [pc, #560]	; (80073cc <_strtod_l+0x59c>)
 800719c:	3b01      	subs	r3, #1
 800719e:	a81d      	add	r0, sp, #116	; 0x74
 80071a0:	931d      	str	r3, [sp, #116]	; 0x74
 80071a2:	f001 ff09 	bl	8008fb8 <__match>
 80071a6:	b910      	cbnz	r0, 80071ae <_strtod_l+0x37e>
 80071a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80071aa:	3301      	adds	r3, #1
 80071ac:	931d      	str	r3, [sp, #116]	; 0x74
 80071ae:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80073dc <_strtod_l+0x5ac>
 80071b2:	f04f 0a00 	mov.w	sl, #0
 80071b6:	e67d      	b.n	8006eb4 <_strtod_l+0x84>
 80071b8:	4885      	ldr	r0, [pc, #532]	; (80073d0 <_strtod_l+0x5a0>)
 80071ba:	f003 f809 	bl	800a1d0 <nan>
 80071be:	ed8d 0b04 	vstr	d0, [sp, #16]
 80071c2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80071c6:	e675      	b.n	8006eb4 <_strtod_l+0x84>
 80071c8:	9b07      	ldr	r3, [sp, #28]
 80071ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 80071cc:	1af3      	subs	r3, r6, r3
 80071ce:	2f00      	cmp	r7, #0
 80071d0:	bf08      	it	eq
 80071d2:	462f      	moveq	r7, r5
 80071d4:	2d10      	cmp	r5, #16
 80071d6:	9308      	str	r3, [sp, #32]
 80071d8:	46a8      	mov	r8, r5
 80071da:	bfa8      	it	ge
 80071dc:	f04f 0810 	movge.w	r8, #16
 80071e0:	f7f9 f990 	bl	8000504 <__aeabi_ui2d>
 80071e4:	2d09      	cmp	r5, #9
 80071e6:	4682      	mov	sl, r0
 80071e8:	468b      	mov	fp, r1
 80071ea:	dd13      	ble.n	8007214 <_strtod_l+0x3e4>
 80071ec:	4b79      	ldr	r3, [pc, #484]	; (80073d4 <_strtod_l+0x5a4>)
 80071ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80071f2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80071f6:	f7f9 f9ff 	bl	80005f8 <__aeabi_dmul>
 80071fa:	4682      	mov	sl, r0
 80071fc:	4648      	mov	r0, r9
 80071fe:	468b      	mov	fp, r1
 8007200:	f7f9 f980 	bl	8000504 <__aeabi_ui2d>
 8007204:	4602      	mov	r2, r0
 8007206:	460b      	mov	r3, r1
 8007208:	4650      	mov	r0, sl
 800720a:	4659      	mov	r1, fp
 800720c:	f7f9 f83e 	bl	800028c <__adddf3>
 8007210:	4682      	mov	sl, r0
 8007212:	468b      	mov	fp, r1
 8007214:	2d0f      	cmp	r5, #15
 8007216:	dc38      	bgt.n	800728a <_strtod_l+0x45a>
 8007218:	9b08      	ldr	r3, [sp, #32]
 800721a:	2b00      	cmp	r3, #0
 800721c:	f43f ae4a 	beq.w	8006eb4 <_strtod_l+0x84>
 8007220:	dd24      	ble.n	800726c <_strtod_l+0x43c>
 8007222:	2b16      	cmp	r3, #22
 8007224:	dc0b      	bgt.n	800723e <_strtod_l+0x40e>
 8007226:	4d6b      	ldr	r5, [pc, #428]	; (80073d4 <_strtod_l+0x5a4>)
 8007228:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800722c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007230:	4652      	mov	r2, sl
 8007232:	465b      	mov	r3, fp
 8007234:	f7f9 f9e0 	bl	80005f8 <__aeabi_dmul>
 8007238:	4682      	mov	sl, r0
 800723a:	468b      	mov	fp, r1
 800723c:	e63a      	b.n	8006eb4 <_strtod_l+0x84>
 800723e:	9a08      	ldr	r2, [sp, #32]
 8007240:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007244:	4293      	cmp	r3, r2
 8007246:	db20      	blt.n	800728a <_strtod_l+0x45a>
 8007248:	4c62      	ldr	r4, [pc, #392]	; (80073d4 <_strtod_l+0x5a4>)
 800724a:	f1c5 050f 	rsb	r5, r5, #15
 800724e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007252:	4652      	mov	r2, sl
 8007254:	465b      	mov	r3, fp
 8007256:	e9d1 0100 	ldrd	r0, r1, [r1]
 800725a:	f7f9 f9cd 	bl	80005f8 <__aeabi_dmul>
 800725e:	9b08      	ldr	r3, [sp, #32]
 8007260:	1b5d      	subs	r5, r3, r5
 8007262:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007266:	e9d4 2300 	ldrd	r2, r3, [r4]
 800726a:	e7e3      	b.n	8007234 <_strtod_l+0x404>
 800726c:	9b08      	ldr	r3, [sp, #32]
 800726e:	3316      	adds	r3, #22
 8007270:	db0b      	blt.n	800728a <_strtod_l+0x45a>
 8007272:	9b07      	ldr	r3, [sp, #28]
 8007274:	4a57      	ldr	r2, [pc, #348]	; (80073d4 <_strtod_l+0x5a4>)
 8007276:	1b9e      	subs	r6, r3, r6
 8007278:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800727c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007280:	4650      	mov	r0, sl
 8007282:	4659      	mov	r1, fp
 8007284:	f7f9 fae2 	bl	800084c <__aeabi_ddiv>
 8007288:	e7d6      	b.n	8007238 <_strtod_l+0x408>
 800728a:	9b08      	ldr	r3, [sp, #32]
 800728c:	eba5 0808 	sub.w	r8, r5, r8
 8007290:	4498      	add	r8, r3
 8007292:	f1b8 0f00 	cmp.w	r8, #0
 8007296:	dd71      	ble.n	800737c <_strtod_l+0x54c>
 8007298:	f018 030f 	ands.w	r3, r8, #15
 800729c:	d00a      	beq.n	80072b4 <_strtod_l+0x484>
 800729e:	494d      	ldr	r1, [pc, #308]	; (80073d4 <_strtod_l+0x5a4>)
 80072a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80072a4:	4652      	mov	r2, sl
 80072a6:	465b      	mov	r3, fp
 80072a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072ac:	f7f9 f9a4 	bl	80005f8 <__aeabi_dmul>
 80072b0:	4682      	mov	sl, r0
 80072b2:	468b      	mov	fp, r1
 80072b4:	f038 080f 	bics.w	r8, r8, #15
 80072b8:	d04d      	beq.n	8007356 <_strtod_l+0x526>
 80072ba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80072be:	dd22      	ble.n	8007306 <_strtod_l+0x4d6>
 80072c0:	2500      	movs	r5, #0
 80072c2:	462e      	mov	r6, r5
 80072c4:	9509      	str	r5, [sp, #36]	; 0x24
 80072c6:	9507      	str	r5, [sp, #28]
 80072c8:	2322      	movs	r3, #34	; 0x22
 80072ca:	f8df b110 	ldr.w	fp, [pc, #272]	; 80073dc <_strtod_l+0x5ac>
 80072ce:	6023      	str	r3, [r4, #0]
 80072d0:	f04f 0a00 	mov.w	sl, #0
 80072d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	f43f adec 	beq.w	8006eb4 <_strtod_l+0x84>
 80072dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80072de:	4620      	mov	r0, r4
 80072e0:	f001 ff8a 	bl	80091f8 <_Bfree>
 80072e4:	9907      	ldr	r1, [sp, #28]
 80072e6:	4620      	mov	r0, r4
 80072e8:	f001 ff86 	bl	80091f8 <_Bfree>
 80072ec:	4631      	mov	r1, r6
 80072ee:	4620      	mov	r0, r4
 80072f0:	f001 ff82 	bl	80091f8 <_Bfree>
 80072f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072f6:	4620      	mov	r0, r4
 80072f8:	f001 ff7e 	bl	80091f8 <_Bfree>
 80072fc:	4629      	mov	r1, r5
 80072fe:	4620      	mov	r0, r4
 8007300:	f001 ff7a 	bl	80091f8 <_Bfree>
 8007304:	e5d6      	b.n	8006eb4 <_strtod_l+0x84>
 8007306:	2300      	movs	r3, #0
 8007308:	ea4f 1828 	mov.w	r8, r8, asr #4
 800730c:	4650      	mov	r0, sl
 800730e:	4659      	mov	r1, fp
 8007310:	4699      	mov	r9, r3
 8007312:	f1b8 0f01 	cmp.w	r8, #1
 8007316:	dc21      	bgt.n	800735c <_strtod_l+0x52c>
 8007318:	b10b      	cbz	r3, 800731e <_strtod_l+0x4ee>
 800731a:	4682      	mov	sl, r0
 800731c:	468b      	mov	fp, r1
 800731e:	4b2e      	ldr	r3, [pc, #184]	; (80073d8 <_strtod_l+0x5a8>)
 8007320:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007324:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007328:	4652      	mov	r2, sl
 800732a:	465b      	mov	r3, fp
 800732c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007330:	f7f9 f962 	bl	80005f8 <__aeabi_dmul>
 8007334:	4b29      	ldr	r3, [pc, #164]	; (80073dc <_strtod_l+0x5ac>)
 8007336:	460a      	mov	r2, r1
 8007338:	400b      	ands	r3, r1
 800733a:	4929      	ldr	r1, [pc, #164]	; (80073e0 <_strtod_l+0x5b0>)
 800733c:	428b      	cmp	r3, r1
 800733e:	4682      	mov	sl, r0
 8007340:	d8be      	bhi.n	80072c0 <_strtod_l+0x490>
 8007342:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007346:	428b      	cmp	r3, r1
 8007348:	bf86      	itte	hi
 800734a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80073e4 <_strtod_l+0x5b4>
 800734e:	f04f 3aff 	movhi.w	sl, #4294967295
 8007352:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007356:	2300      	movs	r3, #0
 8007358:	9304      	str	r3, [sp, #16]
 800735a:	e081      	b.n	8007460 <_strtod_l+0x630>
 800735c:	f018 0f01 	tst.w	r8, #1
 8007360:	d007      	beq.n	8007372 <_strtod_l+0x542>
 8007362:	4b1d      	ldr	r3, [pc, #116]	; (80073d8 <_strtod_l+0x5a8>)
 8007364:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736c:	f7f9 f944 	bl	80005f8 <__aeabi_dmul>
 8007370:	2301      	movs	r3, #1
 8007372:	f109 0901 	add.w	r9, r9, #1
 8007376:	ea4f 0868 	mov.w	r8, r8, asr #1
 800737a:	e7ca      	b.n	8007312 <_strtod_l+0x4e2>
 800737c:	d0eb      	beq.n	8007356 <_strtod_l+0x526>
 800737e:	f1c8 0800 	rsb	r8, r8, #0
 8007382:	f018 020f 	ands.w	r2, r8, #15
 8007386:	d00a      	beq.n	800739e <_strtod_l+0x56e>
 8007388:	4b12      	ldr	r3, [pc, #72]	; (80073d4 <_strtod_l+0x5a4>)
 800738a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800738e:	4650      	mov	r0, sl
 8007390:	4659      	mov	r1, fp
 8007392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007396:	f7f9 fa59 	bl	800084c <__aeabi_ddiv>
 800739a:	4682      	mov	sl, r0
 800739c:	468b      	mov	fp, r1
 800739e:	ea5f 1828 	movs.w	r8, r8, asr #4
 80073a2:	d0d8      	beq.n	8007356 <_strtod_l+0x526>
 80073a4:	f1b8 0f1f 	cmp.w	r8, #31
 80073a8:	dd1e      	ble.n	80073e8 <_strtod_l+0x5b8>
 80073aa:	2500      	movs	r5, #0
 80073ac:	462e      	mov	r6, r5
 80073ae:	9509      	str	r5, [sp, #36]	; 0x24
 80073b0:	9507      	str	r5, [sp, #28]
 80073b2:	2322      	movs	r3, #34	; 0x22
 80073b4:	f04f 0a00 	mov.w	sl, #0
 80073b8:	f04f 0b00 	mov.w	fp, #0
 80073bc:	6023      	str	r3, [r4, #0]
 80073be:	e789      	b.n	80072d4 <_strtod_l+0x4a4>
 80073c0:	0800a959 	.word	0x0800a959
 80073c4:	0800a99c 	.word	0x0800a99c
 80073c8:	0800a951 	.word	0x0800a951
 80073cc:	0800aadc 	.word	0x0800aadc
 80073d0:	0800adf8 	.word	0x0800adf8
 80073d4:	0800acd8 	.word	0x0800acd8
 80073d8:	0800acb0 	.word	0x0800acb0
 80073dc:	7ff00000 	.word	0x7ff00000
 80073e0:	7ca00000 	.word	0x7ca00000
 80073e4:	7fefffff 	.word	0x7fefffff
 80073e8:	f018 0310 	ands.w	r3, r8, #16
 80073ec:	bf18      	it	ne
 80073ee:	236a      	movne	r3, #106	; 0x6a
 80073f0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80077a8 <_strtod_l+0x978>
 80073f4:	9304      	str	r3, [sp, #16]
 80073f6:	4650      	mov	r0, sl
 80073f8:	4659      	mov	r1, fp
 80073fa:	2300      	movs	r3, #0
 80073fc:	f018 0f01 	tst.w	r8, #1
 8007400:	d004      	beq.n	800740c <_strtod_l+0x5dc>
 8007402:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007406:	f7f9 f8f7 	bl	80005f8 <__aeabi_dmul>
 800740a:	2301      	movs	r3, #1
 800740c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007410:	f109 0908 	add.w	r9, r9, #8
 8007414:	d1f2      	bne.n	80073fc <_strtod_l+0x5cc>
 8007416:	b10b      	cbz	r3, 800741c <_strtod_l+0x5ec>
 8007418:	4682      	mov	sl, r0
 800741a:	468b      	mov	fp, r1
 800741c:	9b04      	ldr	r3, [sp, #16]
 800741e:	b1bb      	cbz	r3, 8007450 <_strtod_l+0x620>
 8007420:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007424:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007428:	2b00      	cmp	r3, #0
 800742a:	4659      	mov	r1, fp
 800742c:	dd10      	ble.n	8007450 <_strtod_l+0x620>
 800742e:	2b1f      	cmp	r3, #31
 8007430:	f340 8128 	ble.w	8007684 <_strtod_l+0x854>
 8007434:	2b34      	cmp	r3, #52	; 0x34
 8007436:	bfde      	ittt	le
 8007438:	3b20      	suble	r3, #32
 800743a:	f04f 32ff 	movle.w	r2, #4294967295
 800743e:	fa02 f303 	lslle.w	r3, r2, r3
 8007442:	f04f 0a00 	mov.w	sl, #0
 8007446:	bfcc      	ite	gt
 8007448:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800744c:	ea03 0b01 	andle.w	fp, r3, r1
 8007450:	2200      	movs	r2, #0
 8007452:	2300      	movs	r3, #0
 8007454:	4650      	mov	r0, sl
 8007456:	4659      	mov	r1, fp
 8007458:	f7f9 fb36 	bl	8000ac8 <__aeabi_dcmpeq>
 800745c:	2800      	cmp	r0, #0
 800745e:	d1a4      	bne.n	80073aa <_strtod_l+0x57a>
 8007460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007462:	9300      	str	r3, [sp, #0]
 8007464:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007466:	462b      	mov	r3, r5
 8007468:	463a      	mov	r2, r7
 800746a:	4620      	mov	r0, r4
 800746c:	f001 ff30 	bl	80092d0 <__s2b>
 8007470:	9009      	str	r0, [sp, #36]	; 0x24
 8007472:	2800      	cmp	r0, #0
 8007474:	f43f af24 	beq.w	80072c0 <_strtod_l+0x490>
 8007478:	9b07      	ldr	r3, [sp, #28]
 800747a:	1b9e      	subs	r6, r3, r6
 800747c:	9b08      	ldr	r3, [sp, #32]
 800747e:	2b00      	cmp	r3, #0
 8007480:	bfb4      	ite	lt
 8007482:	4633      	movlt	r3, r6
 8007484:	2300      	movge	r3, #0
 8007486:	9310      	str	r3, [sp, #64]	; 0x40
 8007488:	9b08      	ldr	r3, [sp, #32]
 800748a:	2500      	movs	r5, #0
 800748c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007490:	9318      	str	r3, [sp, #96]	; 0x60
 8007492:	462e      	mov	r6, r5
 8007494:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007496:	4620      	mov	r0, r4
 8007498:	6859      	ldr	r1, [r3, #4]
 800749a:	f001 fe6d 	bl	8009178 <_Balloc>
 800749e:	9007      	str	r0, [sp, #28]
 80074a0:	2800      	cmp	r0, #0
 80074a2:	f43f af11 	beq.w	80072c8 <_strtod_l+0x498>
 80074a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074a8:	691a      	ldr	r2, [r3, #16]
 80074aa:	3202      	adds	r2, #2
 80074ac:	f103 010c 	add.w	r1, r3, #12
 80074b0:	0092      	lsls	r2, r2, #2
 80074b2:	300c      	adds	r0, #12
 80074b4:	f001 fe52 	bl	800915c <memcpy>
 80074b8:	ec4b ab10 	vmov	d0, sl, fp
 80074bc:	aa20      	add	r2, sp, #128	; 0x80
 80074be:	a91f      	add	r1, sp, #124	; 0x7c
 80074c0:	4620      	mov	r0, r4
 80074c2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80074c6:	f002 fa3f 	bl	8009948 <__d2b>
 80074ca:	901e      	str	r0, [sp, #120]	; 0x78
 80074cc:	2800      	cmp	r0, #0
 80074ce:	f43f aefb 	beq.w	80072c8 <_strtod_l+0x498>
 80074d2:	2101      	movs	r1, #1
 80074d4:	4620      	mov	r0, r4
 80074d6:	f001 ff95 	bl	8009404 <__i2b>
 80074da:	4606      	mov	r6, r0
 80074dc:	2800      	cmp	r0, #0
 80074de:	f43f aef3 	beq.w	80072c8 <_strtod_l+0x498>
 80074e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80074e4:	9904      	ldr	r1, [sp, #16]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	bfab      	itete	ge
 80074ea:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80074ec:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80074ee:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80074f0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80074f4:	bfac      	ite	ge
 80074f6:	eb03 0902 	addge.w	r9, r3, r2
 80074fa:	1ad7      	sublt	r7, r2, r3
 80074fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80074fe:	eba3 0801 	sub.w	r8, r3, r1
 8007502:	4490      	add	r8, r2
 8007504:	4ba3      	ldr	r3, [pc, #652]	; (8007794 <_strtod_l+0x964>)
 8007506:	f108 38ff 	add.w	r8, r8, #4294967295
 800750a:	4598      	cmp	r8, r3
 800750c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007510:	f280 80cc 	bge.w	80076ac <_strtod_l+0x87c>
 8007514:	eba3 0308 	sub.w	r3, r3, r8
 8007518:	2b1f      	cmp	r3, #31
 800751a:	eba2 0203 	sub.w	r2, r2, r3
 800751e:	f04f 0101 	mov.w	r1, #1
 8007522:	f300 80b6 	bgt.w	8007692 <_strtod_l+0x862>
 8007526:	fa01 f303 	lsl.w	r3, r1, r3
 800752a:	9311      	str	r3, [sp, #68]	; 0x44
 800752c:	2300      	movs	r3, #0
 800752e:	930c      	str	r3, [sp, #48]	; 0x30
 8007530:	eb09 0802 	add.w	r8, r9, r2
 8007534:	9b04      	ldr	r3, [sp, #16]
 8007536:	45c1      	cmp	r9, r8
 8007538:	4417      	add	r7, r2
 800753a:	441f      	add	r7, r3
 800753c:	464b      	mov	r3, r9
 800753e:	bfa8      	it	ge
 8007540:	4643      	movge	r3, r8
 8007542:	42bb      	cmp	r3, r7
 8007544:	bfa8      	it	ge
 8007546:	463b      	movge	r3, r7
 8007548:	2b00      	cmp	r3, #0
 800754a:	bfc2      	ittt	gt
 800754c:	eba8 0803 	subgt.w	r8, r8, r3
 8007550:	1aff      	subgt	r7, r7, r3
 8007552:	eba9 0903 	subgt.w	r9, r9, r3
 8007556:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007558:	2b00      	cmp	r3, #0
 800755a:	dd17      	ble.n	800758c <_strtod_l+0x75c>
 800755c:	4631      	mov	r1, r6
 800755e:	461a      	mov	r2, r3
 8007560:	4620      	mov	r0, r4
 8007562:	f002 f80b 	bl	800957c <__pow5mult>
 8007566:	4606      	mov	r6, r0
 8007568:	2800      	cmp	r0, #0
 800756a:	f43f aead 	beq.w	80072c8 <_strtod_l+0x498>
 800756e:	4601      	mov	r1, r0
 8007570:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007572:	4620      	mov	r0, r4
 8007574:	f001 ff5c 	bl	8009430 <__multiply>
 8007578:	900f      	str	r0, [sp, #60]	; 0x3c
 800757a:	2800      	cmp	r0, #0
 800757c:	f43f aea4 	beq.w	80072c8 <_strtod_l+0x498>
 8007580:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007582:	4620      	mov	r0, r4
 8007584:	f001 fe38 	bl	80091f8 <_Bfree>
 8007588:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800758a:	931e      	str	r3, [sp, #120]	; 0x78
 800758c:	f1b8 0f00 	cmp.w	r8, #0
 8007590:	f300 8091 	bgt.w	80076b6 <_strtod_l+0x886>
 8007594:	9b08      	ldr	r3, [sp, #32]
 8007596:	2b00      	cmp	r3, #0
 8007598:	dd08      	ble.n	80075ac <_strtod_l+0x77c>
 800759a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800759c:	9907      	ldr	r1, [sp, #28]
 800759e:	4620      	mov	r0, r4
 80075a0:	f001 ffec 	bl	800957c <__pow5mult>
 80075a4:	9007      	str	r0, [sp, #28]
 80075a6:	2800      	cmp	r0, #0
 80075a8:	f43f ae8e 	beq.w	80072c8 <_strtod_l+0x498>
 80075ac:	2f00      	cmp	r7, #0
 80075ae:	dd08      	ble.n	80075c2 <_strtod_l+0x792>
 80075b0:	9907      	ldr	r1, [sp, #28]
 80075b2:	463a      	mov	r2, r7
 80075b4:	4620      	mov	r0, r4
 80075b6:	f002 f83b 	bl	8009630 <__lshift>
 80075ba:	9007      	str	r0, [sp, #28]
 80075bc:	2800      	cmp	r0, #0
 80075be:	f43f ae83 	beq.w	80072c8 <_strtod_l+0x498>
 80075c2:	f1b9 0f00 	cmp.w	r9, #0
 80075c6:	dd08      	ble.n	80075da <_strtod_l+0x7aa>
 80075c8:	4631      	mov	r1, r6
 80075ca:	464a      	mov	r2, r9
 80075cc:	4620      	mov	r0, r4
 80075ce:	f002 f82f 	bl	8009630 <__lshift>
 80075d2:	4606      	mov	r6, r0
 80075d4:	2800      	cmp	r0, #0
 80075d6:	f43f ae77 	beq.w	80072c8 <_strtod_l+0x498>
 80075da:	9a07      	ldr	r2, [sp, #28]
 80075dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80075de:	4620      	mov	r0, r4
 80075e0:	f002 f8ae 	bl	8009740 <__mdiff>
 80075e4:	4605      	mov	r5, r0
 80075e6:	2800      	cmp	r0, #0
 80075e8:	f43f ae6e 	beq.w	80072c8 <_strtod_l+0x498>
 80075ec:	68c3      	ldr	r3, [r0, #12]
 80075ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80075f0:	2300      	movs	r3, #0
 80075f2:	60c3      	str	r3, [r0, #12]
 80075f4:	4631      	mov	r1, r6
 80075f6:	f002 f887 	bl	8009708 <__mcmp>
 80075fa:	2800      	cmp	r0, #0
 80075fc:	da65      	bge.n	80076ca <_strtod_l+0x89a>
 80075fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007600:	ea53 030a 	orrs.w	r3, r3, sl
 8007604:	f040 8087 	bne.w	8007716 <_strtod_l+0x8e6>
 8007608:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800760c:	2b00      	cmp	r3, #0
 800760e:	f040 8082 	bne.w	8007716 <_strtod_l+0x8e6>
 8007612:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007616:	0d1b      	lsrs	r3, r3, #20
 8007618:	051b      	lsls	r3, r3, #20
 800761a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800761e:	d97a      	bls.n	8007716 <_strtod_l+0x8e6>
 8007620:	696b      	ldr	r3, [r5, #20]
 8007622:	b913      	cbnz	r3, 800762a <_strtod_l+0x7fa>
 8007624:	692b      	ldr	r3, [r5, #16]
 8007626:	2b01      	cmp	r3, #1
 8007628:	dd75      	ble.n	8007716 <_strtod_l+0x8e6>
 800762a:	4629      	mov	r1, r5
 800762c:	2201      	movs	r2, #1
 800762e:	4620      	mov	r0, r4
 8007630:	f001 fffe 	bl	8009630 <__lshift>
 8007634:	4631      	mov	r1, r6
 8007636:	4605      	mov	r5, r0
 8007638:	f002 f866 	bl	8009708 <__mcmp>
 800763c:	2800      	cmp	r0, #0
 800763e:	dd6a      	ble.n	8007716 <_strtod_l+0x8e6>
 8007640:	9904      	ldr	r1, [sp, #16]
 8007642:	4a55      	ldr	r2, [pc, #340]	; (8007798 <_strtod_l+0x968>)
 8007644:	465b      	mov	r3, fp
 8007646:	2900      	cmp	r1, #0
 8007648:	f000 8085 	beq.w	8007756 <_strtod_l+0x926>
 800764c:	ea02 010b 	and.w	r1, r2, fp
 8007650:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007654:	dc7f      	bgt.n	8007756 <_strtod_l+0x926>
 8007656:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800765a:	f77f aeaa 	ble.w	80073b2 <_strtod_l+0x582>
 800765e:	4a4f      	ldr	r2, [pc, #316]	; (800779c <_strtod_l+0x96c>)
 8007660:	2300      	movs	r3, #0
 8007662:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8007666:	4650      	mov	r0, sl
 8007668:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800766c:	4659      	mov	r1, fp
 800766e:	f7f8 ffc3 	bl	80005f8 <__aeabi_dmul>
 8007672:	460b      	mov	r3, r1
 8007674:	4303      	orrs	r3, r0
 8007676:	bf08      	it	eq
 8007678:	2322      	moveq	r3, #34	; 0x22
 800767a:	4682      	mov	sl, r0
 800767c:	468b      	mov	fp, r1
 800767e:	bf08      	it	eq
 8007680:	6023      	streq	r3, [r4, #0]
 8007682:	e62b      	b.n	80072dc <_strtod_l+0x4ac>
 8007684:	f04f 32ff 	mov.w	r2, #4294967295
 8007688:	fa02 f303 	lsl.w	r3, r2, r3
 800768c:	ea03 0a0a 	and.w	sl, r3, sl
 8007690:	e6de      	b.n	8007450 <_strtod_l+0x620>
 8007692:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007696:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800769a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800769e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80076a2:	fa01 f308 	lsl.w	r3, r1, r8
 80076a6:	930c      	str	r3, [sp, #48]	; 0x30
 80076a8:	9111      	str	r1, [sp, #68]	; 0x44
 80076aa:	e741      	b.n	8007530 <_strtod_l+0x700>
 80076ac:	2300      	movs	r3, #0
 80076ae:	930c      	str	r3, [sp, #48]	; 0x30
 80076b0:	2301      	movs	r3, #1
 80076b2:	9311      	str	r3, [sp, #68]	; 0x44
 80076b4:	e73c      	b.n	8007530 <_strtod_l+0x700>
 80076b6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80076b8:	4642      	mov	r2, r8
 80076ba:	4620      	mov	r0, r4
 80076bc:	f001 ffb8 	bl	8009630 <__lshift>
 80076c0:	901e      	str	r0, [sp, #120]	; 0x78
 80076c2:	2800      	cmp	r0, #0
 80076c4:	f47f af66 	bne.w	8007594 <_strtod_l+0x764>
 80076c8:	e5fe      	b.n	80072c8 <_strtod_l+0x498>
 80076ca:	465f      	mov	r7, fp
 80076cc:	d16e      	bne.n	80077ac <_strtod_l+0x97c>
 80076ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80076d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80076d4:	b342      	cbz	r2, 8007728 <_strtod_l+0x8f8>
 80076d6:	4a32      	ldr	r2, [pc, #200]	; (80077a0 <_strtod_l+0x970>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d128      	bne.n	800772e <_strtod_l+0x8fe>
 80076dc:	9b04      	ldr	r3, [sp, #16]
 80076de:	4650      	mov	r0, sl
 80076e0:	b1eb      	cbz	r3, 800771e <_strtod_l+0x8ee>
 80076e2:	4a2d      	ldr	r2, [pc, #180]	; (8007798 <_strtod_l+0x968>)
 80076e4:	403a      	ands	r2, r7
 80076e6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80076ea:	f04f 31ff 	mov.w	r1, #4294967295
 80076ee:	d819      	bhi.n	8007724 <_strtod_l+0x8f4>
 80076f0:	0d12      	lsrs	r2, r2, #20
 80076f2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80076f6:	fa01 f303 	lsl.w	r3, r1, r3
 80076fa:	4298      	cmp	r0, r3
 80076fc:	d117      	bne.n	800772e <_strtod_l+0x8fe>
 80076fe:	4b29      	ldr	r3, [pc, #164]	; (80077a4 <_strtod_l+0x974>)
 8007700:	429f      	cmp	r7, r3
 8007702:	d102      	bne.n	800770a <_strtod_l+0x8da>
 8007704:	3001      	adds	r0, #1
 8007706:	f43f addf 	beq.w	80072c8 <_strtod_l+0x498>
 800770a:	4b23      	ldr	r3, [pc, #140]	; (8007798 <_strtod_l+0x968>)
 800770c:	403b      	ands	r3, r7
 800770e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007712:	f04f 0a00 	mov.w	sl, #0
 8007716:	9b04      	ldr	r3, [sp, #16]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d1a0      	bne.n	800765e <_strtod_l+0x82e>
 800771c:	e5de      	b.n	80072dc <_strtod_l+0x4ac>
 800771e:	f04f 33ff 	mov.w	r3, #4294967295
 8007722:	e7ea      	b.n	80076fa <_strtod_l+0x8ca>
 8007724:	460b      	mov	r3, r1
 8007726:	e7e8      	b.n	80076fa <_strtod_l+0x8ca>
 8007728:	ea53 030a 	orrs.w	r3, r3, sl
 800772c:	d088      	beq.n	8007640 <_strtod_l+0x810>
 800772e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007730:	b1db      	cbz	r3, 800776a <_strtod_l+0x93a>
 8007732:	423b      	tst	r3, r7
 8007734:	d0ef      	beq.n	8007716 <_strtod_l+0x8e6>
 8007736:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007738:	9a04      	ldr	r2, [sp, #16]
 800773a:	4650      	mov	r0, sl
 800773c:	4659      	mov	r1, fp
 800773e:	b1c3      	cbz	r3, 8007772 <_strtod_l+0x942>
 8007740:	f7ff fb5a 	bl	8006df8 <sulp>
 8007744:	4602      	mov	r2, r0
 8007746:	460b      	mov	r3, r1
 8007748:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800774c:	f7f8 fd9e 	bl	800028c <__adddf3>
 8007750:	4682      	mov	sl, r0
 8007752:	468b      	mov	fp, r1
 8007754:	e7df      	b.n	8007716 <_strtod_l+0x8e6>
 8007756:	4013      	ands	r3, r2
 8007758:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800775c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007760:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007764:	f04f 3aff 	mov.w	sl, #4294967295
 8007768:	e7d5      	b.n	8007716 <_strtod_l+0x8e6>
 800776a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800776c:	ea13 0f0a 	tst.w	r3, sl
 8007770:	e7e0      	b.n	8007734 <_strtod_l+0x904>
 8007772:	f7ff fb41 	bl	8006df8 <sulp>
 8007776:	4602      	mov	r2, r0
 8007778:	460b      	mov	r3, r1
 800777a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800777e:	f7f8 fd83 	bl	8000288 <__aeabi_dsub>
 8007782:	2200      	movs	r2, #0
 8007784:	2300      	movs	r3, #0
 8007786:	4682      	mov	sl, r0
 8007788:	468b      	mov	fp, r1
 800778a:	f7f9 f99d 	bl	8000ac8 <__aeabi_dcmpeq>
 800778e:	2800      	cmp	r0, #0
 8007790:	d0c1      	beq.n	8007716 <_strtod_l+0x8e6>
 8007792:	e60e      	b.n	80073b2 <_strtod_l+0x582>
 8007794:	fffffc02 	.word	0xfffffc02
 8007798:	7ff00000 	.word	0x7ff00000
 800779c:	39500000 	.word	0x39500000
 80077a0:	000fffff 	.word	0x000fffff
 80077a4:	7fefffff 	.word	0x7fefffff
 80077a8:	0800a9b0 	.word	0x0800a9b0
 80077ac:	4631      	mov	r1, r6
 80077ae:	4628      	mov	r0, r5
 80077b0:	f002 f926 	bl	8009a00 <__ratio>
 80077b4:	ec59 8b10 	vmov	r8, r9, d0
 80077b8:	ee10 0a10 	vmov	r0, s0
 80077bc:	2200      	movs	r2, #0
 80077be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80077c2:	4649      	mov	r1, r9
 80077c4:	f7f9 f994 	bl	8000af0 <__aeabi_dcmple>
 80077c8:	2800      	cmp	r0, #0
 80077ca:	d07c      	beq.n	80078c6 <_strtod_l+0xa96>
 80077cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d04c      	beq.n	800786c <_strtod_l+0xa3c>
 80077d2:	4b95      	ldr	r3, [pc, #596]	; (8007a28 <_strtod_l+0xbf8>)
 80077d4:	2200      	movs	r2, #0
 80077d6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80077da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007a28 <_strtod_l+0xbf8>
 80077de:	f04f 0800 	mov.w	r8, #0
 80077e2:	4b92      	ldr	r3, [pc, #584]	; (8007a2c <_strtod_l+0xbfc>)
 80077e4:	403b      	ands	r3, r7
 80077e6:	9311      	str	r3, [sp, #68]	; 0x44
 80077e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80077ea:	4b91      	ldr	r3, [pc, #580]	; (8007a30 <_strtod_l+0xc00>)
 80077ec:	429a      	cmp	r2, r3
 80077ee:	f040 80b2 	bne.w	8007956 <_strtod_l+0xb26>
 80077f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80077f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80077fa:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80077fe:	ec4b ab10 	vmov	d0, sl, fp
 8007802:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8007806:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800780a:	f002 f821 	bl	8009850 <__ulp>
 800780e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007812:	ec53 2b10 	vmov	r2, r3, d0
 8007816:	f7f8 feef 	bl	80005f8 <__aeabi_dmul>
 800781a:	4652      	mov	r2, sl
 800781c:	465b      	mov	r3, fp
 800781e:	f7f8 fd35 	bl	800028c <__adddf3>
 8007822:	460b      	mov	r3, r1
 8007824:	4981      	ldr	r1, [pc, #516]	; (8007a2c <_strtod_l+0xbfc>)
 8007826:	4a83      	ldr	r2, [pc, #524]	; (8007a34 <_strtod_l+0xc04>)
 8007828:	4019      	ands	r1, r3
 800782a:	4291      	cmp	r1, r2
 800782c:	4682      	mov	sl, r0
 800782e:	d95e      	bls.n	80078ee <_strtod_l+0xabe>
 8007830:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007832:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007836:	4293      	cmp	r3, r2
 8007838:	d103      	bne.n	8007842 <_strtod_l+0xa12>
 800783a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800783c:	3301      	adds	r3, #1
 800783e:	f43f ad43 	beq.w	80072c8 <_strtod_l+0x498>
 8007842:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007a40 <_strtod_l+0xc10>
 8007846:	f04f 3aff 	mov.w	sl, #4294967295
 800784a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800784c:	4620      	mov	r0, r4
 800784e:	f001 fcd3 	bl	80091f8 <_Bfree>
 8007852:	9907      	ldr	r1, [sp, #28]
 8007854:	4620      	mov	r0, r4
 8007856:	f001 fccf 	bl	80091f8 <_Bfree>
 800785a:	4631      	mov	r1, r6
 800785c:	4620      	mov	r0, r4
 800785e:	f001 fccb 	bl	80091f8 <_Bfree>
 8007862:	4629      	mov	r1, r5
 8007864:	4620      	mov	r0, r4
 8007866:	f001 fcc7 	bl	80091f8 <_Bfree>
 800786a:	e613      	b.n	8007494 <_strtod_l+0x664>
 800786c:	f1ba 0f00 	cmp.w	sl, #0
 8007870:	d11b      	bne.n	80078aa <_strtod_l+0xa7a>
 8007872:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007876:	b9f3      	cbnz	r3, 80078b6 <_strtod_l+0xa86>
 8007878:	4b6b      	ldr	r3, [pc, #428]	; (8007a28 <_strtod_l+0xbf8>)
 800787a:	2200      	movs	r2, #0
 800787c:	4640      	mov	r0, r8
 800787e:	4649      	mov	r1, r9
 8007880:	f7f9 f92c 	bl	8000adc <__aeabi_dcmplt>
 8007884:	b9d0      	cbnz	r0, 80078bc <_strtod_l+0xa8c>
 8007886:	4640      	mov	r0, r8
 8007888:	4649      	mov	r1, r9
 800788a:	4b6b      	ldr	r3, [pc, #428]	; (8007a38 <_strtod_l+0xc08>)
 800788c:	2200      	movs	r2, #0
 800788e:	f7f8 feb3 	bl	80005f8 <__aeabi_dmul>
 8007892:	4680      	mov	r8, r0
 8007894:	4689      	mov	r9, r1
 8007896:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800789a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800789e:	931b      	str	r3, [sp, #108]	; 0x6c
 80078a0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80078a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80078a8:	e79b      	b.n	80077e2 <_strtod_l+0x9b2>
 80078aa:	f1ba 0f01 	cmp.w	sl, #1
 80078ae:	d102      	bne.n	80078b6 <_strtod_l+0xa86>
 80078b0:	2f00      	cmp	r7, #0
 80078b2:	f43f ad7e 	beq.w	80073b2 <_strtod_l+0x582>
 80078b6:	4b61      	ldr	r3, [pc, #388]	; (8007a3c <_strtod_l+0xc0c>)
 80078b8:	2200      	movs	r2, #0
 80078ba:	e78c      	b.n	80077d6 <_strtod_l+0x9a6>
 80078bc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007a38 <_strtod_l+0xc08>
 80078c0:	f04f 0800 	mov.w	r8, #0
 80078c4:	e7e7      	b.n	8007896 <_strtod_l+0xa66>
 80078c6:	4b5c      	ldr	r3, [pc, #368]	; (8007a38 <_strtod_l+0xc08>)
 80078c8:	4640      	mov	r0, r8
 80078ca:	4649      	mov	r1, r9
 80078cc:	2200      	movs	r2, #0
 80078ce:	f7f8 fe93 	bl	80005f8 <__aeabi_dmul>
 80078d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80078d4:	4680      	mov	r8, r0
 80078d6:	4689      	mov	r9, r1
 80078d8:	b933      	cbnz	r3, 80078e8 <_strtod_l+0xab8>
 80078da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80078de:	9012      	str	r0, [sp, #72]	; 0x48
 80078e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80078e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80078e6:	e7dd      	b.n	80078a4 <_strtod_l+0xa74>
 80078e8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80078ec:	e7f9      	b.n	80078e2 <_strtod_l+0xab2>
 80078ee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80078f2:	9b04      	ldr	r3, [sp, #16]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d1a8      	bne.n	800784a <_strtod_l+0xa1a>
 80078f8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80078fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80078fe:	0d1b      	lsrs	r3, r3, #20
 8007900:	051b      	lsls	r3, r3, #20
 8007902:	429a      	cmp	r2, r3
 8007904:	d1a1      	bne.n	800784a <_strtod_l+0xa1a>
 8007906:	4640      	mov	r0, r8
 8007908:	4649      	mov	r1, r9
 800790a:	f7f9 f9d5 	bl	8000cb8 <__aeabi_d2lz>
 800790e:	f7f8 fe45 	bl	800059c <__aeabi_l2d>
 8007912:	4602      	mov	r2, r0
 8007914:	460b      	mov	r3, r1
 8007916:	4640      	mov	r0, r8
 8007918:	4649      	mov	r1, r9
 800791a:	f7f8 fcb5 	bl	8000288 <__aeabi_dsub>
 800791e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007920:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007924:	ea43 030a 	orr.w	r3, r3, sl
 8007928:	4313      	orrs	r3, r2
 800792a:	4680      	mov	r8, r0
 800792c:	4689      	mov	r9, r1
 800792e:	d053      	beq.n	80079d8 <_strtod_l+0xba8>
 8007930:	a335      	add	r3, pc, #212	; (adr r3, 8007a08 <_strtod_l+0xbd8>)
 8007932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007936:	f7f9 f8d1 	bl	8000adc <__aeabi_dcmplt>
 800793a:	2800      	cmp	r0, #0
 800793c:	f47f acce 	bne.w	80072dc <_strtod_l+0x4ac>
 8007940:	a333      	add	r3, pc, #204	; (adr r3, 8007a10 <_strtod_l+0xbe0>)
 8007942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007946:	4640      	mov	r0, r8
 8007948:	4649      	mov	r1, r9
 800794a:	f7f9 f8e5 	bl	8000b18 <__aeabi_dcmpgt>
 800794e:	2800      	cmp	r0, #0
 8007950:	f43f af7b 	beq.w	800784a <_strtod_l+0xa1a>
 8007954:	e4c2      	b.n	80072dc <_strtod_l+0x4ac>
 8007956:	9b04      	ldr	r3, [sp, #16]
 8007958:	b333      	cbz	r3, 80079a8 <_strtod_l+0xb78>
 800795a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800795c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007960:	d822      	bhi.n	80079a8 <_strtod_l+0xb78>
 8007962:	a32d      	add	r3, pc, #180	; (adr r3, 8007a18 <_strtod_l+0xbe8>)
 8007964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007968:	4640      	mov	r0, r8
 800796a:	4649      	mov	r1, r9
 800796c:	f7f9 f8c0 	bl	8000af0 <__aeabi_dcmple>
 8007970:	b1a0      	cbz	r0, 800799c <_strtod_l+0xb6c>
 8007972:	4649      	mov	r1, r9
 8007974:	4640      	mov	r0, r8
 8007976:	f7f9 f917 	bl	8000ba8 <__aeabi_d2uiz>
 800797a:	2801      	cmp	r0, #1
 800797c:	bf38      	it	cc
 800797e:	2001      	movcc	r0, #1
 8007980:	f7f8 fdc0 	bl	8000504 <__aeabi_ui2d>
 8007984:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007986:	4680      	mov	r8, r0
 8007988:	4689      	mov	r9, r1
 800798a:	bb13      	cbnz	r3, 80079d2 <_strtod_l+0xba2>
 800798c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007990:	9014      	str	r0, [sp, #80]	; 0x50
 8007992:	9315      	str	r3, [sp, #84]	; 0x54
 8007994:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007998:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800799c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800799e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80079a0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80079a4:	1a9b      	subs	r3, r3, r2
 80079a6:	930d      	str	r3, [sp, #52]	; 0x34
 80079a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80079ac:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80079b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80079b4:	f001 ff4c 	bl	8009850 <__ulp>
 80079b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80079bc:	ec53 2b10 	vmov	r2, r3, d0
 80079c0:	f7f8 fe1a 	bl	80005f8 <__aeabi_dmul>
 80079c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80079c8:	f7f8 fc60 	bl	800028c <__adddf3>
 80079cc:	4682      	mov	sl, r0
 80079ce:	468b      	mov	fp, r1
 80079d0:	e78f      	b.n	80078f2 <_strtod_l+0xac2>
 80079d2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80079d6:	e7dd      	b.n	8007994 <_strtod_l+0xb64>
 80079d8:	a311      	add	r3, pc, #68	; (adr r3, 8007a20 <_strtod_l+0xbf0>)
 80079da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079de:	f7f9 f87d 	bl	8000adc <__aeabi_dcmplt>
 80079e2:	e7b4      	b.n	800794e <_strtod_l+0xb1e>
 80079e4:	2300      	movs	r3, #0
 80079e6:	930e      	str	r3, [sp, #56]	; 0x38
 80079e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80079ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80079ec:	6013      	str	r3, [r2, #0]
 80079ee:	f7ff ba65 	b.w	8006ebc <_strtod_l+0x8c>
 80079f2:	2b65      	cmp	r3, #101	; 0x65
 80079f4:	f43f ab5d 	beq.w	80070b2 <_strtod_l+0x282>
 80079f8:	2b45      	cmp	r3, #69	; 0x45
 80079fa:	f43f ab5a 	beq.w	80070b2 <_strtod_l+0x282>
 80079fe:	2201      	movs	r2, #1
 8007a00:	f7ff bb92 	b.w	8007128 <_strtod_l+0x2f8>
 8007a04:	f3af 8000 	nop.w
 8007a08:	94a03595 	.word	0x94a03595
 8007a0c:	3fdfffff 	.word	0x3fdfffff
 8007a10:	35afe535 	.word	0x35afe535
 8007a14:	3fe00000 	.word	0x3fe00000
 8007a18:	ffc00000 	.word	0xffc00000
 8007a1c:	41dfffff 	.word	0x41dfffff
 8007a20:	94a03595 	.word	0x94a03595
 8007a24:	3fcfffff 	.word	0x3fcfffff
 8007a28:	3ff00000 	.word	0x3ff00000
 8007a2c:	7ff00000 	.word	0x7ff00000
 8007a30:	7fe00000 	.word	0x7fe00000
 8007a34:	7c9fffff 	.word	0x7c9fffff
 8007a38:	3fe00000 	.word	0x3fe00000
 8007a3c:	bff00000 	.word	0xbff00000
 8007a40:	7fefffff 	.word	0x7fefffff

08007a44 <_strtod_r>:
 8007a44:	4b01      	ldr	r3, [pc, #4]	; (8007a4c <_strtod_r+0x8>)
 8007a46:	f7ff b9f3 	b.w	8006e30 <_strtod_l>
 8007a4a:	bf00      	nop
 8007a4c:	20000074 	.word	0x20000074

08007a50 <_strtol_l.isra.0>:
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a56:	d001      	beq.n	8007a5c <_strtol_l.isra.0+0xc>
 8007a58:	2b24      	cmp	r3, #36	; 0x24
 8007a5a:	d906      	bls.n	8007a6a <_strtol_l.isra.0+0x1a>
 8007a5c:	f7fe fae2 	bl	8006024 <__errno>
 8007a60:	2316      	movs	r3, #22
 8007a62:	6003      	str	r3, [r0, #0]
 8007a64:	2000      	movs	r0, #0
 8007a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a6a:	4f3a      	ldr	r7, [pc, #232]	; (8007b54 <_strtol_l.isra.0+0x104>)
 8007a6c:	468e      	mov	lr, r1
 8007a6e:	4676      	mov	r6, lr
 8007a70:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007a74:	5de5      	ldrb	r5, [r4, r7]
 8007a76:	f015 0508 	ands.w	r5, r5, #8
 8007a7a:	d1f8      	bne.n	8007a6e <_strtol_l.isra.0+0x1e>
 8007a7c:	2c2d      	cmp	r4, #45	; 0x2d
 8007a7e:	d134      	bne.n	8007aea <_strtol_l.isra.0+0x9a>
 8007a80:	f89e 4000 	ldrb.w	r4, [lr]
 8007a84:	f04f 0801 	mov.w	r8, #1
 8007a88:	f106 0e02 	add.w	lr, r6, #2
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d05c      	beq.n	8007b4a <_strtol_l.isra.0+0xfa>
 8007a90:	2b10      	cmp	r3, #16
 8007a92:	d10c      	bne.n	8007aae <_strtol_l.isra.0+0x5e>
 8007a94:	2c30      	cmp	r4, #48	; 0x30
 8007a96:	d10a      	bne.n	8007aae <_strtol_l.isra.0+0x5e>
 8007a98:	f89e 4000 	ldrb.w	r4, [lr]
 8007a9c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007aa0:	2c58      	cmp	r4, #88	; 0x58
 8007aa2:	d14d      	bne.n	8007b40 <_strtol_l.isra.0+0xf0>
 8007aa4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8007aa8:	2310      	movs	r3, #16
 8007aaa:	f10e 0e02 	add.w	lr, lr, #2
 8007aae:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8007ab2:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007ab6:	2600      	movs	r6, #0
 8007ab8:	fbbc f9f3 	udiv	r9, ip, r3
 8007abc:	4635      	mov	r5, r6
 8007abe:	fb03 ca19 	mls	sl, r3, r9, ip
 8007ac2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007ac6:	2f09      	cmp	r7, #9
 8007ac8:	d818      	bhi.n	8007afc <_strtol_l.isra.0+0xac>
 8007aca:	463c      	mov	r4, r7
 8007acc:	42a3      	cmp	r3, r4
 8007ace:	dd24      	ble.n	8007b1a <_strtol_l.isra.0+0xca>
 8007ad0:	2e00      	cmp	r6, #0
 8007ad2:	db1f      	blt.n	8007b14 <_strtol_l.isra.0+0xc4>
 8007ad4:	45a9      	cmp	r9, r5
 8007ad6:	d31d      	bcc.n	8007b14 <_strtol_l.isra.0+0xc4>
 8007ad8:	d101      	bne.n	8007ade <_strtol_l.isra.0+0x8e>
 8007ada:	45a2      	cmp	sl, r4
 8007adc:	db1a      	blt.n	8007b14 <_strtol_l.isra.0+0xc4>
 8007ade:	fb05 4503 	mla	r5, r5, r3, r4
 8007ae2:	2601      	movs	r6, #1
 8007ae4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007ae8:	e7eb      	b.n	8007ac2 <_strtol_l.isra.0+0x72>
 8007aea:	2c2b      	cmp	r4, #43	; 0x2b
 8007aec:	bf08      	it	eq
 8007aee:	f89e 4000 	ldrbeq.w	r4, [lr]
 8007af2:	46a8      	mov	r8, r5
 8007af4:	bf08      	it	eq
 8007af6:	f106 0e02 	addeq.w	lr, r6, #2
 8007afa:	e7c7      	b.n	8007a8c <_strtol_l.isra.0+0x3c>
 8007afc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007b00:	2f19      	cmp	r7, #25
 8007b02:	d801      	bhi.n	8007b08 <_strtol_l.isra.0+0xb8>
 8007b04:	3c37      	subs	r4, #55	; 0x37
 8007b06:	e7e1      	b.n	8007acc <_strtol_l.isra.0+0x7c>
 8007b08:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007b0c:	2f19      	cmp	r7, #25
 8007b0e:	d804      	bhi.n	8007b1a <_strtol_l.isra.0+0xca>
 8007b10:	3c57      	subs	r4, #87	; 0x57
 8007b12:	e7db      	b.n	8007acc <_strtol_l.isra.0+0x7c>
 8007b14:	f04f 36ff 	mov.w	r6, #4294967295
 8007b18:	e7e4      	b.n	8007ae4 <_strtol_l.isra.0+0x94>
 8007b1a:	2e00      	cmp	r6, #0
 8007b1c:	da05      	bge.n	8007b2a <_strtol_l.isra.0+0xda>
 8007b1e:	2322      	movs	r3, #34	; 0x22
 8007b20:	6003      	str	r3, [r0, #0]
 8007b22:	4665      	mov	r5, ip
 8007b24:	b942      	cbnz	r2, 8007b38 <_strtol_l.isra.0+0xe8>
 8007b26:	4628      	mov	r0, r5
 8007b28:	e79d      	b.n	8007a66 <_strtol_l.isra.0+0x16>
 8007b2a:	f1b8 0f00 	cmp.w	r8, #0
 8007b2e:	d000      	beq.n	8007b32 <_strtol_l.isra.0+0xe2>
 8007b30:	426d      	negs	r5, r5
 8007b32:	2a00      	cmp	r2, #0
 8007b34:	d0f7      	beq.n	8007b26 <_strtol_l.isra.0+0xd6>
 8007b36:	b10e      	cbz	r6, 8007b3c <_strtol_l.isra.0+0xec>
 8007b38:	f10e 31ff 	add.w	r1, lr, #4294967295
 8007b3c:	6011      	str	r1, [r2, #0]
 8007b3e:	e7f2      	b.n	8007b26 <_strtol_l.isra.0+0xd6>
 8007b40:	2430      	movs	r4, #48	; 0x30
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d1b3      	bne.n	8007aae <_strtol_l.isra.0+0x5e>
 8007b46:	2308      	movs	r3, #8
 8007b48:	e7b1      	b.n	8007aae <_strtol_l.isra.0+0x5e>
 8007b4a:	2c30      	cmp	r4, #48	; 0x30
 8007b4c:	d0a4      	beq.n	8007a98 <_strtol_l.isra.0+0x48>
 8007b4e:	230a      	movs	r3, #10
 8007b50:	e7ad      	b.n	8007aae <_strtol_l.isra.0+0x5e>
 8007b52:	bf00      	nop
 8007b54:	0800a9d9 	.word	0x0800a9d9

08007b58 <_strtol_r>:
 8007b58:	f7ff bf7a 	b.w	8007a50 <_strtol_l.isra.0>

08007b5c <quorem>:
 8007b5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b60:	6903      	ldr	r3, [r0, #16]
 8007b62:	690c      	ldr	r4, [r1, #16]
 8007b64:	42a3      	cmp	r3, r4
 8007b66:	4607      	mov	r7, r0
 8007b68:	f2c0 8081 	blt.w	8007c6e <quorem+0x112>
 8007b6c:	3c01      	subs	r4, #1
 8007b6e:	f101 0814 	add.w	r8, r1, #20
 8007b72:	f100 0514 	add.w	r5, r0, #20
 8007b76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b7a:	9301      	str	r3, [sp, #4]
 8007b7c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b84:	3301      	adds	r3, #1
 8007b86:	429a      	cmp	r2, r3
 8007b88:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007b8c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b90:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b94:	d331      	bcc.n	8007bfa <quorem+0x9e>
 8007b96:	f04f 0e00 	mov.w	lr, #0
 8007b9a:	4640      	mov	r0, r8
 8007b9c:	46ac      	mov	ip, r5
 8007b9e:	46f2      	mov	sl, lr
 8007ba0:	f850 2b04 	ldr.w	r2, [r0], #4
 8007ba4:	b293      	uxth	r3, r2
 8007ba6:	fb06 e303 	mla	r3, r6, r3, lr
 8007baa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	ebaa 0303 	sub.w	r3, sl, r3
 8007bb4:	0c12      	lsrs	r2, r2, #16
 8007bb6:	f8dc a000 	ldr.w	sl, [ip]
 8007bba:	fb06 e202 	mla	r2, r6, r2, lr
 8007bbe:	fa13 f38a 	uxtah	r3, r3, sl
 8007bc2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007bc6:	fa1f fa82 	uxth.w	sl, r2
 8007bca:	f8dc 2000 	ldr.w	r2, [ip]
 8007bce:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007bd2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bdc:	4581      	cmp	r9, r0
 8007bde:	f84c 3b04 	str.w	r3, [ip], #4
 8007be2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007be6:	d2db      	bcs.n	8007ba0 <quorem+0x44>
 8007be8:	f855 300b 	ldr.w	r3, [r5, fp]
 8007bec:	b92b      	cbnz	r3, 8007bfa <quorem+0x9e>
 8007bee:	9b01      	ldr	r3, [sp, #4]
 8007bf0:	3b04      	subs	r3, #4
 8007bf2:	429d      	cmp	r5, r3
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	d32e      	bcc.n	8007c56 <quorem+0xfa>
 8007bf8:	613c      	str	r4, [r7, #16]
 8007bfa:	4638      	mov	r0, r7
 8007bfc:	f001 fd84 	bl	8009708 <__mcmp>
 8007c00:	2800      	cmp	r0, #0
 8007c02:	db24      	blt.n	8007c4e <quorem+0xf2>
 8007c04:	3601      	adds	r6, #1
 8007c06:	4628      	mov	r0, r5
 8007c08:	f04f 0c00 	mov.w	ip, #0
 8007c0c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c10:	f8d0 e000 	ldr.w	lr, [r0]
 8007c14:	b293      	uxth	r3, r2
 8007c16:	ebac 0303 	sub.w	r3, ip, r3
 8007c1a:	0c12      	lsrs	r2, r2, #16
 8007c1c:	fa13 f38e 	uxtah	r3, r3, lr
 8007c20:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007c24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c2e:	45c1      	cmp	r9, r8
 8007c30:	f840 3b04 	str.w	r3, [r0], #4
 8007c34:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007c38:	d2e8      	bcs.n	8007c0c <quorem+0xb0>
 8007c3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c42:	b922      	cbnz	r2, 8007c4e <quorem+0xf2>
 8007c44:	3b04      	subs	r3, #4
 8007c46:	429d      	cmp	r5, r3
 8007c48:	461a      	mov	r2, r3
 8007c4a:	d30a      	bcc.n	8007c62 <quorem+0x106>
 8007c4c:	613c      	str	r4, [r7, #16]
 8007c4e:	4630      	mov	r0, r6
 8007c50:	b003      	add	sp, #12
 8007c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c56:	6812      	ldr	r2, [r2, #0]
 8007c58:	3b04      	subs	r3, #4
 8007c5a:	2a00      	cmp	r2, #0
 8007c5c:	d1cc      	bne.n	8007bf8 <quorem+0x9c>
 8007c5e:	3c01      	subs	r4, #1
 8007c60:	e7c7      	b.n	8007bf2 <quorem+0x96>
 8007c62:	6812      	ldr	r2, [r2, #0]
 8007c64:	3b04      	subs	r3, #4
 8007c66:	2a00      	cmp	r2, #0
 8007c68:	d1f0      	bne.n	8007c4c <quorem+0xf0>
 8007c6a:	3c01      	subs	r4, #1
 8007c6c:	e7eb      	b.n	8007c46 <quorem+0xea>
 8007c6e:	2000      	movs	r0, #0
 8007c70:	e7ee      	b.n	8007c50 <quorem+0xf4>
 8007c72:	0000      	movs	r0, r0
 8007c74:	0000      	movs	r0, r0
	...

08007c78 <_dtoa_r>:
 8007c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c7c:	ed2d 8b02 	vpush	{d8}
 8007c80:	ec57 6b10 	vmov	r6, r7, d0
 8007c84:	b095      	sub	sp, #84	; 0x54
 8007c86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c88:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007c8c:	9105      	str	r1, [sp, #20]
 8007c8e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007c92:	4604      	mov	r4, r0
 8007c94:	9209      	str	r2, [sp, #36]	; 0x24
 8007c96:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c98:	b975      	cbnz	r5, 8007cb8 <_dtoa_r+0x40>
 8007c9a:	2010      	movs	r0, #16
 8007c9c:	f001 fa44 	bl	8009128 <malloc>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	6260      	str	r0, [r4, #36]	; 0x24
 8007ca4:	b920      	cbnz	r0, 8007cb0 <_dtoa_r+0x38>
 8007ca6:	4bb2      	ldr	r3, [pc, #712]	; (8007f70 <_dtoa_r+0x2f8>)
 8007ca8:	21ea      	movs	r1, #234	; 0xea
 8007caa:	48b2      	ldr	r0, [pc, #712]	; (8007f74 <_dtoa_r+0x2fc>)
 8007cac:	f002 fbde 	bl	800a46c <__assert_func>
 8007cb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007cb4:	6005      	str	r5, [r0, #0]
 8007cb6:	60c5      	str	r5, [r0, #12]
 8007cb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cba:	6819      	ldr	r1, [r3, #0]
 8007cbc:	b151      	cbz	r1, 8007cd4 <_dtoa_r+0x5c>
 8007cbe:	685a      	ldr	r2, [r3, #4]
 8007cc0:	604a      	str	r2, [r1, #4]
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	4093      	lsls	r3, r2
 8007cc6:	608b      	str	r3, [r1, #8]
 8007cc8:	4620      	mov	r0, r4
 8007cca:	f001 fa95 	bl	80091f8 <_Bfree>
 8007cce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	601a      	str	r2, [r3, #0]
 8007cd4:	1e3b      	subs	r3, r7, #0
 8007cd6:	bfb9      	ittee	lt
 8007cd8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007cdc:	9303      	strlt	r3, [sp, #12]
 8007cde:	2300      	movge	r3, #0
 8007ce0:	f8c8 3000 	strge.w	r3, [r8]
 8007ce4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007ce8:	4ba3      	ldr	r3, [pc, #652]	; (8007f78 <_dtoa_r+0x300>)
 8007cea:	bfbc      	itt	lt
 8007cec:	2201      	movlt	r2, #1
 8007cee:	f8c8 2000 	strlt.w	r2, [r8]
 8007cf2:	ea33 0309 	bics.w	r3, r3, r9
 8007cf6:	d11b      	bne.n	8007d30 <_dtoa_r+0xb8>
 8007cf8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007cfa:	f242 730f 	movw	r3, #9999	; 0x270f
 8007cfe:	6013      	str	r3, [r2, #0]
 8007d00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d04:	4333      	orrs	r3, r6
 8007d06:	f000 857a 	beq.w	80087fe <_dtoa_r+0xb86>
 8007d0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d0c:	b963      	cbnz	r3, 8007d28 <_dtoa_r+0xb0>
 8007d0e:	4b9b      	ldr	r3, [pc, #620]	; (8007f7c <_dtoa_r+0x304>)
 8007d10:	e024      	b.n	8007d5c <_dtoa_r+0xe4>
 8007d12:	4b9b      	ldr	r3, [pc, #620]	; (8007f80 <_dtoa_r+0x308>)
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	3308      	adds	r3, #8
 8007d18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007d1a:	6013      	str	r3, [r2, #0]
 8007d1c:	9800      	ldr	r0, [sp, #0]
 8007d1e:	b015      	add	sp, #84	; 0x54
 8007d20:	ecbd 8b02 	vpop	{d8}
 8007d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d28:	4b94      	ldr	r3, [pc, #592]	; (8007f7c <_dtoa_r+0x304>)
 8007d2a:	9300      	str	r3, [sp, #0]
 8007d2c:	3303      	adds	r3, #3
 8007d2e:	e7f3      	b.n	8007d18 <_dtoa_r+0xa0>
 8007d30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d34:	2200      	movs	r2, #0
 8007d36:	ec51 0b17 	vmov	r0, r1, d7
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007d40:	f7f8 fec2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d44:	4680      	mov	r8, r0
 8007d46:	b158      	cbz	r0, 8007d60 <_dtoa_r+0xe8>
 8007d48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	6013      	str	r3, [r2, #0]
 8007d4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	f000 8551 	beq.w	80087f8 <_dtoa_r+0xb80>
 8007d56:	488b      	ldr	r0, [pc, #556]	; (8007f84 <_dtoa_r+0x30c>)
 8007d58:	6018      	str	r0, [r3, #0]
 8007d5a:	1e43      	subs	r3, r0, #1
 8007d5c:	9300      	str	r3, [sp, #0]
 8007d5e:	e7dd      	b.n	8007d1c <_dtoa_r+0xa4>
 8007d60:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007d64:	aa12      	add	r2, sp, #72	; 0x48
 8007d66:	a913      	add	r1, sp, #76	; 0x4c
 8007d68:	4620      	mov	r0, r4
 8007d6a:	f001 fded 	bl	8009948 <__d2b>
 8007d6e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007d72:	4683      	mov	fp, r0
 8007d74:	2d00      	cmp	r5, #0
 8007d76:	d07c      	beq.n	8007e72 <_dtoa_r+0x1fa>
 8007d78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d7a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007d7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d82:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007d86:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007d8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007d8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007d92:	4b7d      	ldr	r3, [pc, #500]	; (8007f88 <_dtoa_r+0x310>)
 8007d94:	2200      	movs	r2, #0
 8007d96:	4630      	mov	r0, r6
 8007d98:	4639      	mov	r1, r7
 8007d9a:	f7f8 fa75 	bl	8000288 <__aeabi_dsub>
 8007d9e:	a36e      	add	r3, pc, #440	; (adr r3, 8007f58 <_dtoa_r+0x2e0>)
 8007da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da4:	f7f8 fc28 	bl	80005f8 <__aeabi_dmul>
 8007da8:	a36d      	add	r3, pc, #436	; (adr r3, 8007f60 <_dtoa_r+0x2e8>)
 8007daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dae:	f7f8 fa6d 	bl	800028c <__adddf3>
 8007db2:	4606      	mov	r6, r0
 8007db4:	4628      	mov	r0, r5
 8007db6:	460f      	mov	r7, r1
 8007db8:	f7f8 fbb4 	bl	8000524 <__aeabi_i2d>
 8007dbc:	a36a      	add	r3, pc, #424	; (adr r3, 8007f68 <_dtoa_r+0x2f0>)
 8007dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dc2:	f7f8 fc19 	bl	80005f8 <__aeabi_dmul>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	460b      	mov	r3, r1
 8007dca:	4630      	mov	r0, r6
 8007dcc:	4639      	mov	r1, r7
 8007dce:	f7f8 fa5d 	bl	800028c <__adddf3>
 8007dd2:	4606      	mov	r6, r0
 8007dd4:	460f      	mov	r7, r1
 8007dd6:	f7f8 febf 	bl	8000b58 <__aeabi_d2iz>
 8007dda:	2200      	movs	r2, #0
 8007ddc:	4682      	mov	sl, r0
 8007dde:	2300      	movs	r3, #0
 8007de0:	4630      	mov	r0, r6
 8007de2:	4639      	mov	r1, r7
 8007de4:	f7f8 fe7a 	bl	8000adc <__aeabi_dcmplt>
 8007de8:	b148      	cbz	r0, 8007dfe <_dtoa_r+0x186>
 8007dea:	4650      	mov	r0, sl
 8007dec:	f7f8 fb9a 	bl	8000524 <__aeabi_i2d>
 8007df0:	4632      	mov	r2, r6
 8007df2:	463b      	mov	r3, r7
 8007df4:	f7f8 fe68 	bl	8000ac8 <__aeabi_dcmpeq>
 8007df8:	b908      	cbnz	r0, 8007dfe <_dtoa_r+0x186>
 8007dfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007dfe:	f1ba 0f16 	cmp.w	sl, #22
 8007e02:	d854      	bhi.n	8007eae <_dtoa_r+0x236>
 8007e04:	4b61      	ldr	r3, [pc, #388]	; (8007f8c <_dtoa_r+0x314>)
 8007e06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007e12:	f7f8 fe63 	bl	8000adc <__aeabi_dcmplt>
 8007e16:	2800      	cmp	r0, #0
 8007e18:	d04b      	beq.n	8007eb2 <_dtoa_r+0x23a>
 8007e1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e1e:	2300      	movs	r3, #0
 8007e20:	930e      	str	r3, [sp, #56]	; 0x38
 8007e22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e24:	1b5d      	subs	r5, r3, r5
 8007e26:	1e6b      	subs	r3, r5, #1
 8007e28:	9304      	str	r3, [sp, #16]
 8007e2a:	bf43      	ittte	mi
 8007e2c:	2300      	movmi	r3, #0
 8007e2e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007e32:	9304      	strmi	r3, [sp, #16]
 8007e34:	f04f 0800 	movpl.w	r8, #0
 8007e38:	f1ba 0f00 	cmp.w	sl, #0
 8007e3c:	db3b      	blt.n	8007eb6 <_dtoa_r+0x23e>
 8007e3e:	9b04      	ldr	r3, [sp, #16]
 8007e40:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007e44:	4453      	add	r3, sl
 8007e46:	9304      	str	r3, [sp, #16]
 8007e48:	2300      	movs	r3, #0
 8007e4a:	9306      	str	r3, [sp, #24]
 8007e4c:	9b05      	ldr	r3, [sp, #20]
 8007e4e:	2b09      	cmp	r3, #9
 8007e50:	d869      	bhi.n	8007f26 <_dtoa_r+0x2ae>
 8007e52:	2b05      	cmp	r3, #5
 8007e54:	bfc4      	itt	gt
 8007e56:	3b04      	subgt	r3, #4
 8007e58:	9305      	strgt	r3, [sp, #20]
 8007e5a:	9b05      	ldr	r3, [sp, #20]
 8007e5c:	f1a3 0302 	sub.w	r3, r3, #2
 8007e60:	bfcc      	ite	gt
 8007e62:	2500      	movgt	r5, #0
 8007e64:	2501      	movle	r5, #1
 8007e66:	2b03      	cmp	r3, #3
 8007e68:	d869      	bhi.n	8007f3e <_dtoa_r+0x2c6>
 8007e6a:	e8df f003 	tbb	[pc, r3]
 8007e6e:	4e2c      	.short	0x4e2c
 8007e70:	5a4c      	.short	0x5a4c
 8007e72:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007e76:	441d      	add	r5, r3
 8007e78:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007e7c:	2b20      	cmp	r3, #32
 8007e7e:	bfc1      	itttt	gt
 8007e80:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007e84:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007e88:	fa09 f303 	lslgt.w	r3, r9, r3
 8007e8c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007e90:	bfda      	itte	le
 8007e92:	f1c3 0320 	rsble	r3, r3, #32
 8007e96:	fa06 f003 	lslle.w	r0, r6, r3
 8007e9a:	4318      	orrgt	r0, r3
 8007e9c:	f7f8 fb32 	bl	8000504 <__aeabi_ui2d>
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	4606      	mov	r6, r0
 8007ea4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007ea8:	3d01      	subs	r5, #1
 8007eaa:	9310      	str	r3, [sp, #64]	; 0x40
 8007eac:	e771      	b.n	8007d92 <_dtoa_r+0x11a>
 8007eae:	2301      	movs	r3, #1
 8007eb0:	e7b6      	b.n	8007e20 <_dtoa_r+0x1a8>
 8007eb2:	900e      	str	r0, [sp, #56]	; 0x38
 8007eb4:	e7b5      	b.n	8007e22 <_dtoa_r+0x1aa>
 8007eb6:	f1ca 0300 	rsb	r3, sl, #0
 8007eba:	9306      	str	r3, [sp, #24]
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	eba8 080a 	sub.w	r8, r8, sl
 8007ec2:	930d      	str	r3, [sp, #52]	; 0x34
 8007ec4:	e7c2      	b.n	8007e4c <_dtoa_r+0x1d4>
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	9308      	str	r3, [sp, #32]
 8007eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	dc39      	bgt.n	8007f44 <_dtoa_r+0x2cc>
 8007ed0:	f04f 0901 	mov.w	r9, #1
 8007ed4:	f8cd 9004 	str.w	r9, [sp, #4]
 8007ed8:	464b      	mov	r3, r9
 8007eda:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007ede:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	6042      	str	r2, [r0, #4]
 8007ee4:	2204      	movs	r2, #4
 8007ee6:	f102 0614 	add.w	r6, r2, #20
 8007eea:	429e      	cmp	r6, r3
 8007eec:	6841      	ldr	r1, [r0, #4]
 8007eee:	d92f      	bls.n	8007f50 <_dtoa_r+0x2d8>
 8007ef0:	4620      	mov	r0, r4
 8007ef2:	f001 f941 	bl	8009178 <_Balloc>
 8007ef6:	9000      	str	r0, [sp, #0]
 8007ef8:	2800      	cmp	r0, #0
 8007efa:	d14b      	bne.n	8007f94 <_dtoa_r+0x31c>
 8007efc:	4b24      	ldr	r3, [pc, #144]	; (8007f90 <_dtoa_r+0x318>)
 8007efe:	4602      	mov	r2, r0
 8007f00:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007f04:	e6d1      	b.n	8007caa <_dtoa_r+0x32>
 8007f06:	2301      	movs	r3, #1
 8007f08:	e7de      	b.n	8007ec8 <_dtoa_r+0x250>
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	9308      	str	r3, [sp, #32]
 8007f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f10:	eb0a 0903 	add.w	r9, sl, r3
 8007f14:	f109 0301 	add.w	r3, r9, #1
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	9301      	str	r3, [sp, #4]
 8007f1c:	bfb8      	it	lt
 8007f1e:	2301      	movlt	r3, #1
 8007f20:	e7dd      	b.n	8007ede <_dtoa_r+0x266>
 8007f22:	2301      	movs	r3, #1
 8007f24:	e7f2      	b.n	8007f0c <_dtoa_r+0x294>
 8007f26:	2501      	movs	r5, #1
 8007f28:	2300      	movs	r3, #0
 8007f2a:	9305      	str	r3, [sp, #20]
 8007f2c:	9508      	str	r5, [sp, #32]
 8007f2e:	f04f 39ff 	mov.w	r9, #4294967295
 8007f32:	2200      	movs	r2, #0
 8007f34:	f8cd 9004 	str.w	r9, [sp, #4]
 8007f38:	2312      	movs	r3, #18
 8007f3a:	9209      	str	r2, [sp, #36]	; 0x24
 8007f3c:	e7cf      	b.n	8007ede <_dtoa_r+0x266>
 8007f3e:	2301      	movs	r3, #1
 8007f40:	9308      	str	r3, [sp, #32]
 8007f42:	e7f4      	b.n	8007f2e <_dtoa_r+0x2b6>
 8007f44:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007f48:	f8cd 9004 	str.w	r9, [sp, #4]
 8007f4c:	464b      	mov	r3, r9
 8007f4e:	e7c6      	b.n	8007ede <_dtoa_r+0x266>
 8007f50:	3101      	adds	r1, #1
 8007f52:	6041      	str	r1, [r0, #4]
 8007f54:	0052      	lsls	r2, r2, #1
 8007f56:	e7c6      	b.n	8007ee6 <_dtoa_r+0x26e>
 8007f58:	636f4361 	.word	0x636f4361
 8007f5c:	3fd287a7 	.word	0x3fd287a7
 8007f60:	8b60c8b3 	.word	0x8b60c8b3
 8007f64:	3fc68a28 	.word	0x3fc68a28
 8007f68:	509f79fb 	.word	0x509f79fb
 8007f6c:	3fd34413 	.word	0x3fd34413
 8007f70:	0800aae6 	.word	0x0800aae6
 8007f74:	0800aafd 	.word	0x0800aafd
 8007f78:	7ff00000 	.word	0x7ff00000
 8007f7c:	0800aae2 	.word	0x0800aae2
 8007f80:	0800aad9 	.word	0x0800aad9
 8007f84:	0800a95d 	.word	0x0800a95d
 8007f88:	3ff80000 	.word	0x3ff80000
 8007f8c:	0800acd8 	.word	0x0800acd8
 8007f90:	0800ab5c 	.word	0x0800ab5c
 8007f94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f96:	9a00      	ldr	r2, [sp, #0]
 8007f98:	601a      	str	r2, [r3, #0]
 8007f9a:	9b01      	ldr	r3, [sp, #4]
 8007f9c:	2b0e      	cmp	r3, #14
 8007f9e:	f200 80ad 	bhi.w	80080fc <_dtoa_r+0x484>
 8007fa2:	2d00      	cmp	r5, #0
 8007fa4:	f000 80aa 	beq.w	80080fc <_dtoa_r+0x484>
 8007fa8:	f1ba 0f00 	cmp.w	sl, #0
 8007fac:	dd36      	ble.n	800801c <_dtoa_r+0x3a4>
 8007fae:	4ac3      	ldr	r2, [pc, #780]	; (80082bc <_dtoa_r+0x644>)
 8007fb0:	f00a 030f 	and.w	r3, sl, #15
 8007fb4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007fb8:	ed93 7b00 	vldr	d7, [r3]
 8007fbc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007fc0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007fc4:	eeb0 8a47 	vmov.f32	s16, s14
 8007fc8:	eef0 8a67 	vmov.f32	s17, s15
 8007fcc:	d016      	beq.n	8007ffc <_dtoa_r+0x384>
 8007fce:	4bbc      	ldr	r3, [pc, #752]	; (80082c0 <_dtoa_r+0x648>)
 8007fd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007fd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007fd8:	f7f8 fc38 	bl	800084c <__aeabi_ddiv>
 8007fdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fe0:	f007 070f 	and.w	r7, r7, #15
 8007fe4:	2503      	movs	r5, #3
 8007fe6:	4eb6      	ldr	r6, [pc, #728]	; (80082c0 <_dtoa_r+0x648>)
 8007fe8:	b957      	cbnz	r7, 8008000 <_dtoa_r+0x388>
 8007fea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fee:	ec53 2b18 	vmov	r2, r3, d8
 8007ff2:	f7f8 fc2b 	bl	800084c <__aeabi_ddiv>
 8007ff6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ffa:	e029      	b.n	8008050 <_dtoa_r+0x3d8>
 8007ffc:	2502      	movs	r5, #2
 8007ffe:	e7f2      	b.n	8007fe6 <_dtoa_r+0x36e>
 8008000:	07f9      	lsls	r1, r7, #31
 8008002:	d508      	bpl.n	8008016 <_dtoa_r+0x39e>
 8008004:	ec51 0b18 	vmov	r0, r1, d8
 8008008:	e9d6 2300 	ldrd	r2, r3, [r6]
 800800c:	f7f8 faf4 	bl	80005f8 <__aeabi_dmul>
 8008010:	ec41 0b18 	vmov	d8, r0, r1
 8008014:	3501      	adds	r5, #1
 8008016:	107f      	asrs	r7, r7, #1
 8008018:	3608      	adds	r6, #8
 800801a:	e7e5      	b.n	8007fe8 <_dtoa_r+0x370>
 800801c:	f000 80a6 	beq.w	800816c <_dtoa_r+0x4f4>
 8008020:	f1ca 0600 	rsb	r6, sl, #0
 8008024:	4ba5      	ldr	r3, [pc, #660]	; (80082bc <_dtoa_r+0x644>)
 8008026:	4fa6      	ldr	r7, [pc, #664]	; (80082c0 <_dtoa_r+0x648>)
 8008028:	f006 020f 	and.w	r2, r6, #15
 800802c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008034:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008038:	f7f8 fade 	bl	80005f8 <__aeabi_dmul>
 800803c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008040:	1136      	asrs	r6, r6, #4
 8008042:	2300      	movs	r3, #0
 8008044:	2502      	movs	r5, #2
 8008046:	2e00      	cmp	r6, #0
 8008048:	f040 8085 	bne.w	8008156 <_dtoa_r+0x4de>
 800804c:	2b00      	cmp	r3, #0
 800804e:	d1d2      	bne.n	8007ff6 <_dtoa_r+0x37e>
 8008050:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008052:	2b00      	cmp	r3, #0
 8008054:	f000 808c 	beq.w	8008170 <_dtoa_r+0x4f8>
 8008058:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800805c:	4b99      	ldr	r3, [pc, #612]	; (80082c4 <_dtoa_r+0x64c>)
 800805e:	2200      	movs	r2, #0
 8008060:	4630      	mov	r0, r6
 8008062:	4639      	mov	r1, r7
 8008064:	f7f8 fd3a 	bl	8000adc <__aeabi_dcmplt>
 8008068:	2800      	cmp	r0, #0
 800806a:	f000 8081 	beq.w	8008170 <_dtoa_r+0x4f8>
 800806e:	9b01      	ldr	r3, [sp, #4]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d07d      	beq.n	8008170 <_dtoa_r+0x4f8>
 8008074:	f1b9 0f00 	cmp.w	r9, #0
 8008078:	dd3c      	ble.n	80080f4 <_dtoa_r+0x47c>
 800807a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800807e:	9307      	str	r3, [sp, #28]
 8008080:	2200      	movs	r2, #0
 8008082:	4b91      	ldr	r3, [pc, #580]	; (80082c8 <_dtoa_r+0x650>)
 8008084:	4630      	mov	r0, r6
 8008086:	4639      	mov	r1, r7
 8008088:	f7f8 fab6 	bl	80005f8 <__aeabi_dmul>
 800808c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008090:	3501      	adds	r5, #1
 8008092:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008096:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800809a:	4628      	mov	r0, r5
 800809c:	f7f8 fa42 	bl	8000524 <__aeabi_i2d>
 80080a0:	4632      	mov	r2, r6
 80080a2:	463b      	mov	r3, r7
 80080a4:	f7f8 faa8 	bl	80005f8 <__aeabi_dmul>
 80080a8:	4b88      	ldr	r3, [pc, #544]	; (80082cc <_dtoa_r+0x654>)
 80080aa:	2200      	movs	r2, #0
 80080ac:	f7f8 f8ee 	bl	800028c <__adddf3>
 80080b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80080b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80080b8:	9303      	str	r3, [sp, #12]
 80080ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d15c      	bne.n	800817a <_dtoa_r+0x502>
 80080c0:	4b83      	ldr	r3, [pc, #524]	; (80082d0 <_dtoa_r+0x658>)
 80080c2:	2200      	movs	r2, #0
 80080c4:	4630      	mov	r0, r6
 80080c6:	4639      	mov	r1, r7
 80080c8:	f7f8 f8de 	bl	8000288 <__aeabi_dsub>
 80080cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80080d0:	4606      	mov	r6, r0
 80080d2:	460f      	mov	r7, r1
 80080d4:	f7f8 fd20 	bl	8000b18 <__aeabi_dcmpgt>
 80080d8:	2800      	cmp	r0, #0
 80080da:	f040 8296 	bne.w	800860a <_dtoa_r+0x992>
 80080de:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80080e2:	4630      	mov	r0, r6
 80080e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80080e8:	4639      	mov	r1, r7
 80080ea:	f7f8 fcf7 	bl	8000adc <__aeabi_dcmplt>
 80080ee:	2800      	cmp	r0, #0
 80080f0:	f040 8288 	bne.w	8008604 <_dtoa_r+0x98c>
 80080f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80080f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80080fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80080fe:	2b00      	cmp	r3, #0
 8008100:	f2c0 8158 	blt.w	80083b4 <_dtoa_r+0x73c>
 8008104:	f1ba 0f0e 	cmp.w	sl, #14
 8008108:	f300 8154 	bgt.w	80083b4 <_dtoa_r+0x73c>
 800810c:	4b6b      	ldr	r3, [pc, #428]	; (80082bc <_dtoa_r+0x644>)
 800810e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008112:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008116:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008118:	2b00      	cmp	r3, #0
 800811a:	f280 80e3 	bge.w	80082e4 <_dtoa_r+0x66c>
 800811e:	9b01      	ldr	r3, [sp, #4]
 8008120:	2b00      	cmp	r3, #0
 8008122:	f300 80df 	bgt.w	80082e4 <_dtoa_r+0x66c>
 8008126:	f040 826d 	bne.w	8008604 <_dtoa_r+0x98c>
 800812a:	4b69      	ldr	r3, [pc, #420]	; (80082d0 <_dtoa_r+0x658>)
 800812c:	2200      	movs	r2, #0
 800812e:	4640      	mov	r0, r8
 8008130:	4649      	mov	r1, r9
 8008132:	f7f8 fa61 	bl	80005f8 <__aeabi_dmul>
 8008136:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800813a:	f7f8 fce3 	bl	8000b04 <__aeabi_dcmpge>
 800813e:	9e01      	ldr	r6, [sp, #4]
 8008140:	4637      	mov	r7, r6
 8008142:	2800      	cmp	r0, #0
 8008144:	f040 8243 	bne.w	80085ce <_dtoa_r+0x956>
 8008148:	9d00      	ldr	r5, [sp, #0]
 800814a:	2331      	movs	r3, #49	; 0x31
 800814c:	f805 3b01 	strb.w	r3, [r5], #1
 8008150:	f10a 0a01 	add.w	sl, sl, #1
 8008154:	e23f      	b.n	80085d6 <_dtoa_r+0x95e>
 8008156:	07f2      	lsls	r2, r6, #31
 8008158:	d505      	bpl.n	8008166 <_dtoa_r+0x4ee>
 800815a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800815e:	f7f8 fa4b 	bl	80005f8 <__aeabi_dmul>
 8008162:	3501      	adds	r5, #1
 8008164:	2301      	movs	r3, #1
 8008166:	1076      	asrs	r6, r6, #1
 8008168:	3708      	adds	r7, #8
 800816a:	e76c      	b.n	8008046 <_dtoa_r+0x3ce>
 800816c:	2502      	movs	r5, #2
 800816e:	e76f      	b.n	8008050 <_dtoa_r+0x3d8>
 8008170:	9b01      	ldr	r3, [sp, #4]
 8008172:	f8cd a01c 	str.w	sl, [sp, #28]
 8008176:	930c      	str	r3, [sp, #48]	; 0x30
 8008178:	e78d      	b.n	8008096 <_dtoa_r+0x41e>
 800817a:	9900      	ldr	r1, [sp, #0]
 800817c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800817e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008180:	4b4e      	ldr	r3, [pc, #312]	; (80082bc <_dtoa_r+0x644>)
 8008182:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008186:	4401      	add	r1, r0
 8008188:	9102      	str	r1, [sp, #8]
 800818a:	9908      	ldr	r1, [sp, #32]
 800818c:	eeb0 8a47 	vmov.f32	s16, s14
 8008190:	eef0 8a67 	vmov.f32	s17, s15
 8008194:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008198:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800819c:	2900      	cmp	r1, #0
 800819e:	d045      	beq.n	800822c <_dtoa_r+0x5b4>
 80081a0:	494c      	ldr	r1, [pc, #304]	; (80082d4 <_dtoa_r+0x65c>)
 80081a2:	2000      	movs	r0, #0
 80081a4:	f7f8 fb52 	bl	800084c <__aeabi_ddiv>
 80081a8:	ec53 2b18 	vmov	r2, r3, d8
 80081ac:	f7f8 f86c 	bl	8000288 <__aeabi_dsub>
 80081b0:	9d00      	ldr	r5, [sp, #0]
 80081b2:	ec41 0b18 	vmov	d8, r0, r1
 80081b6:	4639      	mov	r1, r7
 80081b8:	4630      	mov	r0, r6
 80081ba:	f7f8 fccd 	bl	8000b58 <__aeabi_d2iz>
 80081be:	900c      	str	r0, [sp, #48]	; 0x30
 80081c0:	f7f8 f9b0 	bl	8000524 <__aeabi_i2d>
 80081c4:	4602      	mov	r2, r0
 80081c6:	460b      	mov	r3, r1
 80081c8:	4630      	mov	r0, r6
 80081ca:	4639      	mov	r1, r7
 80081cc:	f7f8 f85c 	bl	8000288 <__aeabi_dsub>
 80081d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80081d2:	3330      	adds	r3, #48	; 0x30
 80081d4:	f805 3b01 	strb.w	r3, [r5], #1
 80081d8:	ec53 2b18 	vmov	r2, r3, d8
 80081dc:	4606      	mov	r6, r0
 80081de:	460f      	mov	r7, r1
 80081e0:	f7f8 fc7c 	bl	8000adc <__aeabi_dcmplt>
 80081e4:	2800      	cmp	r0, #0
 80081e6:	d165      	bne.n	80082b4 <_dtoa_r+0x63c>
 80081e8:	4632      	mov	r2, r6
 80081ea:	463b      	mov	r3, r7
 80081ec:	4935      	ldr	r1, [pc, #212]	; (80082c4 <_dtoa_r+0x64c>)
 80081ee:	2000      	movs	r0, #0
 80081f0:	f7f8 f84a 	bl	8000288 <__aeabi_dsub>
 80081f4:	ec53 2b18 	vmov	r2, r3, d8
 80081f8:	f7f8 fc70 	bl	8000adc <__aeabi_dcmplt>
 80081fc:	2800      	cmp	r0, #0
 80081fe:	f040 80b9 	bne.w	8008374 <_dtoa_r+0x6fc>
 8008202:	9b02      	ldr	r3, [sp, #8]
 8008204:	429d      	cmp	r5, r3
 8008206:	f43f af75 	beq.w	80080f4 <_dtoa_r+0x47c>
 800820a:	4b2f      	ldr	r3, [pc, #188]	; (80082c8 <_dtoa_r+0x650>)
 800820c:	ec51 0b18 	vmov	r0, r1, d8
 8008210:	2200      	movs	r2, #0
 8008212:	f7f8 f9f1 	bl	80005f8 <__aeabi_dmul>
 8008216:	4b2c      	ldr	r3, [pc, #176]	; (80082c8 <_dtoa_r+0x650>)
 8008218:	ec41 0b18 	vmov	d8, r0, r1
 800821c:	2200      	movs	r2, #0
 800821e:	4630      	mov	r0, r6
 8008220:	4639      	mov	r1, r7
 8008222:	f7f8 f9e9 	bl	80005f8 <__aeabi_dmul>
 8008226:	4606      	mov	r6, r0
 8008228:	460f      	mov	r7, r1
 800822a:	e7c4      	b.n	80081b6 <_dtoa_r+0x53e>
 800822c:	ec51 0b17 	vmov	r0, r1, d7
 8008230:	f7f8 f9e2 	bl	80005f8 <__aeabi_dmul>
 8008234:	9b02      	ldr	r3, [sp, #8]
 8008236:	9d00      	ldr	r5, [sp, #0]
 8008238:	930c      	str	r3, [sp, #48]	; 0x30
 800823a:	ec41 0b18 	vmov	d8, r0, r1
 800823e:	4639      	mov	r1, r7
 8008240:	4630      	mov	r0, r6
 8008242:	f7f8 fc89 	bl	8000b58 <__aeabi_d2iz>
 8008246:	9011      	str	r0, [sp, #68]	; 0x44
 8008248:	f7f8 f96c 	bl	8000524 <__aeabi_i2d>
 800824c:	4602      	mov	r2, r0
 800824e:	460b      	mov	r3, r1
 8008250:	4630      	mov	r0, r6
 8008252:	4639      	mov	r1, r7
 8008254:	f7f8 f818 	bl	8000288 <__aeabi_dsub>
 8008258:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800825a:	3330      	adds	r3, #48	; 0x30
 800825c:	f805 3b01 	strb.w	r3, [r5], #1
 8008260:	9b02      	ldr	r3, [sp, #8]
 8008262:	429d      	cmp	r5, r3
 8008264:	4606      	mov	r6, r0
 8008266:	460f      	mov	r7, r1
 8008268:	f04f 0200 	mov.w	r2, #0
 800826c:	d134      	bne.n	80082d8 <_dtoa_r+0x660>
 800826e:	4b19      	ldr	r3, [pc, #100]	; (80082d4 <_dtoa_r+0x65c>)
 8008270:	ec51 0b18 	vmov	r0, r1, d8
 8008274:	f7f8 f80a 	bl	800028c <__adddf3>
 8008278:	4602      	mov	r2, r0
 800827a:	460b      	mov	r3, r1
 800827c:	4630      	mov	r0, r6
 800827e:	4639      	mov	r1, r7
 8008280:	f7f8 fc4a 	bl	8000b18 <__aeabi_dcmpgt>
 8008284:	2800      	cmp	r0, #0
 8008286:	d175      	bne.n	8008374 <_dtoa_r+0x6fc>
 8008288:	ec53 2b18 	vmov	r2, r3, d8
 800828c:	4911      	ldr	r1, [pc, #68]	; (80082d4 <_dtoa_r+0x65c>)
 800828e:	2000      	movs	r0, #0
 8008290:	f7f7 fffa 	bl	8000288 <__aeabi_dsub>
 8008294:	4602      	mov	r2, r0
 8008296:	460b      	mov	r3, r1
 8008298:	4630      	mov	r0, r6
 800829a:	4639      	mov	r1, r7
 800829c:	f7f8 fc1e 	bl	8000adc <__aeabi_dcmplt>
 80082a0:	2800      	cmp	r0, #0
 80082a2:	f43f af27 	beq.w	80080f4 <_dtoa_r+0x47c>
 80082a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80082a8:	1e6b      	subs	r3, r5, #1
 80082aa:	930c      	str	r3, [sp, #48]	; 0x30
 80082ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80082b0:	2b30      	cmp	r3, #48	; 0x30
 80082b2:	d0f8      	beq.n	80082a6 <_dtoa_r+0x62e>
 80082b4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80082b8:	e04a      	b.n	8008350 <_dtoa_r+0x6d8>
 80082ba:	bf00      	nop
 80082bc:	0800acd8 	.word	0x0800acd8
 80082c0:	0800acb0 	.word	0x0800acb0
 80082c4:	3ff00000 	.word	0x3ff00000
 80082c8:	40240000 	.word	0x40240000
 80082cc:	401c0000 	.word	0x401c0000
 80082d0:	40140000 	.word	0x40140000
 80082d4:	3fe00000 	.word	0x3fe00000
 80082d8:	4baf      	ldr	r3, [pc, #700]	; (8008598 <_dtoa_r+0x920>)
 80082da:	f7f8 f98d 	bl	80005f8 <__aeabi_dmul>
 80082de:	4606      	mov	r6, r0
 80082e0:	460f      	mov	r7, r1
 80082e2:	e7ac      	b.n	800823e <_dtoa_r+0x5c6>
 80082e4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80082e8:	9d00      	ldr	r5, [sp, #0]
 80082ea:	4642      	mov	r2, r8
 80082ec:	464b      	mov	r3, r9
 80082ee:	4630      	mov	r0, r6
 80082f0:	4639      	mov	r1, r7
 80082f2:	f7f8 faab 	bl	800084c <__aeabi_ddiv>
 80082f6:	f7f8 fc2f 	bl	8000b58 <__aeabi_d2iz>
 80082fa:	9002      	str	r0, [sp, #8]
 80082fc:	f7f8 f912 	bl	8000524 <__aeabi_i2d>
 8008300:	4642      	mov	r2, r8
 8008302:	464b      	mov	r3, r9
 8008304:	f7f8 f978 	bl	80005f8 <__aeabi_dmul>
 8008308:	4602      	mov	r2, r0
 800830a:	460b      	mov	r3, r1
 800830c:	4630      	mov	r0, r6
 800830e:	4639      	mov	r1, r7
 8008310:	f7f7 ffba 	bl	8000288 <__aeabi_dsub>
 8008314:	9e02      	ldr	r6, [sp, #8]
 8008316:	9f01      	ldr	r7, [sp, #4]
 8008318:	3630      	adds	r6, #48	; 0x30
 800831a:	f805 6b01 	strb.w	r6, [r5], #1
 800831e:	9e00      	ldr	r6, [sp, #0]
 8008320:	1bae      	subs	r6, r5, r6
 8008322:	42b7      	cmp	r7, r6
 8008324:	4602      	mov	r2, r0
 8008326:	460b      	mov	r3, r1
 8008328:	d137      	bne.n	800839a <_dtoa_r+0x722>
 800832a:	f7f7 ffaf 	bl	800028c <__adddf3>
 800832e:	4642      	mov	r2, r8
 8008330:	464b      	mov	r3, r9
 8008332:	4606      	mov	r6, r0
 8008334:	460f      	mov	r7, r1
 8008336:	f7f8 fbef 	bl	8000b18 <__aeabi_dcmpgt>
 800833a:	b9c8      	cbnz	r0, 8008370 <_dtoa_r+0x6f8>
 800833c:	4642      	mov	r2, r8
 800833e:	464b      	mov	r3, r9
 8008340:	4630      	mov	r0, r6
 8008342:	4639      	mov	r1, r7
 8008344:	f7f8 fbc0 	bl	8000ac8 <__aeabi_dcmpeq>
 8008348:	b110      	cbz	r0, 8008350 <_dtoa_r+0x6d8>
 800834a:	9b02      	ldr	r3, [sp, #8]
 800834c:	07d9      	lsls	r1, r3, #31
 800834e:	d40f      	bmi.n	8008370 <_dtoa_r+0x6f8>
 8008350:	4620      	mov	r0, r4
 8008352:	4659      	mov	r1, fp
 8008354:	f000 ff50 	bl	80091f8 <_Bfree>
 8008358:	2300      	movs	r3, #0
 800835a:	702b      	strb	r3, [r5, #0]
 800835c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800835e:	f10a 0001 	add.w	r0, sl, #1
 8008362:	6018      	str	r0, [r3, #0]
 8008364:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008366:	2b00      	cmp	r3, #0
 8008368:	f43f acd8 	beq.w	8007d1c <_dtoa_r+0xa4>
 800836c:	601d      	str	r5, [r3, #0]
 800836e:	e4d5      	b.n	8007d1c <_dtoa_r+0xa4>
 8008370:	f8cd a01c 	str.w	sl, [sp, #28]
 8008374:	462b      	mov	r3, r5
 8008376:	461d      	mov	r5, r3
 8008378:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800837c:	2a39      	cmp	r2, #57	; 0x39
 800837e:	d108      	bne.n	8008392 <_dtoa_r+0x71a>
 8008380:	9a00      	ldr	r2, [sp, #0]
 8008382:	429a      	cmp	r2, r3
 8008384:	d1f7      	bne.n	8008376 <_dtoa_r+0x6fe>
 8008386:	9a07      	ldr	r2, [sp, #28]
 8008388:	9900      	ldr	r1, [sp, #0]
 800838a:	3201      	adds	r2, #1
 800838c:	9207      	str	r2, [sp, #28]
 800838e:	2230      	movs	r2, #48	; 0x30
 8008390:	700a      	strb	r2, [r1, #0]
 8008392:	781a      	ldrb	r2, [r3, #0]
 8008394:	3201      	adds	r2, #1
 8008396:	701a      	strb	r2, [r3, #0]
 8008398:	e78c      	b.n	80082b4 <_dtoa_r+0x63c>
 800839a:	4b7f      	ldr	r3, [pc, #508]	; (8008598 <_dtoa_r+0x920>)
 800839c:	2200      	movs	r2, #0
 800839e:	f7f8 f92b 	bl	80005f8 <__aeabi_dmul>
 80083a2:	2200      	movs	r2, #0
 80083a4:	2300      	movs	r3, #0
 80083a6:	4606      	mov	r6, r0
 80083a8:	460f      	mov	r7, r1
 80083aa:	f7f8 fb8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80083ae:	2800      	cmp	r0, #0
 80083b0:	d09b      	beq.n	80082ea <_dtoa_r+0x672>
 80083b2:	e7cd      	b.n	8008350 <_dtoa_r+0x6d8>
 80083b4:	9a08      	ldr	r2, [sp, #32]
 80083b6:	2a00      	cmp	r2, #0
 80083b8:	f000 80c4 	beq.w	8008544 <_dtoa_r+0x8cc>
 80083bc:	9a05      	ldr	r2, [sp, #20]
 80083be:	2a01      	cmp	r2, #1
 80083c0:	f300 80a8 	bgt.w	8008514 <_dtoa_r+0x89c>
 80083c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80083c6:	2a00      	cmp	r2, #0
 80083c8:	f000 80a0 	beq.w	800850c <_dtoa_r+0x894>
 80083cc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80083d0:	9e06      	ldr	r6, [sp, #24]
 80083d2:	4645      	mov	r5, r8
 80083d4:	9a04      	ldr	r2, [sp, #16]
 80083d6:	2101      	movs	r1, #1
 80083d8:	441a      	add	r2, r3
 80083da:	4620      	mov	r0, r4
 80083dc:	4498      	add	r8, r3
 80083de:	9204      	str	r2, [sp, #16]
 80083e0:	f001 f810 	bl	8009404 <__i2b>
 80083e4:	4607      	mov	r7, r0
 80083e6:	2d00      	cmp	r5, #0
 80083e8:	dd0b      	ble.n	8008402 <_dtoa_r+0x78a>
 80083ea:	9b04      	ldr	r3, [sp, #16]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	dd08      	ble.n	8008402 <_dtoa_r+0x78a>
 80083f0:	42ab      	cmp	r3, r5
 80083f2:	9a04      	ldr	r2, [sp, #16]
 80083f4:	bfa8      	it	ge
 80083f6:	462b      	movge	r3, r5
 80083f8:	eba8 0803 	sub.w	r8, r8, r3
 80083fc:	1aed      	subs	r5, r5, r3
 80083fe:	1ad3      	subs	r3, r2, r3
 8008400:	9304      	str	r3, [sp, #16]
 8008402:	9b06      	ldr	r3, [sp, #24]
 8008404:	b1fb      	cbz	r3, 8008446 <_dtoa_r+0x7ce>
 8008406:	9b08      	ldr	r3, [sp, #32]
 8008408:	2b00      	cmp	r3, #0
 800840a:	f000 809f 	beq.w	800854c <_dtoa_r+0x8d4>
 800840e:	2e00      	cmp	r6, #0
 8008410:	dd11      	ble.n	8008436 <_dtoa_r+0x7be>
 8008412:	4639      	mov	r1, r7
 8008414:	4632      	mov	r2, r6
 8008416:	4620      	mov	r0, r4
 8008418:	f001 f8b0 	bl	800957c <__pow5mult>
 800841c:	465a      	mov	r2, fp
 800841e:	4601      	mov	r1, r0
 8008420:	4607      	mov	r7, r0
 8008422:	4620      	mov	r0, r4
 8008424:	f001 f804 	bl	8009430 <__multiply>
 8008428:	4659      	mov	r1, fp
 800842a:	9007      	str	r0, [sp, #28]
 800842c:	4620      	mov	r0, r4
 800842e:	f000 fee3 	bl	80091f8 <_Bfree>
 8008432:	9b07      	ldr	r3, [sp, #28]
 8008434:	469b      	mov	fp, r3
 8008436:	9b06      	ldr	r3, [sp, #24]
 8008438:	1b9a      	subs	r2, r3, r6
 800843a:	d004      	beq.n	8008446 <_dtoa_r+0x7ce>
 800843c:	4659      	mov	r1, fp
 800843e:	4620      	mov	r0, r4
 8008440:	f001 f89c 	bl	800957c <__pow5mult>
 8008444:	4683      	mov	fp, r0
 8008446:	2101      	movs	r1, #1
 8008448:	4620      	mov	r0, r4
 800844a:	f000 ffdb 	bl	8009404 <__i2b>
 800844e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008450:	2b00      	cmp	r3, #0
 8008452:	4606      	mov	r6, r0
 8008454:	dd7c      	ble.n	8008550 <_dtoa_r+0x8d8>
 8008456:	461a      	mov	r2, r3
 8008458:	4601      	mov	r1, r0
 800845a:	4620      	mov	r0, r4
 800845c:	f001 f88e 	bl	800957c <__pow5mult>
 8008460:	9b05      	ldr	r3, [sp, #20]
 8008462:	2b01      	cmp	r3, #1
 8008464:	4606      	mov	r6, r0
 8008466:	dd76      	ble.n	8008556 <_dtoa_r+0x8de>
 8008468:	2300      	movs	r3, #0
 800846a:	9306      	str	r3, [sp, #24]
 800846c:	6933      	ldr	r3, [r6, #16]
 800846e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008472:	6918      	ldr	r0, [r3, #16]
 8008474:	f000 ff76 	bl	8009364 <__hi0bits>
 8008478:	f1c0 0020 	rsb	r0, r0, #32
 800847c:	9b04      	ldr	r3, [sp, #16]
 800847e:	4418      	add	r0, r3
 8008480:	f010 001f 	ands.w	r0, r0, #31
 8008484:	f000 8086 	beq.w	8008594 <_dtoa_r+0x91c>
 8008488:	f1c0 0320 	rsb	r3, r0, #32
 800848c:	2b04      	cmp	r3, #4
 800848e:	dd7f      	ble.n	8008590 <_dtoa_r+0x918>
 8008490:	f1c0 001c 	rsb	r0, r0, #28
 8008494:	9b04      	ldr	r3, [sp, #16]
 8008496:	4403      	add	r3, r0
 8008498:	4480      	add	r8, r0
 800849a:	4405      	add	r5, r0
 800849c:	9304      	str	r3, [sp, #16]
 800849e:	f1b8 0f00 	cmp.w	r8, #0
 80084a2:	dd05      	ble.n	80084b0 <_dtoa_r+0x838>
 80084a4:	4659      	mov	r1, fp
 80084a6:	4642      	mov	r2, r8
 80084a8:	4620      	mov	r0, r4
 80084aa:	f001 f8c1 	bl	8009630 <__lshift>
 80084ae:	4683      	mov	fp, r0
 80084b0:	9b04      	ldr	r3, [sp, #16]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	dd05      	ble.n	80084c2 <_dtoa_r+0x84a>
 80084b6:	4631      	mov	r1, r6
 80084b8:	461a      	mov	r2, r3
 80084ba:	4620      	mov	r0, r4
 80084bc:	f001 f8b8 	bl	8009630 <__lshift>
 80084c0:	4606      	mov	r6, r0
 80084c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d069      	beq.n	800859c <_dtoa_r+0x924>
 80084c8:	4631      	mov	r1, r6
 80084ca:	4658      	mov	r0, fp
 80084cc:	f001 f91c 	bl	8009708 <__mcmp>
 80084d0:	2800      	cmp	r0, #0
 80084d2:	da63      	bge.n	800859c <_dtoa_r+0x924>
 80084d4:	2300      	movs	r3, #0
 80084d6:	4659      	mov	r1, fp
 80084d8:	220a      	movs	r2, #10
 80084da:	4620      	mov	r0, r4
 80084dc:	f000 feae 	bl	800923c <__multadd>
 80084e0:	9b08      	ldr	r3, [sp, #32]
 80084e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084e6:	4683      	mov	fp, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	f000 818f 	beq.w	800880c <_dtoa_r+0xb94>
 80084ee:	4639      	mov	r1, r7
 80084f0:	2300      	movs	r3, #0
 80084f2:	220a      	movs	r2, #10
 80084f4:	4620      	mov	r0, r4
 80084f6:	f000 fea1 	bl	800923c <__multadd>
 80084fa:	f1b9 0f00 	cmp.w	r9, #0
 80084fe:	4607      	mov	r7, r0
 8008500:	f300 808e 	bgt.w	8008620 <_dtoa_r+0x9a8>
 8008504:	9b05      	ldr	r3, [sp, #20]
 8008506:	2b02      	cmp	r3, #2
 8008508:	dc50      	bgt.n	80085ac <_dtoa_r+0x934>
 800850a:	e089      	b.n	8008620 <_dtoa_r+0x9a8>
 800850c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800850e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008512:	e75d      	b.n	80083d0 <_dtoa_r+0x758>
 8008514:	9b01      	ldr	r3, [sp, #4]
 8008516:	1e5e      	subs	r6, r3, #1
 8008518:	9b06      	ldr	r3, [sp, #24]
 800851a:	42b3      	cmp	r3, r6
 800851c:	bfbf      	itttt	lt
 800851e:	9b06      	ldrlt	r3, [sp, #24]
 8008520:	9606      	strlt	r6, [sp, #24]
 8008522:	1af2      	sublt	r2, r6, r3
 8008524:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008526:	bfb6      	itet	lt
 8008528:	189b      	addlt	r3, r3, r2
 800852a:	1b9e      	subge	r6, r3, r6
 800852c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800852e:	9b01      	ldr	r3, [sp, #4]
 8008530:	bfb8      	it	lt
 8008532:	2600      	movlt	r6, #0
 8008534:	2b00      	cmp	r3, #0
 8008536:	bfb5      	itete	lt
 8008538:	eba8 0503 	sublt.w	r5, r8, r3
 800853c:	9b01      	ldrge	r3, [sp, #4]
 800853e:	2300      	movlt	r3, #0
 8008540:	4645      	movge	r5, r8
 8008542:	e747      	b.n	80083d4 <_dtoa_r+0x75c>
 8008544:	9e06      	ldr	r6, [sp, #24]
 8008546:	9f08      	ldr	r7, [sp, #32]
 8008548:	4645      	mov	r5, r8
 800854a:	e74c      	b.n	80083e6 <_dtoa_r+0x76e>
 800854c:	9a06      	ldr	r2, [sp, #24]
 800854e:	e775      	b.n	800843c <_dtoa_r+0x7c4>
 8008550:	9b05      	ldr	r3, [sp, #20]
 8008552:	2b01      	cmp	r3, #1
 8008554:	dc18      	bgt.n	8008588 <_dtoa_r+0x910>
 8008556:	9b02      	ldr	r3, [sp, #8]
 8008558:	b9b3      	cbnz	r3, 8008588 <_dtoa_r+0x910>
 800855a:	9b03      	ldr	r3, [sp, #12]
 800855c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008560:	b9a3      	cbnz	r3, 800858c <_dtoa_r+0x914>
 8008562:	9b03      	ldr	r3, [sp, #12]
 8008564:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008568:	0d1b      	lsrs	r3, r3, #20
 800856a:	051b      	lsls	r3, r3, #20
 800856c:	b12b      	cbz	r3, 800857a <_dtoa_r+0x902>
 800856e:	9b04      	ldr	r3, [sp, #16]
 8008570:	3301      	adds	r3, #1
 8008572:	9304      	str	r3, [sp, #16]
 8008574:	f108 0801 	add.w	r8, r8, #1
 8008578:	2301      	movs	r3, #1
 800857a:	9306      	str	r3, [sp, #24]
 800857c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800857e:	2b00      	cmp	r3, #0
 8008580:	f47f af74 	bne.w	800846c <_dtoa_r+0x7f4>
 8008584:	2001      	movs	r0, #1
 8008586:	e779      	b.n	800847c <_dtoa_r+0x804>
 8008588:	2300      	movs	r3, #0
 800858a:	e7f6      	b.n	800857a <_dtoa_r+0x902>
 800858c:	9b02      	ldr	r3, [sp, #8]
 800858e:	e7f4      	b.n	800857a <_dtoa_r+0x902>
 8008590:	d085      	beq.n	800849e <_dtoa_r+0x826>
 8008592:	4618      	mov	r0, r3
 8008594:	301c      	adds	r0, #28
 8008596:	e77d      	b.n	8008494 <_dtoa_r+0x81c>
 8008598:	40240000 	.word	0x40240000
 800859c:	9b01      	ldr	r3, [sp, #4]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	dc38      	bgt.n	8008614 <_dtoa_r+0x99c>
 80085a2:	9b05      	ldr	r3, [sp, #20]
 80085a4:	2b02      	cmp	r3, #2
 80085a6:	dd35      	ble.n	8008614 <_dtoa_r+0x99c>
 80085a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80085ac:	f1b9 0f00 	cmp.w	r9, #0
 80085b0:	d10d      	bne.n	80085ce <_dtoa_r+0x956>
 80085b2:	4631      	mov	r1, r6
 80085b4:	464b      	mov	r3, r9
 80085b6:	2205      	movs	r2, #5
 80085b8:	4620      	mov	r0, r4
 80085ba:	f000 fe3f 	bl	800923c <__multadd>
 80085be:	4601      	mov	r1, r0
 80085c0:	4606      	mov	r6, r0
 80085c2:	4658      	mov	r0, fp
 80085c4:	f001 f8a0 	bl	8009708 <__mcmp>
 80085c8:	2800      	cmp	r0, #0
 80085ca:	f73f adbd 	bgt.w	8008148 <_dtoa_r+0x4d0>
 80085ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085d0:	9d00      	ldr	r5, [sp, #0]
 80085d2:	ea6f 0a03 	mvn.w	sl, r3
 80085d6:	f04f 0800 	mov.w	r8, #0
 80085da:	4631      	mov	r1, r6
 80085dc:	4620      	mov	r0, r4
 80085de:	f000 fe0b 	bl	80091f8 <_Bfree>
 80085e2:	2f00      	cmp	r7, #0
 80085e4:	f43f aeb4 	beq.w	8008350 <_dtoa_r+0x6d8>
 80085e8:	f1b8 0f00 	cmp.w	r8, #0
 80085ec:	d005      	beq.n	80085fa <_dtoa_r+0x982>
 80085ee:	45b8      	cmp	r8, r7
 80085f0:	d003      	beq.n	80085fa <_dtoa_r+0x982>
 80085f2:	4641      	mov	r1, r8
 80085f4:	4620      	mov	r0, r4
 80085f6:	f000 fdff 	bl	80091f8 <_Bfree>
 80085fa:	4639      	mov	r1, r7
 80085fc:	4620      	mov	r0, r4
 80085fe:	f000 fdfb 	bl	80091f8 <_Bfree>
 8008602:	e6a5      	b.n	8008350 <_dtoa_r+0x6d8>
 8008604:	2600      	movs	r6, #0
 8008606:	4637      	mov	r7, r6
 8008608:	e7e1      	b.n	80085ce <_dtoa_r+0x956>
 800860a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800860c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008610:	4637      	mov	r7, r6
 8008612:	e599      	b.n	8008148 <_dtoa_r+0x4d0>
 8008614:	9b08      	ldr	r3, [sp, #32]
 8008616:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800861a:	2b00      	cmp	r3, #0
 800861c:	f000 80fd 	beq.w	800881a <_dtoa_r+0xba2>
 8008620:	2d00      	cmp	r5, #0
 8008622:	dd05      	ble.n	8008630 <_dtoa_r+0x9b8>
 8008624:	4639      	mov	r1, r7
 8008626:	462a      	mov	r2, r5
 8008628:	4620      	mov	r0, r4
 800862a:	f001 f801 	bl	8009630 <__lshift>
 800862e:	4607      	mov	r7, r0
 8008630:	9b06      	ldr	r3, [sp, #24]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d05c      	beq.n	80086f0 <_dtoa_r+0xa78>
 8008636:	6879      	ldr	r1, [r7, #4]
 8008638:	4620      	mov	r0, r4
 800863a:	f000 fd9d 	bl	8009178 <_Balloc>
 800863e:	4605      	mov	r5, r0
 8008640:	b928      	cbnz	r0, 800864e <_dtoa_r+0x9d6>
 8008642:	4b80      	ldr	r3, [pc, #512]	; (8008844 <_dtoa_r+0xbcc>)
 8008644:	4602      	mov	r2, r0
 8008646:	f240 21ea 	movw	r1, #746	; 0x2ea
 800864a:	f7ff bb2e 	b.w	8007caa <_dtoa_r+0x32>
 800864e:	693a      	ldr	r2, [r7, #16]
 8008650:	3202      	adds	r2, #2
 8008652:	0092      	lsls	r2, r2, #2
 8008654:	f107 010c 	add.w	r1, r7, #12
 8008658:	300c      	adds	r0, #12
 800865a:	f000 fd7f 	bl	800915c <memcpy>
 800865e:	2201      	movs	r2, #1
 8008660:	4629      	mov	r1, r5
 8008662:	4620      	mov	r0, r4
 8008664:	f000 ffe4 	bl	8009630 <__lshift>
 8008668:	9b00      	ldr	r3, [sp, #0]
 800866a:	3301      	adds	r3, #1
 800866c:	9301      	str	r3, [sp, #4]
 800866e:	9b00      	ldr	r3, [sp, #0]
 8008670:	444b      	add	r3, r9
 8008672:	9307      	str	r3, [sp, #28]
 8008674:	9b02      	ldr	r3, [sp, #8]
 8008676:	f003 0301 	and.w	r3, r3, #1
 800867a:	46b8      	mov	r8, r7
 800867c:	9306      	str	r3, [sp, #24]
 800867e:	4607      	mov	r7, r0
 8008680:	9b01      	ldr	r3, [sp, #4]
 8008682:	4631      	mov	r1, r6
 8008684:	3b01      	subs	r3, #1
 8008686:	4658      	mov	r0, fp
 8008688:	9302      	str	r3, [sp, #8]
 800868a:	f7ff fa67 	bl	8007b5c <quorem>
 800868e:	4603      	mov	r3, r0
 8008690:	3330      	adds	r3, #48	; 0x30
 8008692:	9004      	str	r0, [sp, #16]
 8008694:	4641      	mov	r1, r8
 8008696:	4658      	mov	r0, fp
 8008698:	9308      	str	r3, [sp, #32]
 800869a:	f001 f835 	bl	8009708 <__mcmp>
 800869e:	463a      	mov	r2, r7
 80086a0:	4681      	mov	r9, r0
 80086a2:	4631      	mov	r1, r6
 80086a4:	4620      	mov	r0, r4
 80086a6:	f001 f84b 	bl	8009740 <__mdiff>
 80086aa:	68c2      	ldr	r2, [r0, #12]
 80086ac:	9b08      	ldr	r3, [sp, #32]
 80086ae:	4605      	mov	r5, r0
 80086b0:	bb02      	cbnz	r2, 80086f4 <_dtoa_r+0xa7c>
 80086b2:	4601      	mov	r1, r0
 80086b4:	4658      	mov	r0, fp
 80086b6:	f001 f827 	bl	8009708 <__mcmp>
 80086ba:	9b08      	ldr	r3, [sp, #32]
 80086bc:	4602      	mov	r2, r0
 80086be:	4629      	mov	r1, r5
 80086c0:	4620      	mov	r0, r4
 80086c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80086c6:	f000 fd97 	bl	80091f8 <_Bfree>
 80086ca:	9b05      	ldr	r3, [sp, #20]
 80086cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086ce:	9d01      	ldr	r5, [sp, #4]
 80086d0:	ea43 0102 	orr.w	r1, r3, r2
 80086d4:	9b06      	ldr	r3, [sp, #24]
 80086d6:	430b      	orrs	r3, r1
 80086d8:	9b08      	ldr	r3, [sp, #32]
 80086da:	d10d      	bne.n	80086f8 <_dtoa_r+0xa80>
 80086dc:	2b39      	cmp	r3, #57	; 0x39
 80086de:	d029      	beq.n	8008734 <_dtoa_r+0xabc>
 80086e0:	f1b9 0f00 	cmp.w	r9, #0
 80086e4:	dd01      	ble.n	80086ea <_dtoa_r+0xa72>
 80086e6:	9b04      	ldr	r3, [sp, #16]
 80086e8:	3331      	adds	r3, #49	; 0x31
 80086ea:	9a02      	ldr	r2, [sp, #8]
 80086ec:	7013      	strb	r3, [r2, #0]
 80086ee:	e774      	b.n	80085da <_dtoa_r+0x962>
 80086f0:	4638      	mov	r0, r7
 80086f2:	e7b9      	b.n	8008668 <_dtoa_r+0x9f0>
 80086f4:	2201      	movs	r2, #1
 80086f6:	e7e2      	b.n	80086be <_dtoa_r+0xa46>
 80086f8:	f1b9 0f00 	cmp.w	r9, #0
 80086fc:	db06      	blt.n	800870c <_dtoa_r+0xa94>
 80086fe:	9905      	ldr	r1, [sp, #20]
 8008700:	ea41 0909 	orr.w	r9, r1, r9
 8008704:	9906      	ldr	r1, [sp, #24]
 8008706:	ea59 0101 	orrs.w	r1, r9, r1
 800870a:	d120      	bne.n	800874e <_dtoa_r+0xad6>
 800870c:	2a00      	cmp	r2, #0
 800870e:	ddec      	ble.n	80086ea <_dtoa_r+0xa72>
 8008710:	4659      	mov	r1, fp
 8008712:	2201      	movs	r2, #1
 8008714:	4620      	mov	r0, r4
 8008716:	9301      	str	r3, [sp, #4]
 8008718:	f000 ff8a 	bl	8009630 <__lshift>
 800871c:	4631      	mov	r1, r6
 800871e:	4683      	mov	fp, r0
 8008720:	f000 fff2 	bl	8009708 <__mcmp>
 8008724:	2800      	cmp	r0, #0
 8008726:	9b01      	ldr	r3, [sp, #4]
 8008728:	dc02      	bgt.n	8008730 <_dtoa_r+0xab8>
 800872a:	d1de      	bne.n	80086ea <_dtoa_r+0xa72>
 800872c:	07da      	lsls	r2, r3, #31
 800872e:	d5dc      	bpl.n	80086ea <_dtoa_r+0xa72>
 8008730:	2b39      	cmp	r3, #57	; 0x39
 8008732:	d1d8      	bne.n	80086e6 <_dtoa_r+0xa6e>
 8008734:	9a02      	ldr	r2, [sp, #8]
 8008736:	2339      	movs	r3, #57	; 0x39
 8008738:	7013      	strb	r3, [r2, #0]
 800873a:	462b      	mov	r3, r5
 800873c:	461d      	mov	r5, r3
 800873e:	3b01      	subs	r3, #1
 8008740:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008744:	2a39      	cmp	r2, #57	; 0x39
 8008746:	d050      	beq.n	80087ea <_dtoa_r+0xb72>
 8008748:	3201      	adds	r2, #1
 800874a:	701a      	strb	r2, [r3, #0]
 800874c:	e745      	b.n	80085da <_dtoa_r+0x962>
 800874e:	2a00      	cmp	r2, #0
 8008750:	dd03      	ble.n	800875a <_dtoa_r+0xae2>
 8008752:	2b39      	cmp	r3, #57	; 0x39
 8008754:	d0ee      	beq.n	8008734 <_dtoa_r+0xabc>
 8008756:	3301      	adds	r3, #1
 8008758:	e7c7      	b.n	80086ea <_dtoa_r+0xa72>
 800875a:	9a01      	ldr	r2, [sp, #4]
 800875c:	9907      	ldr	r1, [sp, #28]
 800875e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008762:	428a      	cmp	r2, r1
 8008764:	d02a      	beq.n	80087bc <_dtoa_r+0xb44>
 8008766:	4659      	mov	r1, fp
 8008768:	2300      	movs	r3, #0
 800876a:	220a      	movs	r2, #10
 800876c:	4620      	mov	r0, r4
 800876e:	f000 fd65 	bl	800923c <__multadd>
 8008772:	45b8      	cmp	r8, r7
 8008774:	4683      	mov	fp, r0
 8008776:	f04f 0300 	mov.w	r3, #0
 800877a:	f04f 020a 	mov.w	r2, #10
 800877e:	4641      	mov	r1, r8
 8008780:	4620      	mov	r0, r4
 8008782:	d107      	bne.n	8008794 <_dtoa_r+0xb1c>
 8008784:	f000 fd5a 	bl	800923c <__multadd>
 8008788:	4680      	mov	r8, r0
 800878a:	4607      	mov	r7, r0
 800878c:	9b01      	ldr	r3, [sp, #4]
 800878e:	3301      	adds	r3, #1
 8008790:	9301      	str	r3, [sp, #4]
 8008792:	e775      	b.n	8008680 <_dtoa_r+0xa08>
 8008794:	f000 fd52 	bl	800923c <__multadd>
 8008798:	4639      	mov	r1, r7
 800879a:	4680      	mov	r8, r0
 800879c:	2300      	movs	r3, #0
 800879e:	220a      	movs	r2, #10
 80087a0:	4620      	mov	r0, r4
 80087a2:	f000 fd4b 	bl	800923c <__multadd>
 80087a6:	4607      	mov	r7, r0
 80087a8:	e7f0      	b.n	800878c <_dtoa_r+0xb14>
 80087aa:	f1b9 0f00 	cmp.w	r9, #0
 80087ae:	9a00      	ldr	r2, [sp, #0]
 80087b0:	bfcc      	ite	gt
 80087b2:	464d      	movgt	r5, r9
 80087b4:	2501      	movle	r5, #1
 80087b6:	4415      	add	r5, r2
 80087b8:	f04f 0800 	mov.w	r8, #0
 80087bc:	4659      	mov	r1, fp
 80087be:	2201      	movs	r2, #1
 80087c0:	4620      	mov	r0, r4
 80087c2:	9301      	str	r3, [sp, #4]
 80087c4:	f000 ff34 	bl	8009630 <__lshift>
 80087c8:	4631      	mov	r1, r6
 80087ca:	4683      	mov	fp, r0
 80087cc:	f000 ff9c 	bl	8009708 <__mcmp>
 80087d0:	2800      	cmp	r0, #0
 80087d2:	dcb2      	bgt.n	800873a <_dtoa_r+0xac2>
 80087d4:	d102      	bne.n	80087dc <_dtoa_r+0xb64>
 80087d6:	9b01      	ldr	r3, [sp, #4]
 80087d8:	07db      	lsls	r3, r3, #31
 80087da:	d4ae      	bmi.n	800873a <_dtoa_r+0xac2>
 80087dc:	462b      	mov	r3, r5
 80087de:	461d      	mov	r5, r3
 80087e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087e4:	2a30      	cmp	r2, #48	; 0x30
 80087e6:	d0fa      	beq.n	80087de <_dtoa_r+0xb66>
 80087e8:	e6f7      	b.n	80085da <_dtoa_r+0x962>
 80087ea:	9a00      	ldr	r2, [sp, #0]
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d1a5      	bne.n	800873c <_dtoa_r+0xac4>
 80087f0:	f10a 0a01 	add.w	sl, sl, #1
 80087f4:	2331      	movs	r3, #49	; 0x31
 80087f6:	e779      	b.n	80086ec <_dtoa_r+0xa74>
 80087f8:	4b13      	ldr	r3, [pc, #76]	; (8008848 <_dtoa_r+0xbd0>)
 80087fa:	f7ff baaf 	b.w	8007d5c <_dtoa_r+0xe4>
 80087fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008800:	2b00      	cmp	r3, #0
 8008802:	f47f aa86 	bne.w	8007d12 <_dtoa_r+0x9a>
 8008806:	4b11      	ldr	r3, [pc, #68]	; (800884c <_dtoa_r+0xbd4>)
 8008808:	f7ff baa8 	b.w	8007d5c <_dtoa_r+0xe4>
 800880c:	f1b9 0f00 	cmp.w	r9, #0
 8008810:	dc03      	bgt.n	800881a <_dtoa_r+0xba2>
 8008812:	9b05      	ldr	r3, [sp, #20]
 8008814:	2b02      	cmp	r3, #2
 8008816:	f73f aec9 	bgt.w	80085ac <_dtoa_r+0x934>
 800881a:	9d00      	ldr	r5, [sp, #0]
 800881c:	4631      	mov	r1, r6
 800881e:	4658      	mov	r0, fp
 8008820:	f7ff f99c 	bl	8007b5c <quorem>
 8008824:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008828:	f805 3b01 	strb.w	r3, [r5], #1
 800882c:	9a00      	ldr	r2, [sp, #0]
 800882e:	1aaa      	subs	r2, r5, r2
 8008830:	4591      	cmp	r9, r2
 8008832:	ddba      	ble.n	80087aa <_dtoa_r+0xb32>
 8008834:	4659      	mov	r1, fp
 8008836:	2300      	movs	r3, #0
 8008838:	220a      	movs	r2, #10
 800883a:	4620      	mov	r0, r4
 800883c:	f000 fcfe 	bl	800923c <__multadd>
 8008840:	4683      	mov	fp, r0
 8008842:	e7eb      	b.n	800881c <_dtoa_r+0xba4>
 8008844:	0800ab5c 	.word	0x0800ab5c
 8008848:	0800a95c 	.word	0x0800a95c
 800884c:	0800aad9 	.word	0x0800aad9

08008850 <std>:
 8008850:	2300      	movs	r3, #0
 8008852:	b510      	push	{r4, lr}
 8008854:	4604      	mov	r4, r0
 8008856:	e9c0 3300 	strd	r3, r3, [r0]
 800885a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800885e:	6083      	str	r3, [r0, #8]
 8008860:	8181      	strh	r1, [r0, #12]
 8008862:	6643      	str	r3, [r0, #100]	; 0x64
 8008864:	81c2      	strh	r2, [r0, #14]
 8008866:	6183      	str	r3, [r0, #24]
 8008868:	4619      	mov	r1, r3
 800886a:	2208      	movs	r2, #8
 800886c:	305c      	adds	r0, #92	; 0x5c
 800886e:	f7fd fc03 	bl	8006078 <memset>
 8008872:	4b05      	ldr	r3, [pc, #20]	; (8008888 <std+0x38>)
 8008874:	6263      	str	r3, [r4, #36]	; 0x24
 8008876:	4b05      	ldr	r3, [pc, #20]	; (800888c <std+0x3c>)
 8008878:	62a3      	str	r3, [r4, #40]	; 0x28
 800887a:	4b05      	ldr	r3, [pc, #20]	; (8008890 <std+0x40>)
 800887c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800887e:	4b05      	ldr	r3, [pc, #20]	; (8008894 <std+0x44>)
 8008880:	6224      	str	r4, [r4, #32]
 8008882:	6323      	str	r3, [r4, #48]	; 0x30
 8008884:	bd10      	pop	{r4, pc}
 8008886:	bf00      	nop
 8008888:	0800a201 	.word	0x0800a201
 800888c:	0800a223 	.word	0x0800a223
 8008890:	0800a25b 	.word	0x0800a25b
 8008894:	0800a27f 	.word	0x0800a27f

08008898 <_cleanup_r>:
 8008898:	4901      	ldr	r1, [pc, #4]	; (80088a0 <_cleanup_r+0x8>)
 800889a:	f000 b8af 	b.w	80089fc <_fwalk_reent>
 800889e:	bf00      	nop
 80088a0:	0800a5d5 	.word	0x0800a5d5

080088a4 <__sfmoreglue>:
 80088a4:	b570      	push	{r4, r5, r6, lr}
 80088a6:	1e4a      	subs	r2, r1, #1
 80088a8:	2568      	movs	r5, #104	; 0x68
 80088aa:	4355      	muls	r5, r2
 80088ac:	460e      	mov	r6, r1
 80088ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80088b2:	f001 f97b 	bl	8009bac <_malloc_r>
 80088b6:	4604      	mov	r4, r0
 80088b8:	b140      	cbz	r0, 80088cc <__sfmoreglue+0x28>
 80088ba:	2100      	movs	r1, #0
 80088bc:	e9c0 1600 	strd	r1, r6, [r0]
 80088c0:	300c      	adds	r0, #12
 80088c2:	60a0      	str	r0, [r4, #8]
 80088c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80088c8:	f7fd fbd6 	bl	8006078 <memset>
 80088cc:	4620      	mov	r0, r4
 80088ce:	bd70      	pop	{r4, r5, r6, pc}

080088d0 <__sfp_lock_acquire>:
 80088d0:	4801      	ldr	r0, [pc, #4]	; (80088d8 <__sfp_lock_acquire+0x8>)
 80088d2:	f000 bc26 	b.w	8009122 <__retarget_lock_acquire_recursive>
 80088d6:	bf00      	nop
 80088d8:	20000820 	.word	0x20000820

080088dc <__sfp_lock_release>:
 80088dc:	4801      	ldr	r0, [pc, #4]	; (80088e4 <__sfp_lock_release+0x8>)
 80088de:	f000 bc21 	b.w	8009124 <__retarget_lock_release_recursive>
 80088e2:	bf00      	nop
 80088e4:	20000820 	.word	0x20000820

080088e8 <__sinit_lock_acquire>:
 80088e8:	4801      	ldr	r0, [pc, #4]	; (80088f0 <__sinit_lock_acquire+0x8>)
 80088ea:	f000 bc1a 	b.w	8009122 <__retarget_lock_acquire_recursive>
 80088ee:	bf00      	nop
 80088f0:	2000081b 	.word	0x2000081b

080088f4 <__sinit_lock_release>:
 80088f4:	4801      	ldr	r0, [pc, #4]	; (80088fc <__sinit_lock_release+0x8>)
 80088f6:	f000 bc15 	b.w	8009124 <__retarget_lock_release_recursive>
 80088fa:	bf00      	nop
 80088fc:	2000081b 	.word	0x2000081b

08008900 <__sinit>:
 8008900:	b510      	push	{r4, lr}
 8008902:	4604      	mov	r4, r0
 8008904:	f7ff fff0 	bl	80088e8 <__sinit_lock_acquire>
 8008908:	69a3      	ldr	r3, [r4, #24]
 800890a:	b11b      	cbz	r3, 8008914 <__sinit+0x14>
 800890c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008910:	f7ff bff0 	b.w	80088f4 <__sinit_lock_release>
 8008914:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008918:	6523      	str	r3, [r4, #80]	; 0x50
 800891a:	4b13      	ldr	r3, [pc, #76]	; (8008968 <__sinit+0x68>)
 800891c:	4a13      	ldr	r2, [pc, #76]	; (800896c <__sinit+0x6c>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	62a2      	str	r2, [r4, #40]	; 0x28
 8008922:	42a3      	cmp	r3, r4
 8008924:	bf04      	itt	eq
 8008926:	2301      	moveq	r3, #1
 8008928:	61a3      	streq	r3, [r4, #24]
 800892a:	4620      	mov	r0, r4
 800892c:	f000 f820 	bl	8008970 <__sfp>
 8008930:	6060      	str	r0, [r4, #4]
 8008932:	4620      	mov	r0, r4
 8008934:	f000 f81c 	bl	8008970 <__sfp>
 8008938:	60a0      	str	r0, [r4, #8]
 800893a:	4620      	mov	r0, r4
 800893c:	f000 f818 	bl	8008970 <__sfp>
 8008940:	2200      	movs	r2, #0
 8008942:	60e0      	str	r0, [r4, #12]
 8008944:	2104      	movs	r1, #4
 8008946:	6860      	ldr	r0, [r4, #4]
 8008948:	f7ff ff82 	bl	8008850 <std>
 800894c:	68a0      	ldr	r0, [r4, #8]
 800894e:	2201      	movs	r2, #1
 8008950:	2109      	movs	r1, #9
 8008952:	f7ff ff7d 	bl	8008850 <std>
 8008956:	68e0      	ldr	r0, [r4, #12]
 8008958:	2202      	movs	r2, #2
 800895a:	2112      	movs	r1, #18
 800895c:	f7ff ff78 	bl	8008850 <std>
 8008960:	2301      	movs	r3, #1
 8008962:	61a3      	str	r3, [r4, #24]
 8008964:	e7d2      	b.n	800890c <__sinit+0xc>
 8008966:	bf00      	nop
 8008968:	0800a948 	.word	0x0800a948
 800896c:	08008899 	.word	0x08008899

08008970 <__sfp>:
 8008970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008972:	4607      	mov	r7, r0
 8008974:	f7ff ffac 	bl	80088d0 <__sfp_lock_acquire>
 8008978:	4b1e      	ldr	r3, [pc, #120]	; (80089f4 <__sfp+0x84>)
 800897a:	681e      	ldr	r6, [r3, #0]
 800897c:	69b3      	ldr	r3, [r6, #24]
 800897e:	b913      	cbnz	r3, 8008986 <__sfp+0x16>
 8008980:	4630      	mov	r0, r6
 8008982:	f7ff ffbd 	bl	8008900 <__sinit>
 8008986:	3648      	adds	r6, #72	; 0x48
 8008988:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800898c:	3b01      	subs	r3, #1
 800898e:	d503      	bpl.n	8008998 <__sfp+0x28>
 8008990:	6833      	ldr	r3, [r6, #0]
 8008992:	b30b      	cbz	r3, 80089d8 <__sfp+0x68>
 8008994:	6836      	ldr	r6, [r6, #0]
 8008996:	e7f7      	b.n	8008988 <__sfp+0x18>
 8008998:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800899c:	b9d5      	cbnz	r5, 80089d4 <__sfp+0x64>
 800899e:	4b16      	ldr	r3, [pc, #88]	; (80089f8 <__sfp+0x88>)
 80089a0:	60e3      	str	r3, [r4, #12]
 80089a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80089a6:	6665      	str	r5, [r4, #100]	; 0x64
 80089a8:	f000 fbba 	bl	8009120 <__retarget_lock_init_recursive>
 80089ac:	f7ff ff96 	bl	80088dc <__sfp_lock_release>
 80089b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80089b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80089b8:	6025      	str	r5, [r4, #0]
 80089ba:	61a5      	str	r5, [r4, #24]
 80089bc:	2208      	movs	r2, #8
 80089be:	4629      	mov	r1, r5
 80089c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80089c4:	f7fd fb58 	bl	8006078 <memset>
 80089c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80089cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80089d0:	4620      	mov	r0, r4
 80089d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089d4:	3468      	adds	r4, #104	; 0x68
 80089d6:	e7d9      	b.n	800898c <__sfp+0x1c>
 80089d8:	2104      	movs	r1, #4
 80089da:	4638      	mov	r0, r7
 80089dc:	f7ff ff62 	bl	80088a4 <__sfmoreglue>
 80089e0:	4604      	mov	r4, r0
 80089e2:	6030      	str	r0, [r6, #0]
 80089e4:	2800      	cmp	r0, #0
 80089e6:	d1d5      	bne.n	8008994 <__sfp+0x24>
 80089e8:	f7ff ff78 	bl	80088dc <__sfp_lock_release>
 80089ec:	230c      	movs	r3, #12
 80089ee:	603b      	str	r3, [r7, #0]
 80089f0:	e7ee      	b.n	80089d0 <__sfp+0x60>
 80089f2:	bf00      	nop
 80089f4:	0800a948 	.word	0x0800a948
 80089f8:	ffff0001 	.word	0xffff0001

080089fc <_fwalk_reent>:
 80089fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a00:	4606      	mov	r6, r0
 8008a02:	4688      	mov	r8, r1
 8008a04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008a08:	2700      	movs	r7, #0
 8008a0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a0e:	f1b9 0901 	subs.w	r9, r9, #1
 8008a12:	d505      	bpl.n	8008a20 <_fwalk_reent+0x24>
 8008a14:	6824      	ldr	r4, [r4, #0]
 8008a16:	2c00      	cmp	r4, #0
 8008a18:	d1f7      	bne.n	8008a0a <_fwalk_reent+0xe>
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a20:	89ab      	ldrh	r3, [r5, #12]
 8008a22:	2b01      	cmp	r3, #1
 8008a24:	d907      	bls.n	8008a36 <_fwalk_reent+0x3a>
 8008a26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	d003      	beq.n	8008a36 <_fwalk_reent+0x3a>
 8008a2e:	4629      	mov	r1, r5
 8008a30:	4630      	mov	r0, r6
 8008a32:	47c0      	blx	r8
 8008a34:	4307      	orrs	r7, r0
 8008a36:	3568      	adds	r5, #104	; 0x68
 8008a38:	e7e9      	b.n	8008a0e <_fwalk_reent+0x12>

08008a3a <rshift>:
 8008a3a:	6903      	ldr	r3, [r0, #16]
 8008a3c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008a40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008a44:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008a48:	f100 0414 	add.w	r4, r0, #20
 8008a4c:	dd45      	ble.n	8008ada <rshift+0xa0>
 8008a4e:	f011 011f 	ands.w	r1, r1, #31
 8008a52:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008a56:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008a5a:	d10c      	bne.n	8008a76 <rshift+0x3c>
 8008a5c:	f100 0710 	add.w	r7, r0, #16
 8008a60:	4629      	mov	r1, r5
 8008a62:	42b1      	cmp	r1, r6
 8008a64:	d334      	bcc.n	8008ad0 <rshift+0x96>
 8008a66:	1a9b      	subs	r3, r3, r2
 8008a68:	009b      	lsls	r3, r3, #2
 8008a6a:	1eea      	subs	r2, r5, #3
 8008a6c:	4296      	cmp	r6, r2
 8008a6e:	bf38      	it	cc
 8008a70:	2300      	movcc	r3, #0
 8008a72:	4423      	add	r3, r4
 8008a74:	e015      	b.n	8008aa2 <rshift+0x68>
 8008a76:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008a7a:	f1c1 0820 	rsb	r8, r1, #32
 8008a7e:	40cf      	lsrs	r7, r1
 8008a80:	f105 0e04 	add.w	lr, r5, #4
 8008a84:	46a1      	mov	r9, r4
 8008a86:	4576      	cmp	r6, lr
 8008a88:	46f4      	mov	ip, lr
 8008a8a:	d815      	bhi.n	8008ab8 <rshift+0x7e>
 8008a8c:	1a9b      	subs	r3, r3, r2
 8008a8e:	009a      	lsls	r2, r3, #2
 8008a90:	3a04      	subs	r2, #4
 8008a92:	3501      	adds	r5, #1
 8008a94:	42ae      	cmp	r6, r5
 8008a96:	bf38      	it	cc
 8008a98:	2200      	movcc	r2, #0
 8008a9a:	18a3      	adds	r3, r4, r2
 8008a9c:	50a7      	str	r7, [r4, r2]
 8008a9e:	b107      	cbz	r7, 8008aa2 <rshift+0x68>
 8008aa0:	3304      	adds	r3, #4
 8008aa2:	1b1a      	subs	r2, r3, r4
 8008aa4:	42a3      	cmp	r3, r4
 8008aa6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008aaa:	bf08      	it	eq
 8008aac:	2300      	moveq	r3, #0
 8008aae:	6102      	str	r2, [r0, #16]
 8008ab0:	bf08      	it	eq
 8008ab2:	6143      	streq	r3, [r0, #20]
 8008ab4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ab8:	f8dc c000 	ldr.w	ip, [ip]
 8008abc:	fa0c fc08 	lsl.w	ip, ip, r8
 8008ac0:	ea4c 0707 	orr.w	r7, ip, r7
 8008ac4:	f849 7b04 	str.w	r7, [r9], #4
 8008ac8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008acc:	40cf      	lsrs	r7, r1
 8008ace:	e7da      	b.n	8008a86 <rshift+0x4c>
 8008ad0:	f851 cb04 	ldr.w	ip, [r1], #4
 8008ad4:	f847 cf04 	str.w	ip, [r7, #4]!
 8008ad8:	e7c3      	b.n	8008a62 <rshift+0x28>
 8008ada:	4623      	mov	r3, r4
 8008adc:	e7e1      	b.n	8008aa2 <rshift+0x68>

08008ade <__hexdig_fun>:
 8008ade:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008ae2:	2b09      	cmp	r3, #9
 8008ae4:	d802      	bhi.n	8008aec <__hexdig_fun+0xe>
 8008ae6:	3820      	subs	r0, #32
 8008ae8:	b2c0      	uxtb	r0, r0
 8008aea:	4770      	bx	lr
 8008aec:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008af0:	2b05      	cmp	r3, #5
 8008af2:	d801      	bhi.n	8008af8 <__hexdig_fun+0x1a>
 8008af4:	3847      	subs	r0, #71	; 0x47
 8008af6:	e7f7      	b.n	8008ae8 <__hexdig_fun+0xa>
 8008af8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008afc:	2b05      	cmp	r3, #5
 8008afe:	d801      	bhi.n	8008b04 <__hexdig_fun+0x26>
 8008b00:	3827      	subs	r0, #39	; 0x27
 8008b02:	e7f1      	b.n	8008ae8 <__hexdig_fun+0xa>
 8008b04:	2000      	movs	r0, #0
 8008b06:	4770      	bx	lr

08008b08 <__gethex>:
 8008b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b0c:	ed2d 8b02 	vpush	{d8}
 8008b10:	b089      	sub	sp, #36	; 0x24
 8008b12:	ee08 0a10 	vmov	s16, r0
 8008b16:	9304      	str	r3, [sp, #16]
 8008b18:	4bbc      	ldr	r3, [pc, #752]	; (8008e0c <__gethex+0x304>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	9301      	str	r3, [sp, #4]
 8008b1e:	4618      	mov	r0, r3
 8008b20:	468b      	mov	fp, r1
 8008b22:	4690      	mov	r8, r2
 8008b24:	f7f7 fb54 	bl	80001d0 <strlen>
 8008b28:	9b01      	ldr	r3, [sp, #4]
 8008b2a:	f8db 2000 	ldr.w	r2, [fp]
 8008b2e:	4403      	add	r3, r0
 8008b30:	4682      	mov	sl, r0
 8008b32:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008b36:	9305      	str	r3, [sp, #20]
 8008b38:	1c93      	adds	r3, r2, #2
 8008b3a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008b3e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008b42:	32fe      	adds	r2, #254	; 0xfe
 8008b44:	18d1      	adds	r1, r2, r3
 8008b46:	461f      	mov	r7, r3
 8008b48:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008b4c:	9100      	str	r1, [sp, #0]
 8008b4e:	2830      	cmp	r0, #48	; 0x30
 8008b50:	d0f8      	beq.n	8008b44 <__gethex+0x3c>
 8008b52:	f7ff ffc4 	bl	8008ade <__hexdig_fun>
 8008b56:	4604      	mov	r4, r0
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	d13a      	bne.n	8008bd2 <__gethex+0xca>
 8008b5c:	9901      	ldr	r1, [sp, #4]
 8008b5e:	4652      	mov	r2, sl
 8008b60:	4638      	mov	r0, r7
 8008b62:	f001 fb90 	bl	800a286 <strncmp>
 8008b66:	4605      	mov	r5, r0
 8008b68:	2800      	cmp	r0, #0
 8008b6a:	d168      	bne.n	8008c3e <__gethex+0x136>
 8008b6c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008b70:	eb07 060a 	add.w	r6, r7, sl
 8008b74:	f7ff ffb3 	bl	8008ade <__hexdig_fun>
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	d062      	beq.n	8008c42 <__gethex+0x13a>
 8008b7c:	4633      	mov	r3, r6
 8008b7e:	7818      	ldrb	r0, [r3, #0]
 8008b80:	2830      	cmp	r0, #48	; 0x30
 8008b82:	461f      	mov	r7, r3
 8008b84:	f103 0301 	add.w	r3, r3, #1
 8008b88:	d0f9      	beq.n	8008b7e <__gethex+0x76>
 8008b8a:	f7ff ffa8 	bl	8008ade <__hexdig_fun>
 8008b8e:	2301      	movs	r3, #1
 8008b90:	fab0 f480 	clz	r4, r0
 8008b94:	0964      	lsrs	r4, r4, #5
 8008b96:	4635      	mov	r5, r6
 8008b98:	9300      	str	r3, [sp, #0]
 8008b9a:	463a      	mov	r2, r7
 8008b9c:	4616      	mov	r6, r2
 8008b9e:	3201      	adds	r2, #1
 8008ba0:	7830      	ldrb	r0, [r6, #0]
 8008ba2:	f7ff ff9c 	bl	8008ade <__hexdig_fun>
 8008ba6:	2800      	cmp	r0, #0
 8008ba8:	d1f8      	bne.n	8008b9c <__gethex+0x94>
 8008baa:	9901      	ldr	r1, [sp, #4]
 8008bac:	4652      	mov	r2, sl
 8008bae:	4630      	mov	r0, r6
 8008bb0:	f001 fb69 	bl	800a286 <strncmp>
 8008bb4:	b980      	cbnz	r0, 8008bd8 <__gethex+0xd0>
 8008bb6:	b94d      	cbnz	r5, 8008bcc <__gethex+0xc4>
 8008bb8:	eb06 050a 	add.w	r5, r6, sl
 8008bbc:	462a      	mov	r2, r5
 8008bbe:	4616      	mov	r6, r2
 8008bc0:	3201      	adds	r2, #1
 8008bc2:	7830      	ldrb	r0, [r6, #0]
 8008bc4:	f7ff ff8b 	bl	8008ade <__hexdig_fun>
 8008bc8:	2800      	cmp	r0, #0
 8008bca:	d1f8      	bne.n	8008bbe <__gethex+0xb6>
 8008bcc:	1bad      	subs	r5, r5, r6
 8008bce:	00ad      	lsls	r5, r5, #2
 8008bd0:	e004      	b.n	8008bdc <__gethex+0xd4>
 8008bd2:	2400      	movs	r4, #0
 8008bd4:	4625      	mov	r5, r4
 8008bd6:	e7e0      	b.n	8008b9a <__gethex+0x92>
 8008bd8:	2d00      	cmp	r5, #0
 8008bda:	d1f7      	bne.n	8008bcc <__gethex+0xc4>
 8008bdc:	7833      	ldrb	r3, [r6, #0]
 8008bde:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008be2:	2b50      	cmp	r3, #80	; 0x50
 8008be4:	d13b      	bne.n	8008c5e <__gethex+0x156>
 8008be6:	7873      	ldrb	r3, [r6, #1]
 8008be8:	2b2b      	cmp	r3, #43	; 0x2b
 8008bea:	d02c      	beq.n	8008c46 <__gethex+0x13e>
 8008bec:	2b2d      	cmp	r3, #45	; 0x2d
 8008bee:	d02e      	beq.n	8008c4e <__gethex+0x146>
 8008bf0:	1c71      	adds	r1, r6, #1
 8008bf2:	f04f 0900 	mov.w	r9, #0
 8008bf6:	7808      	ldrb	r0, [r1, #0]
 8008bf8:	f7ff ff71 	bl	8008ade <__hexdig_fun>
 8008bfc:	1e43      	subs	r3, r0, #1
 8008bfe:	b2db      	uxtb	r3, r3
 8008c00:	2b18      	cmp	r3, #24
 8008c02:	d82c      	bhi.n	8008c5e <__gethex+0x156>
 8008c04:	f1a0 0210 	sub.w	r2, r0, #16
 8008c08:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008c0c:	f7ff ff67 	bl	8008ade <__hexdig_fun>
 8008c10:	1e43      	subs	r3, r0, #1
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	2b18      	cmp	r3, #24
 8008c16:	d91d      	bls.n	8008c54 <__gethex+0x14c>
 8008c18:	f1b9 0f00 	cmp.w	r9, #0
 8008c1c:	d000      	beq.n	8008c20 <__gethex+0x118>
 8008c1e:	4252      	negs	r2, r2
 8008c20:	4415      	add	r5, r2
 8008c22:	f8cb 1000 	str.w	r1, [fp]
 8008c26:	b1e4      	cbz	r4, 8008c62 <__gethex+0x15a>
 8008c28:	9b00      	ldr	r3, [sp, #0]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	bf14      	ite	ne
 8008c2e:	2700      	movne	r7, #0
 8008c30:	2706      	moveq	r7, #6
 8008c32:	4638      	mov	r0, r7
 8008c34:	b009      	add	sp, #36	; 0x24
 8008c36:	ecbd 8b02 	vpop	{d8}
 8008c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c3e:	463e      	mov	r6, r7
 8008c40:	4625      	mov	r5, r4
 8008c42:	2401      	movs	r4, #1
 8008c44:	e7ca      	b.n	8008bdc <__gethex+0xd4>
 8008c46:	f04f 0900 	mov.w	r9, #0
 8008c4a:	1cb1      	adds	r1, r6, #2
 8008c4c:	e7d3      	b.n	8008bf6 <__gethex+0xee>
 8008c4e:	f04f 0901 	mov.w	r9, #1
 8008c52:	e7fa      	b.n	8008c4a <__gethex+0x142>
 8008c54:	230a      	movs	r3, #10
 8008c56:	fb03 0202 	mla	r2, r3, r2, r0
 8008c5a:	3a10      	subs	r2, #16
 8008c5c:	e7d4      	b.n	8008c08 <__gethex+0x100>
 8008c5e:	4631      	mov	r1, r6
 8008c60:	e7df      	b.n	8008c22 <__gethex+0x11a>
 8008c62:	1bf3      	subs	r3, r6, r7
 8008c64:	3b01      	subs	r3, #1
 8008c66:	4621      	mov	r1, r4
 8008c68:	2b07      	cmp	r3, #7
 8008c6a:	dc0b      	bgt.n	8008c84 <__gethex+0x17c>
 8008c6c:	ee18 0a10 	vmov	r0, s16
 8008c70:	f000 fa82 	bl	8009178 <_Balloc>
 8008c74:	4604      	mov	r4, r0
 8008c76:	b940      	cbnz	r0, 8008c8a <__gethex+0x182>
 8008c78:	4b65      	ldr	r3, [pc, #404]	; (8008e10 <__gethex+0x308>)
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	21de      	movs	r1, #222	; 0xde
 8008c7e:	4865      	ldr	r0, [pc, #404]	; (8008e14 <__gethex+0x30c>)
 8008c80:	f001 fbf4 	bl	800a46c <__assert_func>
 8008c84:	3101      	adds	r1, #1
 8008c86:	105b      	asrs	r3, r3, #1
 8008c88:	e7ee      	b.n	8008c68 <__gethex+0x160>
 8008c8a:	f100 0914 	add.w	r9, r0, #20
 8008c8e:	f04f 0b00 	mov.w	fp, #0
 8008c92:	f1ca 0301 	rsb	r3, sl, #1
 8008c96:	f8cd 9008 	str.w	r9, [sp, #8]
 8008c9a:	f8cd b000 	str.w	fp, [sp]
 8008c9e:	9306      	str	r3, [sp, #24]
 8008ca0:	42b7      	cmp	r7, r6
 8008ca2:	d340      	bcc.n	8008d26 <__gethex+0x21e>
 8008ca4:	9802      	ldr	r0, [sp, #8]
 8008ca6:	9b00      	ldr	r3, [sp, #0]
 8008ca8:	f840 3b04 	str.w	r3, [r0], #4
 8008cac:	eba0 0009 	sub.w	r0, r0, r9
 8008cb0:	1080      	asrs	r0, r0, #2
 8008cb2:	0146      	lsls	r6, r0, #5
 8008cb4:	6120      	str	r0, [r4, #16]
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f000 fb54 	bl	8009364 <__hi0bits>
 8008cbc:	1a30      	subs	r0, r6, r0
 8008cbe:	f8d8 6000 	ldr.w	r6, [r8]
 8008cc2:	42b0      	cmp	r0, r6
 8008cc4:	dd63      	ble.n	8008d8e <__gethex+0x286>
 8008cc6:	1b87      	subs	r7, r0, r6
 8008cc8:	4639      	mov	r1, r7
 8008cca:	4620      	mov	r0, r4
 8008ccc:	f000 feee 	bl	8009aac <__any_on>
 8008cd0:	4682      	mov	sl, r0
 8008cd2:	b1a8      	cbz	r0, 8008d00 <__gethex+0x1f8>
 8008cd4:	1e7b      	subs	r3, r7, #1
 8008cd6:	1159      	asrs	r1, r3, #5
 8008cd8:	f003 021f 	and.w	r2, r3, #31
 8008cdc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008ce0:	f04f 0a01 	mov.w	sl, #1
 8008ce4:	fa0a f202 	lsl.w	r2, sl, r2
 8008ce8:	420a      	tst	r2, r1
 8008cea:	d009      	beq.n	8008d00 <__gethex+0x1f8>
 8008cec:	4553      	cmp	r3, sl
 8008cee:	dd05      	ble.n	8008cfc <__gethex+0x1f4>
 8008cf0:	1eb9      	subs	r1, r7, #2
 8008cf2:	4620      	mov	r0, r4
 8008cf4:	f000 feda 	bl	8009aac <__any_on>
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	d145      	bne.n	8008d88 <__gethex+0x280>
 8008cfc:	f04f 0a02 	mov.w	sl, #2
 8008d00:	4639      	mov	r1, r7
 8008d02:	4620      	mov	r0, r4
 8008d04:	f7ff fe99 	bl	8008a3a <rshift>
 8008d08:	443d      	add	r5, r7
 8008d0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d0e:	42ab      	cmp	r3, r5
 8008d10:	da4c      	bge.n	8008dac <__gethex+0x2a4>
 8008d12:	ee18 0a10 	vmov	r0, s16
 8008d16:	4621      	mov	r1, r4
 8008d18:	f000 fa6e 	bl	80091f8 <_Bfree>
 8008d1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d1e:	2300      	movs	r3, #0
 8008d20:	6013      	str	r3, [r2, #0]
 8008d22:	27a3      	movs	r7, #163	; 0xa3
 8008d24:	e785      	b.n	8008c32 <__gethex+0x12a>
 8008d26:	1e73      	subs	r3, r6, #1
 8008d28:	9a05      	ldr	r2, [sp, #20]
 8008d2a:	9303      	str	r3, [sp, #12]
 8008d2c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d019      	beq.n	8008d68 <__gethex+0x260>
 8008d34:	f1bb 0f20 	cmp.w	fp, #32
 8008d38:	d107      	bne.n	8008d4a <__gethex+0x242>
 8008d3a:	9b02      	ldr	r3, [sp, #8]
 8008d3c:	9a00      	ldr	r2, [sp, #0]
 8008d3e:	f843 2b04 	str.w	r2, [r3], #4
 8008d42:	9302      	str	r3, [sp, #8]
 8008d44:	2300      	movs	r3, #0
 8008d46:	9300      	str	r3, [sp, #0]
 8008d48:	469b      	mov	fp, r3
 8008d4a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008d4e:	f7ff fec6 	bl	8008ade <__hexdig_fun>
 8008d52:	9b00      	ldr	r3, [sp, #0]
 8008d54:	f000 000f 	and.w	r0, r0, #15
 8008d58:	fa00 f00b 	lsl.w	r0, r0, fp
 8008d5c:	4303      	orrs	r3, r0
 8008d5e:	9300      	str	r3, [sp, #0]
 8008d60:	f10b 0b04 	add.w	fp, fp, #4
 8008d64:	9b03      	ldr	r3, [sp, #12]
 8008d66:	e00d      	b.n	8008d84 <__gethex+0x27c>
 8008d68:	9b03      	ldr	r3, [sp, #12]
 8008d6a:	9a06      	ldr	r2, [sp, #24]
 8008d6c:	4413      	add	r3, r2
 8008d6e:	42bb      	cmp	r3, r7
 8008d70:	d3e0      	bcc.n	8008d34 <__gethex+0x22c>
 8008d72:	4618      	mov	r0, r3
 8008d74:	9901      	ldr	r1, [sp, #4]
 8008d76:	9307      	str	r3, [sp, #28]
 8008d78:	4652      	mov	r2, sl
 8008d7a:	f001 fa84 	bl	800a286 <strncmp>
 8008d7e:	9b07      	ldr	r3, [sp, #28]
 8008d80:	2800      	cmp	r0, #0
 8008d82:	d1d7      	bne.n	8008d34 <__gethex+0x22c>
 8008d84:	461e      	mov	r6, r3
 8008d86:	e78b      	b.n	8008ca0 <__gethex+0x198>
 8008d88:	f04f 0a03 	mov.w	sl, #3
 8008d8c:	e7b8      	b.n	8008d00 <__gethex+0x1f8>
 8008d8e:	da0a      	bge.n	8008da6 <__gethex+0x29e>
 8008d90:	1a37      	subs	r7, r6, r0
 8008d92:	4621      	mov	r1, r4
 8008d94:	ee18 0a10 	vmov	r0, s16
 8008d98:	463a      	mov	r2, r7
 8008d9a:	f000 fc49 	bl	8009630 <__lshift>
 8008d9e:	1bed      	subs	r5, r5, r7
 8008da0:	4604      	mov	r4, r0
 8008da2:	f100 0914 	add.w	r9, r0, #20
 8008da6:	f04f 0a00 	mov.w	sl, #0
 8008daa:	e7ae      	b.n	8008d0a <__gethex+0x202>
 8008dac:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008db0:	42a8      	cmp	r0, r5
 8008db2:	dd72      	ble.n	8008e9a <__gethex+0x392>
 8008db4:	1b45      	subs	r5, r0, r5
 8008db6:	42ae      	cmp	r6, r5
 8008db8:	dc36      	bgt.n	8008e28 <__gethex+0x320>
 8008dba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008dbe:	2b02      	cmp	r3, #2
 8008dc0:	d02a      	beq.n	8008e18 <__gethex+0x310>
 8008dc2:	2b03      	cmp	r3, #3
 8008dc4:	d02c      	beq.n	8008e20 <__gethex+0x318>
 8008dc6:	2b01      	cmp	r3, #1
 8008dc8:	d115      	bne.n	8008df6 <__gethex+0x2ee>
 8008dca:	42ae      	cmp	r6, r5
 8008dcc:	d113      	bne.n	8008df6 <__gethex+0x2ee>
 8008dce:	2e01      	cmp	r6, #1
 8008dd0:	d10b      	bne.n	8008dea <__gethex+0x2e2>
 8008dd2:	9a04      	ldr	r2, [sp, #16]
 8008dd4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008dd8:	6013      	str	r3, [r2, #0]
 8008dda:	2301      	movs	r3, #1
 8008ddc:	6123      	str	r3, [r4, #16]
 8008dde:	f8c9 3000 	str.w	r3, [r9]
 8008de2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008de4:	2762      	movs	r7, #98	; 0x62
 8008de6:	601c      	str	r4, [r3, #0]
 8008de8:	e723      	b.n	8008c32 <__gethex+0x12a>
 8008dea:	1e71      	subs	r1, r6, #1
 8008dec:	4620      	mov	r0, r4
 8008dee:	f000 fe5d 	bl	8009aac <__any_on>
 8008df2:	2800      	cmp	r0, #0
 8008df4:	d1ed      	bne.n	8008dd2 <__gethex+0x2ca>
 8008df6:	ee18 0a10 	vmov	r0, s16
 8008dfa:	4621      	mov	r1, r4
 8008dfc:	f000 f9fc 	bl	80091f8 <_Bfree>
 8008e00:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e02:	2300      	movs	r3, #0
 8008e04:	6013      	str	r3, [r2, #0]
 8008e06:	2750      	movs	r7, #80	; 0x50
 8008e08:	e713      	b.n	8008c32 <__gethex+0x12a>
 8008e0a:	bf00      	nop
 8008e0c:	0800ac3c 	.word	0x0800ac3c
 8008e10:	0800ab5c 	.word	0x0800ab5c
 8008e14:	0800abd0 	.word	0x0800abd0
 8008e18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d1eb      	bne.n	8008df6 <__gethex+0x2ee>
 8008e1e:	e7d8      	b.n	8008dd2 <__gethex+0x2ca>
 8008e20:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d1d5      	bne.n	8008dd2 <__gethex+0x2ca>
 8008e26:	e7e6      	b.n	8008df6 <__gethex+0x2ee>
 8008e28:	1e6f      	subs	r7, r5, #1
 8008e2a:	f1ba 0f00 	cmp.w	sl, #0
 8008e2e:	d131      	bne.n	8008e94 <__gethex+0x38c>
 8008e30:	b127      	cbz	r7, 8008e3c <__gethex+0x334>
 8008e32:	4639      	mov	r1, r7
 8008e34:	4620      	mov	r0, r4
 8008e36:	f000 fe39 	bl	8009aac <__any_on>
 8008e3a:	4682      	mov	sl, r0
 8008e3c:	117b      	asrs	r3, r7, #5
 8008e3e:	2101      	movs	r1, #1
 8008e40:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008e44:	f007 071f 	and.w	r7, r7, #31
 8008e48:	fa01 f707 	lsl.w	r7, r1, r7
 8008e4c:	421f      	tst	r7, r3
 8008e4e:	4629      	mov	r1, r5
 8008e50:	4620      	mov	r0, r4
 8008e52:	bf18      	it	ne
 8008e54:	f04a 0a02 	orrne.w	sl, sl, #2
 8008e58:	1b76      	subs	r6, r6, r5
 8008e5a:	f7ff fdee 	bl	8008a3a <rshift>
 8008e5e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008e62:	2702      	movs	r7, #2
 8008e64:	f1ba 0f00 	cmp.w	sl, #0
 8008e68:	d048      	beq.n	8008efc <__gethex+0x3f4>
 8008e6a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008e6e:	2b02      	cmp	r3, #2
 8008e70:	d015      	beq.n	8008e9e <__gethex+0x396>
 8008e72:	2b03      	cmp	r3, #3
 8008e74:	d017      	beq.n	8008ea6 <__gethex+0x39e>
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d109      	bne.n	8008e8e <__gethex+0x386>
 8008e7a:	f01a 0f02 	tst.w	sl, #2
 8008e7e:	d006      	beq.n	8008e8e <__gethex+0x386>
 8008e80:	f8d9 0000 	ldr.w	r0, [r9]
 8008e84:	ea4a 0a00 	orr.w	sl, sl, r0
 8008e88:	f01a 0f01 	tst.w	sl, #1
 8008e8c:	d10e      	bne.n	8008eac <__gethex+0x3a4>
 8008e8e:	f047 0710 	orr.w	r7, r7, #16
 8008e92:	e033      	b.n	8008efc <__gethex+0x3f4>
 8008e94:	f04f 0a01 	mov.w	sl, #1
 8008e98:	e7d0      	b.n	8008e3c <__gethex+0x334>
 8008e9a:	2701      	movs	r7, #1
 8008e9c:	e7e2      	b.n	8008e64 <__gethex+0x35c>
 8008e9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ea0:	f1c3 0301 	rsb	r3, r3, #1
 8008ea4:	9315      	str	r3, [sp, #84]	; 0x54
 8008ea6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d0f0      	beq.n	8008e8e <__gethex+0x386>
 8008eac:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008eb0:	f104 0314 	add.w	r3, r4, #20
 8008eb4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008eb8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008ebc:	f04f 0c00 	mov.w	ip, #0
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ec6:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008eca:	d01c      	beq.n	8008f06 <__gethex+0x3fe>
 8008ecc:	3201      	adds	r2, #1
 8008ece:	6002      	str	r2, [r0, #0]
 8008ed0:	2f02      	cmp	r7, #2
 8008ed2:	f104 0314 	add.w	r3, r4, #20
 8008ed6:	d13f      	bne.n	8008f58 <__gethex+0x450>
 8008ed8:	f8d8 2000 	ldr.w	r2, [r8]
 8008edc:	3a01      	subs	r2, #1
 8008ede:	42b2      	cmp	r2, r6
 8008ee0:	d10a      	bne.n	8008ef8 <__gethex+0x3f0>
 8008ee2:	1171      	asrs	r1, r6, #5
 8008ee4:	2201      	movs	r2, #1
 8008ee6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008eea:	f006 061f 	and.w	r6, r6, #31
 8008eee:	fa02 f606 	lsl.w	r6, r2, r6
 8008ef2:	421e      	tst	r6, r3
 8008ef4:	bf18      	it	ne
 8008ef6:	4617      	movne	r7, r2
 8008ef8:	f047 0720 	orr.w	r7, r7, #32
 8008efc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008efe:	601c      	str	r4, [r3, #0]
 8008f00:	9b04      	ldr	r3, [sp, #16]
 8008f02:	601d      	str	r5, [r3, #0]
 8008f04:	e695      	b.n	8008c32 <__gethex+0x12a>
 8008f06:	4299      	cmp	r1, r3
 8008f08:	f843 cc04 	str.w	ip, [r3, #-4]
 8008f0c:	d8d8      	bhi.n	8008ec0 <__gethex+0x3b8>
 8008f0e:	68a3      	ldr	r3, [r4, #8]
 8008f10:	459b      	cmp	fp, r3
 8008f12:	db19      	blt.n	8008f48 <__gethex+0x440>
 8008f14:	6861      	ldr	r1, [r4, #4]
 8008f16:	ee18 0a10 	vmov	r0, s16
 8008f1a:	3101      	adds	r1, #1
 8008f1c:	f000 f92c 	bl	8009178 <_Balloc>
 8008f20:	4681      	mov	r9, r0
 8008f22:	b918      	cbnz	r0, 8008f2c <__gethex+0x424>
 8008f24:	4b1a      	ldr	r3, [pc, #104]	; (8008f90 <__gethex+0x488>)
 8008f26:	4602      	mov	r2, r0
 8008f28:	2184      	movs	r1, #132	; 0x84
 8008f2a:	e6a8      	b.n	8008c7e <__gethex+0x176>
 8008f2c:	6922      	ldr	r2, [r4, #16]
 8008f2e:	3202      	adds	r2, #2
 8008f30:	f104 010c 	add.w	r1, r4, #12
 8008f34:	0092      	lsls	r2, r2, #2
 8008f36:	300c      	adds	r0, #12
 8008f38:	f000 f910 	bl	800915c <memcpy>
 8008f3c:	4621      	mov	r1, r4
 8008f3e:	ee18 0a10 	vmov	r0, s16
 8008f42:	f000 f959 	bl	80091f8 <_Bfree>
 8008f46:	464c      	mov	r4, r9
 8008f48:	6923      	ldr	r3, [r4, #16]
 8008f4a:	1c5a      	adds	r2, r3, #1
 8008f4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008f50:	6122      	str	r2, [r4, #16]
 8008f52:	2201      	movs	r2, #1
 8008f54:	615a      	str	r2, [r3, #20]
 8008f56:	e7bb      	b.n	8008ed0 <__gethex+0x3c8>
 8008f58:	6922      	ldr	r2, [r4, #16]
 8008f5a:	455a      	cmp	r2, fp
 8008f5c:	dd0b      	ble.n	8008f76 <__gethex+0x46e>
 8008f5e:	2101      	movs	r1, #1
 8008f60:	4620      	mov	r0, r4
 8008f62:	f7ff fd6a 	bl	8008a3a <rshift>
 8008f66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f6a:	3501      	adds	r5, #1
 8008f6c:	42ab      	cmp	r3, r5
 8008f6e:	f6ff aed0 	blt.w	8008d12 <__gethex+0x20a>
 8008f72:	2701      	movs	r7, #1
 8008f74:	e7c0      	b.n	8008ef8 <__gethex+0x3f0>
 8008f76:	f016 061f 	ands.w	r6, r6, #31
 8008f7a:	d0fa      	beq.n	8008f72 <__gethex+0x46a>
 8008f7c:	449a      	add	sl, r3
 8008f7e:	f1c6 0620 	rsb	r6, r6, #32
 8008f82:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008f86:	f000 f9ed 	bl	8009364 <__hi0bits>
 8008f8a:	42b0      	cmp	r0, r6
 8008f8c:	dbe7      	blt.n	8008f5e <__gethex+0x456>
 8008f8e:	e7f0      	b.n	8008f72 <__gethex+0x46a>
 8008f90:	0800ab5c 	.word	0x0800ab5c

08008f94 <L_shift>:
 8008f94:	f1c2 0208 	rsb	r2, r2, #8
 8008f98:	0092      	lsls	r2, r2, #2
 8008f9a:	b570      	push	{r4, r5, r6, lr}
 8008f9c:	f1c2 0620 	rsb	r6, r2, #32
 8008fa0:	6843      	ldr	r3, [r0, #4]
 8008fa2:	6804      	ldr	r4, [r0, #0]
 8008fa4:	fa03 f506 	lsl.w	r5, r3, r6
 8008fa8:	432c      	orrs	r4, r5
 8008faa:	40d3      	lsrs	r3, r2
 8008fac:	6004      	str	r4, [r0, #0]
 8008fae:	f840 3f04 	str.w	r3, [r0, #4]!
 8008fb2:	4288      	cmp	r0, r1
 8008fb4:	d3f4      	bcc.n	8008fa0 <L_shift+0xc>
 8008fb6:	bd70      	pop	{r4, r5, r6, pc}

08008fb8 <__match>:
 8008fb8:	b530      	push	{r4, r5, lr}
 8008fba:	6803      	ldr	r3, [r0, #0]
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fc2:	b914      	cbnz	r4, 8008fca <__match+0x12>
 8008fc4:	6003      	str	r3, [r0, #0]
 8008fc6:	2001      	movs	r0, #1
 8008fc8:	bd30      	pop	{r4, r5, pc}
 8008fca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008fd2:	2d19      	cmp	r5, #25
 8008fd4:	bf98      	it	ls
 8008fd6:	3220      	addls	r2, #32
 8008fd8:	42a2      	cmp	r2, r4
 8008fda:	d0f0      	beq.n	8008fbe <__match+0x6>
 8008fdc:	2000      	movs	r0, #0
 8008fde:	e7f3      	b.n	8008fc8 <__match+0x10>

08008fe0 <__hexnan>:
 8008fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe4:	680b      	ldr	r3, [r1, #0]
 8008fe6:	6801      	ldr	r1, [r0, #0]
 8008fe8:	115e      	asrs	r6, r3, #5
 8008fea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008fee:	f013 031f 	ands.w	r3, r3, #31
 8008ff2:	b087      	sub	sp, #28
 8008ff4:	bf18      	it	ne
 8008ff6:	3604      	addne	r6, #4
 8008ff8:	2500      	movs	r5, #0
 8008ffa:	1f37      	subs	r7, r6, #4
 8008ffc:	4682      	mov	sl, r0
 8008ffe:	4690      	mov	r8, r2
 8009000:	9301      	str	r3, [sp, #4]
 8009002:	f846 5c04 	str.w	r5, [r6, #-4]
 8009006:	46b9      	mov	r9, r7
 8009008:	463c      	mov	r4, r7
 800900a:	9502      	str	r5, [sp, #8]
 800900c:	46ab      	mov	fp, r5
 800900e:	784a      	ldrb	r2, [r1, #1]
 8009010:	1c4b      	adds	r3, r1, #1
 8009012:	9303      	str	r3, [sp, #12]
 8009014:	b342      	cbz	r2, 8009068 <__hexnan+0x88>
 8009016:	4610      	mov	r0, r2
 8009018:	9105      	str	r1, [sp, #20]
 800901a:	9204      	str	r2, [sp, #16]
 800901c:	f7ff fd5f 	bl	8008ade <__hexdig_fun>
 8009020:	2800      	cmp	r0, #0
 8009022:	d14f      	bne.n	80090c4 <__hexnan+0xe4>
 8009024:	9a04      	ldr	r2, [sp, #16]
 8009026:	9905      	ldr	r1, [sp, #20]
 8009028:	2a20      	cmp	r2, #32
 800902a:	d818      	bhi.n	800905e <__hexnan+0x7e>
 800902c:	9b02      	ldr	r3, [sp, #8]
 800902e:	459b      	cmp	fp, r3
 8009030:	dd13      	ble.n	800905a <__hexnan+0x7a>
 8009032:	454c      	cmp	r4, r9
 8009034:	d206      	bcs.n	8009044 <__hexnan+0x64>
 8009036:	2d07      	cmp	r5, #7
 8009038:	dc04      	bgt.n	8009044 <__hexnan+0x64>
 800903a:	462a      	mov	r2, r5
 800903c:	4649      	mov	r1, r9
 800903e:	4620      	mov	r0, r4
 8009040:	f7ff ffa8 	bl	8008f94 <L_shift>
 8009044:	4544      	cmp	r4, r8
 8009046:	d950      	bls.n	80090ea <__hexnan+0x10a>
 8009048:	2300      	movs	r3, #0
 800904a:	f1a4 0904 	sub.w	r9, r4, #4
 800904e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009052:	f8cd b008 	str.w	fp, [sp, #8]
 8009056:	464c      	mov	r4, r9
 8009058:	461d      	mov	r5, r3
 800905a:	9903      	ldr	r1, [sp, #12]
 800905c:	e7d7      	b.n	800900e <__hexnan+0x2e>
 800905e:	2a29      	cmp	r2, #41	; 0x29
 8009060:	d156      	bne.n	8009110 <__hexnan+0x130>
 8009062:	3102      	adds	r1, #2
 8009064:	f8ca 1000 	str.w	r1, [sl]
 8009068:	f1bb 0f00 	cmp.w	fp, #0
 800906c:	d050      	beq.n	8009110 <__hexnan+0x130>
 800906e:	454c      	cmp	r4, r9
 8009070:	d206      	bcs.n	8009080 <__hexnan+0xa0>
 8009072:	2d07      	cmp	r5, #7
 8009074:	dc04      	bgt.n	8009080 <__hexnan+0xa0>
 8009076:	462a      	mov	r2, r5
 8009078:	4649      	mov	r1, r9
 800907a:	4620      	mov	r0, r4
 800907c:	f7ff ff8a 	bl	8008f94 <L_shift>
 8009080:	4544      	cmp	r4, r8
 8009082:	d934      	bls.n	80090ee <__hexnan+0x10e>
 8009084:	f1a8 0204 	sub.w	r2, r8, #4
 8009088:	4623      	mov	r3, r4
 800908a:	f853 1b04 	ldr.w	r1, [r3], #4
 800908e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009092:	429f      	cmp	r7, r3
 8009094:	d2f9      	bcs.n	800908a <__hexnan+0xaa>
 8009096:	1b3b      	subs	r3, r7, r4
 8009098:	f023 0303 	bic.w	r3, r3, #3
 800909c:	3304      	adds	r3, #4
 800909e:	3401      	adds	r4, #1
 80090a0:	3e03      	subs	r6, #3
 80090a2:	42b4      	cmp	r4, r6
 80090a4:	bf88      	it	hi
 80090a6:	2304      	movhi	r3, #4
 80090a8:	4443      	add	r3, r8
 80090aa:	2200      	movs	r2, #0
 80090ac:	f843 2b04 	str.w	r2, [r3], #4
 80090b0:	429f      	cmp	r7, r3
 80090b2:	d2fb      	bcs.n	80090ac <__hexnan+0xcc>
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	b91b      	cbnz	r3, 80090c0 <__hexnan+0xe0>
 80090b8:	4547      	cmp	r7, r8
 80090ba:	d127      	bne.n	800910c <__hexnan+0x12c>
 80090bc:	2301      	movs	r3, #1
 80090be:	603b      	str	r3, [r7, #0]
 80090c0:	2005      	movs	r0, #5
 80090c2:	e026      	b.n	8009112 <__hexnan+0x132>
 80090c4:	3501      	adds	r5, #1
 80090c6:	2d08      	cmp	r5, #8
 80090c8:	f10b 0b01 	add.w	fp, fp, #1
 80090cc:	dd06      	ble.n	80090dc <__hexnan+0xfc>
 80090ce:	4544      	cmp	r4, r8
 80090d0:	d9c3      	bls.n	800905a <__hexnan+0x7a>
 80090d2:	2300      	movs	r3, #0
 80090d4:	f844 3c04 	str.w	r3, [r4, #-4]
 80090d8:	2501      	movs	r5, #1
 80090da:	3c04      	subs	r4, #4
 80090dc:	6822      	ldr	r2, [r4, #0]
 80090de:	f000 000f 	and.w	r0, r0, #15
 80090e2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80090e6:	6022      	str	r2, [r4, #0]
 80090e8:	e7b7      	b.n	800905a <__hexnan+0x7a>
 80090ea:	2508      	movs	r5, #8
 80090ec:	e7b5      	b.n	800905a <__hexnan+0x7a>
 80090ee:	9b01      	ldr	r3, [sp, #4]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d0df      	beq.n	80090b4 <__hexnan+0xd4>
 80090f4:	f04f 32ff 	mov.w	r2, #4294967295
 80090f8:	f1c3 0320 	rsb	r3, r3, #32
 80090fc:	fa22 f303 	lsr.w	r3, r2, r3
 8009100:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009104:	401a      	ands	r2, r3
 8009106:	f846 2c04 	str.w	r2, [r6, #-4]
 800910a:	e7d3      	b.n	80090b4 <__hexnan+0xd4>
 800910c:	3f04      	subs	r7, #4
 800910e:	e7d1      	b.n	80090b4 <__hexnan+0xd4>
 8009110:	2004      	movs	r0, #4
 8009112:	b007      	add	sp, #28
 8009114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009118 <_localeconv_r>:
 8009118:	4800      	ldr	r0, [pc, #0]	; (800911c <_localeconv_r+0x4>)
 800911a:	4770      	bx	lr
 800911c:	20000164 	.word	0x20000164

08009120 <__retarget_lock_init_recursive>:
 8009120:	4770      	bx	lr

08009122 <__retarget_lock_acquire_recursive>:
 8009122:	4770      	bx	lr

08009124 <__retarget_lock_release_recursive>:
 8009124:	4770      	bx	lr
	...

08009128 <malloc>:
 8009128:	4b02      	ldr	r3, [pc, #8]	; (8009134 <malloc+0xc>)
 800912a:	4601      	mov	r1, r0
 800912c:	6818      	ldr	r0, [r3, #0]
 800912e:	f000 bd3d 	b.w	8009bac <_malloc_r>
 8009132:	bf00      	nop
 8009134:	2000000c 	.word	0x2000000c

08009138 <__ascii_mbtowc>:
 8009138:	b082      	sub	sp, #8
 800913a:	b901      	cbnz	r1, 800913e <__ascii_mbtowc+0x6>
 800913c:	a901      	add	r1, sp, #4
 800913e:	b142      	cbz	r2, 8009152 <__ascii_mbtowc+0x1a>
 8009140:	b14b      	cbz	r3, 8009156 <__ascii_mbtowc+0x1e>
 8009142:	7813      	ldrb	r3, [r2, #0]
 8009144:	600b      	str	r3, [r1, #0]
 8009146:	7812      	ldrb	r2, [r2, #0]
 8009148:	1e10      	subs	r0, r2, #0
 800914a:	bf18      	it	ne
 800914c:	2001      	movne	r0, #1
 800914e:	b002      	add	sp, #8
 8009150:	4770      	bx	lr
 8009152:	4610      	mov	r0, r2
 8009154:	e7fb      	b.n	800914e <__ascii_mbtowc+0x16>
 8009156:	f06f 0001 	mvn.w	r0, #1
 800915a:	e7f8      	b.n	800914e <__ascii_mbtowc+0x16>

0800915c <memcpy>:
 800915c:	440a      	add	r2, r1
 800915e:	4291      	cmp	r1, r2
 8009160:	f100 33ff 	add.w	r3, r0, #4294967295
 8009164:	d100      	bne.n	8009168 <memcpy+0xc>
 8009166:	4770      	bx	lr
 8009168:	b510      	push	{r4, lr}
 800916a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800916e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009172:	4291      	cmp	r1, r2
 8009174:	d1f9      	bne.n	800916a <memcpy+0xe>
 8009176:	bd10      	pop	{r4, pc}

08009178 <_Balloc>:
 8009178:	b570      	push	{r4, r5, r6, lr}
 800917a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800917c:	4604      	mov	r4, r0
 800917e:	460d      	mov	r5, r1
 8009180:	b976      	cbnz	r6, 80091a0 <_Balloc+0x28>
 8009182:	2010      	movs	r0, #16
 8009184:	f7ff ffd0 	bl	8009128 <malloc>
 8009188:	4602      	mov	r2, r0
 800918a:	6260      	str	r0, [r4, #36]	; 0x24
 800918c:	b920      	cbnz	r0, 8009198 <_Balloc+0x20>
 800918e:	4b18      	ldr	r3, [pc, #96]	; (80091f0 <_Balloc+0x78>)
 8009190:	4818      	ldr	r0, [pc, #96]	; (80091f4 <_Balloc+0x7c>)
 8009192:	2166      	movs	r1, #102	; 0x66
 8009194:	f001 f96a 	bl	800a46c <__assert_func>
 8009198:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800919c:	6006      	str	r6, [r0, #0]
 800919e:	60c6      	str	r6, [r0, #12]
 80091a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80091a2:	68f3      	ldr	r3, [r6, #12]
 80091a4:	b183      	cbz	r3, 80091c8 <_Balloc+0x50>
 80091a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091a8:	68db      	ldr	r3, [r3, #12]
 80091aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80091ae:	b9b8      	cbnz	r0, 80091e0 <_Balloc+0x68>
 80091b0:	2101      	movs	r1, #1
 80091b2:	fa01 f605 	lsl.w	r6, r1, r5
 80091b6:	1d72      	adds	r2, r6, #5
 80091b8:	0092      	lsls	r2, r2, #2
 80091ba:	4620      	mov	r0, r4
 80091bc:	f000 fc97 	bl	8009aee <_calloc_r>
 80091c0:	b160      	cbz	r0, 80091dc <_Balloc+0x64>
 80091c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80091c6:	e00e      	b.n	80091e6 <_Balloc+0x6e>
 80091c8:	2221      	movs	r2, #33	; 0x21
 80091ca:	2104      	movs	r1, #4
 80091cc:	4620      	mov	r0, r4
 80091ce:	f000 fc8e 	bl	8009aee <_calloc_r>
 80091d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091d4:	60f0      	str	r0, [r6, #12]
 80091d6:	68db      	ldr	r3, [r3, #12]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d1e4      	bne.n	80091a6 <_Balloc+0x2e>
 80091dc:	2000      	movs	r0, #0
 80091de:	bd70      	pop	{r4, r5, r6, pc}
 80091e0:	6802      	ldr	r2, [r0, #0]
 80091e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80091e6:	2300      	movs	r3, #0
 80091e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091ec:	e7f7      	b.n	80091de <_Balloc+0x66>
 80091ee:	bf00      	nop
 80091f0:	0800aae6 	.word	0x0800aae6
 80091f4:	0800ac50 	.word	0x0800ac50

080091f8 <_Bfree>:
 80091f8:	b570      	push	{r4, r5, r6, lr}
 80091fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80091fc:	4605      	mov	r5, r0
 80091fe:	460c      	mov	r4, r1
 8009200:	b976      	cbnz	r6, 8009220 <_Bfree+0x28>
 8009202:	2010      	movs	r0, #16
 8009204:	f7ff ff90 	bl	8009128 <malloc>
 8009208:	4602      	mov	r2, r0
 800920a:	6268      	str	r0, [r5, #36]	; 0x24
 800920c:	b920      	cbnz	r0, 8009218 <_Bfree+0x20>
 800920e:	4b09      	ldr	r3, [pc, #36]	; (8009234 <_Bfree+0x3c>)
 8009210:	4809      	ldr	r0, [pc, #36]	; (8009238 <_Bfree+0x40>)
 8009212:	218a      	movs	r1, #138	; 0x8a
 8009214:	f001 f92a 	bl	800a46c <__assert_func>
 8009218:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800921c:	6006      	str	r6, [r0, #0]
 800921e:	60c6      	str	r6, [r0, #12]
 8009220:	b13c      	cbz	r4, 8009232 <_Bfree+0x3a>
 8009222:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009224:	6862      	ldr	r2, [r4, #4]
 8009226:	68db      	ldr	r3, [r3, #12]
 8009228:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800922c:	6021      	str	r1, [r4, #0]
 800922e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009232:	bd70      	pop	{r4, r5, r6, pc}
 8009234:	0800aae6 	.word	0x0800aae6
 8009238:	0800ac50 	.word	0x0800ac50

0800923c <__multadd>:
 800923c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009240:	690e      	ldr	r6, [r1, #16]
 8009242:	4607      	mov	r7, r0
 8009244:	4698      	mov	r8, r3
 8009246:	460c      	mov	r4, r1
 8009248:	f101 0014 	add.w	r0, r1, #20
 800924c:	2300      	movs	r3, #0
 800924e:	6805      	ldr	r5, [r0, #0]
 8009250:	b2a9      	uxth	r1, r5
 8009252:	fb02 8101 	mla	r1, r2, r1, r8
 8009256:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800925a:	0c2d      	lsrs	r5, r5, #16
 800925c:	fb02 c505 	mla	r5, r2, r5, ip
 8009260:	b289      	uxth	r1, r1
 8009262:	3301      	adds	r3, #1
 8009264:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009268:	429e      	cmp	r6, r3
 800926a:	f840 1b04 	str.w	r1, [r0], #4
 800926e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009272:	dcec      	bgt.n	800924e <__multadd+0x12>
 8009274:	f1b8 0f00 	cmp.w	r8, #0
 8009278:	d022      	beq.n	80092c0 <__multadd+0x84>
 800927a:	68a3      	ldr	r3, [r4, #8]
 800927c:	42b3      	cmp	r3, r6
 800927e:	dc19      	bgt.n	80092b4 <__multadd+0x78>
 8009280:	6861      	ldr	r1, [r4, #4]
 8009282:	4638      	mov	r0, r7
 8009284:	3101      	adds	r1, #1
 8009286:	f7ff ff77 	bl	8009178 <_Balloc>
 800928a:	4605      	mov	r5, r0
 800928c:	b928      	cbnz	r0, 800929a <__multadd+0x5e>
 800928e:	4602      	mov	r2, r0
 8009290:	4b0d      	ldr	r3, [pc, #52]	; (80092c8 <__multadd+0x8c>)
 8009292:	480e      	ldr	r0, [pc, #56]	; (80092cc <__multadd+0x90>)
 8009294:	21b5      	movs	r1, #181	; 0xb5
 8009296:	f001 f8e9 	bl	800a46c <__assert_func>
 800929a:	6922      	ldr	r2, [r4, #16]
 800929c:	3202      	adds	r2, #2
 800929e:	f104 010c 	add.w	r1, r4, #12
 80092a2:	0092      	lsls	r2, r2, #2
 80092a4:	300c      	adds	r0, #12
 80092a6:	f7ff ff59 	bl	800915c <memcpy>
 80092aa:	4621      	mov	r1, r4
 80092ac:	4638      	mov	r0, r7
 80092ae:	f7ff ffa3 	bl	80091f8 <_Bfree>
 80092b2:	462c      	mov	r4, r5
 80092b4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80092b8:	3601      	adds	r6, #1
 80092ba:	f8c3 8014 	str.w	r8, [r3, #20]
 80092be:	6126      	str	r6, [r4, #16]
 80092c0:	4620      	mov	r0, r4
 80092c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092c6:	bf00      	nop
 80092c8:	0800ab5c 	.word	0x0800ab5c
 80092cc:	0800ac50 	.word	0x0800ac50

080092d0 <__s2b>:
 80092d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092d4:	460c      	mov	r4, r1
 80092d6:	4615      	mov	r5, r2
 80092d8:	461f      	mov	r7, r3
 80092da:	2209      	movs	r2, #9
 80092dc:	3308      	adds	r3, #8
 80092de:	4606      	mov	r6, r0
 80092e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80092e4:	2100      	movs	r1, #0
 80092e6:	2201      	movs	r2, #1
 80092e8:	429a      	cmp	r2, r3
 80092ea:	db09      	blt.n	8009300 <__s2b+0x30>
 80092ec:	4630      	mov	r0, r6
 80092ee:	f7ff ff43 	bl	8009178 <_Balloc>
 80092f2:	b940      	cbnz	r0, 8009306 <__s2b+0x36>
 80092f4:	4602      	mov	r2, r0
 80092f6:	4b19      	ldr	r3, [pc, #100]	; (800935c <__s2b+0x8c>)
 80092f8:	4819      	ldr	r0, [pc, #100]	; (8009360 <__s2b+0x90>)
 80092fa:	21ce      	movs	r1, #206	; 0xce
 80092fc:	f001 f8b6 	bl	800a46c <__assert_func>
 8009300:	0052      	lsls	r2, r2, #1
 8009302:	3101      	adds	r1, #1
 8009304:	e7f0      	b.n	80092e8 <__s2b+0x18>
 8009306:	9b08      	ldr	r3, [sp, #32]
 8009308:	6143      	str	r3, [r0, #20]
 800930a:	2d09      	cmp	r5, #9
 800930c:	f04f 0301 	mov.w	r3, #1
 8009310:	6103      	str	r3, [r0, #16]
 8009312:	dd16      	ble.n	8009342 <__s2b+0x72>
 8009314:	f104 0909 	add.w	r9, r4, #9
 8009318:	46c8      	mov	r8, r9
 800931a:	442c      	add	r4, r5
 800931c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009320:	4601      	mov	r1, r0
 8009322:	3b30      	subs	r3, #48	; 0x30
 8009324:	220a      	movs	r2, #10
 8009326:	4630      	mov	r0, r6
 8009328:	f7ff ff88 	bl	800923c <__multadd>
 800932c:	45a0      	cmp	r8, r4
 800932e:	d1f5      	bne.n	800931c <__s2b+0x4c>
 8009330:	f1a5 0408 	sub.w	r4, r5, #8
 8009334:	444c      	add	r4, r9
 8009336:	1b2d      	subs	r5, r5, r4
 8009338:	1963      	adds	r3, r4, r5
 800933a:	42bb      	cmp	r3, r7
 800933c:	db04      	blt.n	8009348 <__s2b+0x78>
 800933e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009342:	340a      	adds	r4, #10
 8009344:	2509      	movs	r5, #9
 8009346:	e7f6      	b.n	8009336 <__s2b+0x66>
 8009348:	f814 3b01 	ldrb.w	r3, [r4], #1
 800934c:	4601      	mov	r1, r0
 800934e:	3b30      	subs	r3, #48	; 0x30
 8009350:	220a      	movs	r2, #10
 8009352:	4630      	mov	r0, r6
 8009354:	f7ff ff72 	bl	800923c <__multadd>
 8009358:	e7ee      	b.n	8009338 <__s2b+0x68>
 800935a:	bf00      	nop
 800935c:	0800ab5c 	.word	0x0800ab5c
 8009360:	0800ac50 	.word	0x0800ac50

08009364 <__hi0bits>:
 8009364:	0c03      	lsrs	r3, r0, #16
 8009366:	041b      	lsls	r3, r3, #16
 8009368:	b9d3      	cbnz	r3, 80093a0 <__hi0bits+0x3c>
 800936a:	0400      	lsls	r0, r0, #16
 800936c:	2310      	movs	r3, #16
 800936e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009372:	bf04      	itt	eq
 8009374:	0200      	lsleq	r0, r0, #8
 8009376:	3308      	addeq	r3, #8
 8009378:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800937c:	bf04      	itt	eq
 800937e:	0100      	lsleq	r0, r0, #4
 8009380:	3304      	addeq	r3, #4
 8009382:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009386:	bf04      	itt	eq
 8009388:	0080      	lsleq	r0, r0, #2
 800938a:	3302      	addeq	r3, #2
 800938c:	2800      	cmp	r0, #0
 800938e:	db05      	blt.n	800939c <__hi0bits+0x38>
 8009390:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009394:	f103 0301 	add.w	r3, r3, #1
 8009398:	bf08      	it	eq
 800939a:	2320      	moveq	r3, #32
 800939c:	4618      	mov	r0, r3
 800939e:	4770      	bx	lr
 80093a0:	2300      	movs	r3, #0
 80093a2:	e7e4      	b.n	800936e <__hi0bits+0xa>

080093a4 <__lo0bits>:
 80093a4:	6803      	ldr	r3, [r0, #0]
 80093a6:	f013 0207 	ands.w	r2, r3, #7
 80093aa:	4601      	mov	r1, r0
 80093ac:	d00b      	beq.n	80093c6 <__lo0bits+0x22>
 80093ae:	07da      	lsls	r2, r3, #31
 80093b0:	d424      	bmi.n	80093fc <__lo0bits+0x58>
 80093b2:	0798      	lsls	r0, r3, #30
 80093b4:	bf49      	itett	mi
 80093b6:	085b      	lsrmi	r3, r3, #1
 80093b8:	089b      	lsrpl	r3, r3, #2
 80093ba:	2001      	movmi	r0, #1
 80093bc:	600b      	strmi	r3, [r1, #0]
 80093be:	bf5c      	itt	pl
 80093c0:	600b      	strpl	r3, [r1, #0]
 80093c2:	2002      	movpl	r0, #2
 80093c4:	4770      	bx	lr
 80093c6:	b298      	uxth	r0, r3
 80093c8:	b9b0      	cbnz	r0, 80093f8 <__lo0bits+0x54>
 80093ca:	0c1b      	lsrs	r3, r3, #16
 80093cc:	2010      	movs	r0, #16
 80093ce:	f013 0fff 	tst.w	r3, #255	; 0xff
 80093d2:	bf04      	itt	eq
 80093d4:	0a1b      	lsreq	r3, r3, #8
 80093d6:	3008      	addeq	r0, #8
 80093d8:	071a      	lsls	r2, r3, #28
 80093da:	bf04      	itt	eq
 80093dc:	091b      	lsreq	r3, r3, #4
 80093de:	3004      	addeq	r0, #4
 80093e0:	079a      	lsls	r2, r3, #30
 80093e2:	bf04      	itt	eq
 80093e4:	089b      	lsreq	r3, r3, #2
 80093e6:	3002      	addeq	r0, #2
 80093e8:	07da      	lsls	r2, r3, #31
 80093ea:	d403      	bmi.n	80093f4 <__lo0bits+0x50>
 80093ec:	085b      	lsrs	r3, r3, #1
 80093ee:	f100 0001 	add.w	r0, r0, #1
 80093f2:	d005      	beq.n	8009400 <__lo0bits+0x5c>
 80093f4:	600b      	str	r3, [r1, #0]
 80093f6:	4770      	bx	lr
 80093f8:	4610      	mov	r0, r2
 80093fa:	e7e8      	b.n	80093ce <__lo0bits+0x2a>
 80093fc:	2000      	movs	r0, #0
 80093fe:	4770      	bx	lr
 8009400:	2020      	movs	r0, #32
 8009402:	4770      	bx	lr

08009404 <__i2b>:
 8009404:	b510      	push	{r4, lr}
 8009406:	460c      	mov	r4, r1
 8009408:	2101      	movs	r1, #1
 800940a:	f7ff feb5 	bl	8009178 <_Balloc>
 800940e:	4602      	mov	r2, r0
 8009410:	b928      	cbnz	r0, 800941e <__i2b+0x1a>
 8009412:	4b05      	ldr	r3, [pc, #20]	; (8009428 <__i2b+0x24>)
 8009414:	4805      	ldr	r0, [pc, #20]	; (800942c <__i2b+0x28>)
 8009416:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800941a:	f001 f827 	bl	800a46c <__assert_func>
 800941e:	2301      	movs	r3, #1
 8009420:	6144      	str	r4, [r0, #20]
 8009422:	6103      	str	r3, [r0, #16]
 8009424:	bd10      	pop	{r4, pc}
 8009426:	bf00      	nop
 8009428:	0800ab5c 	.word	0x0800ab5c
 800942c:	0800ac50 	.word	0x0800ac50

08009430 <__multiply>:
 8009430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009434:	4614      	mov	r4, r2
 8009436:	690a      	ldr	r2, [r1, #16]
 8009438:	6923      	ldr	r3, [r4, #16]
 800943a:	429a      	cmp	r2, r3
 800943c:	bfb8      	it	lt
 800943e:	460b      	movlt	r3, r1
 8009440:	460d      	mov	r5, r1
 8009442:	bfbc      	itt	lt
 8009444:	4625      	movlt	r5, r4
 8009446:	461c      	movlt	r4, r3
 8009448:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800944c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009450:	68ab      	ldr	r3, [r5, #8]
 8009452:	6869      	ldr	r1, [r5, #4]
 8009454:	eb0a 0709 	add.w	r7, sl, r9
 8009458:	42bb      	cmp	r3, r7
 800945a:	b085      	sub	sp, #20
 800945c:	bfb8      	it	lt
 800945e:	3101      	addlt	r1, #1
 8009460:	f7ff fe8a 	bl	8009178 <_Balloc>
 8009464:	b930      	cbnz	r0, 8009474 <__multiply+0x44>
 8009466:	4602      	mov	r2, r0
 8009468:	4b42      	ldr	r3, [pc, #264]	; (8009574 <__multiply+0x144>)
 800946a:	4843      	ldr	r0, [pc, #268]	; (8009578 <__multiply+0x148>)
 800946c:	f240 115d 	movw	r1, #349	; 0x15d
 8009470:	f000 fffc 	bl	800a46c <__assert_func>
 8009474:	f100 0614 	add.w	r6, r0, #20
 8009478:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800947c:	4633      	mov	r3, r6
 800947e:	2200      	movs	r2, #0
 8009480:	4543      	cmp	r3, r8
 8009482:	d31e      	bcc.n	80094c2 <__multiply+0x92>
 8009484:	f105 0c14 	add.w	ip, r5, #20
 8009488:	f104 0314 	add.w	r3, r4, #20
 800948c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009490:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009494:	9202      	str	r2, [sp, #8]
 8009496:	ebac 0205 	sub.w	r2, ip, r5
 800949a:	3a15      	subs	r2, #21
 800949c:	f022 0203 	bic.w	r2, r2, #3
 80094a0:	3204      	adds	r2, #4
 80094a2:	f105 0115 	add.w	r1, r5, #21
 80094a6:	458c      	cmp	ip, r1
 80094a8:	bf38      	it	cc
 80094aa:	2204      	movcc	r2, #4
 80094ac:	9201      	str	r2, [sp, #4]
 80094ae:	9a02      	ldr	r2, [sp, #8]
 80094b0:	9303      	str	r3, [sp, #12]
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d808      	bhi.n	80094c8 <__multiply+0x98>
 80094b6:	2f00      	cmp	r7, #0
 80094b8:	dc55      	bgt.n	8009566 <__multiply+0x136>
 80094ba:	6107      	str	r7, [r0, #16]
 80094bc:	b005      	add	sp, #20
 80094be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094c2:	f843 2b04 	str.w	r2, [r3], #4
 80094c6:	e7db      	b.n	8009480 <__multiply+0x50>
 80094c8:	f8b3 a000 	ldrh.w	sl, [r3]
 80094cc:	f1ba 0f00 	cmp.w	sl, #0
 80094d0:	d020      	beq.n	8009514 <__multiply+0xe4>
 80094d2:	f105 0e14 	add.w	lr, r5, #20
 80094d6:	46b1      	mov	r9, r6
 80094d8:	2200      	movs	r2, #0
 80094da:	f85e 4b04 	ldr.w	r4, [lr], #4
 80094de:	f8d9 b000 	ldr.w	fp, [r9]
 80094e2:	b2a1      	uxth	r1, r4
 80094e4:	fa1f fb8b 	uxth.w	fp, fp
 80094e8:	fb0a b101 	mla	r1, sl, r1, fp
 80094ec:	4411      	add	r1, r2
 80094ee:	f8d9 2000 	ldr.w	r2, [r9]
 80094f2:	0c24      	lsrs	r4, r4, #16
 80094f4:	0c12      	lsrs	r2, r2, #16
 80094f6:	fb0a 2404 	mla	r4, sl, r4, r2
 80094fa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80094fe:	b289      	uxth	r1, r1
 8009500:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009504:	45f4      	cmp	ip, lr
 8009506:	f849 1b04 	str.w	r1, [r9], #4
 800950a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800950e:	d8e4      	bhi.n	80094da <__multiply+0xaa>
 8009510:	9901      	ldr	r1, [sp, #4]
 8009512:	5072      	str	r2, [r6, r1]
 8009514:	9a03      	ldr	r2, [sp, #12]
 8009516:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800951a:	3304      	adds	r3, #4
 800951c:	f1b9 0f00 	cmp.w	r9, #0
 8009520:	d01f      	beq.n	8009562 <__multiply+0x132>
 8009522:	6834      	ldr	r4, [r6, #0]
 8009524:	f105 0114 	add.w	r1, r5, #20
 8009528:	46b6      	mov	lr, r6
 800952a:	f04f 0a00 	mov.w	sl, #0
 800952e:	880a      	ldrh	r2, [r1, #0]
 8009530:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009534:	fb09 b202 	mla	r2, r9, r2, fp
 8009538:	4492      	add	sl, r2
 800953a:	b2a4      	uxth	r4, r4
 800953c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009540:	f84e 4b04 	str.w	r4, [lr], #4
 8009544:	f851 4b04 	ldr.w	r4, [r1], #4
 8009548:	f8be 2000 	ldrh.w	r2, [lr]
 800954c:	0c24      	lsrs	r4, r4, #16
 800954e:	fb09 2404 	mla	r4, r9, r4, r2
 8009552:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009556:	458c      	cmp	ip, r1
 8009558:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800955c:	d8e7      	bhi.n	800952e <__multiply+0xfe>
 800955e:	9a01      	ldr	r2, [sp, #4]
 8009560:	50b4      	str	r4, [r6, r2]
 8009562:	3604      	adds	r6, #4
 8009564:	e7a3      	b.n	80094ae <__multiply+0x7e>
 8009566:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800956a:	2b00      	cmp	r3, #0
 800956c:	d1a5      	bne.n	80094ba <__multiply+0x8a>
 800956e:	3f01      	subs	r7, #1
 8009570:	e7a1      	b.n	80094b6 <__multiply+0x86>
 8009572:	bf00      	nop
 8009574:	0800ab5c 	.word	0x0800ab5c
 8009578:	0800ac50 	.word	0x0800ac50

0800957c <__pow5mult>:
 800957c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009580:	4615      	mov	r5, r2
 8009582:	f012 0203 	ands.w	r2, r2, #3
 8009586:	4606      	mov	r6, r0
 8009588:	460f      	mov	r7, r1
 800958a:	d007      	beq.n	800959c <__pow5mult+0x20>
 800958c:	4c25      	ldr	r4, [pc, #148]	; (8009624 <__pow5mult+0xa8>)
 800958e:	3a01      	subs	r2, #1
 8009590:	2300      	movs	r3, #0
 8009592:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009596:	f7ff fe51 	bl	800923c <__multadd>
 800959a:	4607      	mov	r7, r0
 800959c:	10ad      	asrs	r5, r5, #2
 800959e:	d03d      	beq.n	800961c <__pow5mult+0xa0>
 80095a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80095a2:	b97c      	cbnz	r4, 80095c4 <__pow5mult+0x48>
 80095a4:	2010      	movs	r0, #16
 80095a6:	f7ff fdbf 	bl	8009128 <malloc>
 80095aa:	4602      	mov	r2, r0
 80095ac:	6270      	str	r0, [r6, #36]	; 0x24
 80095ae:	b928      	cbnz	r0, 80095bc <__pow5mult+0x40>
 80095b0:	4b1d      	ldr	r3, [pc, #116]	; (8009628 <__pow5mult+0xac>)
 80095b2:	481e      	ldr	r0, [pc, #120]	; (800962c <__pow5mult+0xb0>)
 80095b4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80095b8:	f000 ff58 	bl	800a46c <__assert_func>
 80095bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80095c0:	6004      	str	r4, [r0, #0]
 80095c2:	60c4      	str	r4, [r0, #12]
 80095c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80095c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80095cc:	b94c      	cbnz	r4, 80095e2 <__pow5mult+0x66>
 80095ce:	f240 2171 	movw	r1, #625	; 0x271
 80095d2:	4630      	mov	r0, r6
 80095d4:	f7ff ff16 	bl	8009404 <__i2b>
 80095d8:	2300      	movs	r3, #0
 80095da:	f8c8 0008 	str.w	r0, [r8, #8]
 80095de:	4604      	mov	r4, r0
 80095e0:	6003      	str	r3, [r0, #0]
 80095e2:	f04f 0900 	mov.w	r9, #0
 80095e6:	07eb      	lsls	r3, r5, #31
 80095e8:	d50a      	bpl.n	8009600 <__pow5mult+0x84>
 80095ea:	4639      	mov	r1, r7
 80095ec:	4622      	mov	r2, r4
 80095ee:	4630      	mov	r0, r6
 80095f0:	f7ff ff1e 	bl	8009430 <__multiply>
 80095f4:	4639      	mov	r1, r7
 80095f6:	4680      	mov	r8, r0
 80095f8:	4630      	mov	r0, r6
 80095fa:	f7ff fdfd 	bl	80091f8 <_Bfree>
 80095fe:	4647      	mov	r7, r8
 8009600:	106d      	asrs	r5, r5, #1
 8009602:	d00b      	beq.n	800961c <__pow5mult+0xa0>
 8009604:	6820      	ldr	r0, [r4, #0]
 8009606:	b938      	cbnz	r0, 8009618 <__pow5mult+0x9c>
 8009608:	4622      	mov	r2, r4
 800960a:	4621      	mov	r1, r4
 800960c:	4630      	mov	r0, r6
 800960e:	f7ff ff0f 	bl	8009430 <__multiply>
 8009612:	6020      	str	r0, [r4, #0]
 8009614:	f8c0 9000 	str.w	r9, [r0]
 8009618:	4604      	mov	r4, r0
 800961a:	e7e4      	b.n	80095e6 <__pow5mult+0x6a>
 800961c:	4638      	mov	r0, r7
 800961e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009622:	bf00      	nop
 8009624:	0800ada0 	.word	0x0800ada0
 8009628:	0800aae6 	.word	0x0800aae6
 800962c:	0800ac50 	.word	0x0800ac50

08009630 <__lshift>:
 8009630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009634:	460c      	mov	r4, r1
 8009636:	6849      	ldr	r1, [r1, #4]
 8009638:	6923      	ldr	r3, [r4, #16]
 800963a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800963e:	68a3      	ldr	r3, [r4, #8]
 8009640:	4607      	mov	r7, r0
 8009642:	4691      	mov	r9, r2
 8009644:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009648:	f108 0601 	add.w	r6, r8, #1
 800964c:	42b3      	cmp	r3, r6
 800964e:	db0b      	blt.n	8009668 <__lshift+0x38>
 8009650:	4638      	mov	r0, r7
 8009652:	f7ff fd91 	bl	8009178 <_Balloc>
 8009656:	4605      	mov	r5, r0
 8009658:	b948      	cbnz	r0, 800966e <__lshift+0x3e>
 800965a:	4602      	mov	r2, r0
 800965c:	4b28      	ldr	r3, [pc, #160]	; (8009700 <__lshift+0xd0>)
 800965e:	4829      	ldr	r0, [pc, #164]	; (8009704 <__lshift+0xd4>)
 8009660:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009664:	f000 ff02 	bl	800a46c <__assert_func>
 8009668:	3101      	adds	r1, #1
 800966a:	005b      	lsls	r3, r3, #1
 800966c:	e7ee      	b.n	800964c <__lshift+0x1c>
 800966e:	2300      	movs	r3, #0
 8009670:	f100 0114 	add.w	r1, r0, #20
 8009674:	f100 0210 	add.w	r2, r0, #16
 8009678:	4618      	mov	r0, r3
 800967a:	4553      	cmp	r3, sl
 800967c:	db33      	blt.n	80096e6 <__lshift+0xb6>
 800967e:	6920      	ldr	r0, [r4, #16]
 8009680:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009684:	f104 0314 	add.w	r3, r4, #20
 8009688:	f019 091f 	ands.w	r9, r9, #31
 800968c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009690:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009694:	d02b      	beq.n	80096ee <__lshift+0xbe>
 8009696:	f1c9 0e20 	rsb	lr, r9, #32
 800969a:	468a      	mov	sl, r1
 800969c:	2200      	movs	r2, #0
 800969e:	6818      	ldr	r0, [r3, #0]
 80096a0:	fa00 f009 	lsl.w	r0, r0, r9
 80096a4:	4302      	orrs	r2, r0
 80096a6:	f84a 2b04 	str.w	r2, [sl], #4
 80096aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80096ae:	459c      	cmp	ip, r3
 80096b0:	fa22 f20e 	lsr.w	r2, r2, lr
 80096b4:	d8f3      	bhi.n	800969e <__lshift+0x6e>
 80096b6:	ebac 0304 	sub.w	r3, ip, r4
 80096ba:	3b15      	subs	r3, #21
 80096bc:	f023 0303 	bic.w	r3, r3, #3
 80096c0:	3304      	adds	r3, #4
 80096c2:	f104 0015 	add.w	r0, r4, #21
 80096c6:	4584      	cmp	ip, r0
 80096c8:	bf38      	it	cc
 80096ca:	2304      	movcc	r3, #4
 80096cc:	50ca      	str	r2, [r1, r3]
 80096ce:	b10a      	cbz	r2, 80096d4 <__lshift+0xa4>
 80096d0:	f108 0602 	add.w	r6, r8, #2
 80096d4:	3e01      	subs	r6, #1
 80096d6:	4638      	mov	r0, r7
 80096d8:	612e      	str	r6, [r5, #16]
 80096da:	4621      	mov	r1, r4
 80096dc:	f7ff fd8c 	bl	80091f8 <_Bfree>
 80096e0:	4628      	mov	r0, r5
 80096e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80096ea:	3301      	adds	r3, #1
 80096ec:	e7c5      	b.n	800967a <__lshift+0x4a>
 80096ee:	3904      	subs	r1, #4
 80096f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80096f4:	f841 2f04 	str.w	r2, [r1, #4]!
 80096f8:	459c      	cmp	ip, r3
 80096fa:	d8f9      	bhi.n	80096f0 <__lshift+0xc0>
 80096fc:	e7ea      	b.n	80096d4 <__lshift+0xa4>
 80096fe:	bf00      	nop
 8009700:	0800ab5c 	.word	0x0800ab5c
 8009704:	0800ac50 	.word	0x0800ac50

08009708 <__mcmp>:
 8009708:	b530      	push	{r4, r5, lr}
 800970a:	6902      	ldr	r2, [r0, #16]
 800970c:	690c      	ldr	r4, [r1, #16]
 800970e:	1b12      	subs	r2, r2, r4
 8009710:	d10e      	bne.n	8009730 <__mcmp+0x28>
 8009712:	f100 0314 	add.w	r3, r0, #20
 8009716:	3114      	adds	r1, #20
 8009718:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800971c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009720:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009724:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009728:	42a5      	cmp	r5, r4
 800972a:	d003      	beq.n	8009734 <__mcmp+0x2c>
 800972c:	d305      	bcc.n	800973a <__mcmp+0x32>
 800972e:	2201      	movs	r2, #1
 8009730:	4610      	mov	r0, r2
 8009732:	bd30      	pop	{r4, r5, pc}
 8009734:	4283      	cmp	r3, r0
 8009736:	d3f3      	bcc.n	8009720 <__mcmp+0x18>
 8009738:	e7fa      	b.n	8009730 <__mcmp+0x28>
 800973a:	f04f 32ff 	mov.w	r2, #4294967295
 800973e:	e7f7      	b.n	8009730 <__mcmp+0x28>

08009740 <__mdiff>:
 8009740:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009744:	460c      	mov	r4, r1
 8009746:	4606      	mov	r6, r0
 8009748:	4611      	mov	r1, r2
 800974a:	4620      	mov	r0, r4
 800974c:	4617      	mov	r7, r2
 800974e:	f7ff ffdb 	bl	8009708 <__mcmp>
 8009752:	1e05      	subs	r5, r0, #0
 8009754:	d110      	bne.n	8009778 <__mdiff+0x38>
 8009756:	4629      	mov	r1, r5
 8009758:	4630      	mov	r0, r6
 800975a:	f7ff fd0d 	bl	8009178 <_Balloc>
 800975e:	b930      	cbnz	r0, 800976e <__mdiff+0x2e>
 8009760:	4b39      	ldr	r3, [pc, #228]	; (8009848 <__mdiff+0x108>)
 8009762:	4602      	mov	r2, r0
 8009764:	f240 2132 	movw	r1, #562	; 0x232
 8009768:	4838      	ldr	r0, [pc, #224]	; (800984c <__mdiff+0x10c>)
 800976a:	f000 fe7f 	bl	800a46c <__assert_func>
 800976e:	2301      	movs	r3, #1
 8009770:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009774:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009778:	bfa4      	itt	ge
 800977a:	463b      	movge	r3, r7
 800977c:	4627      	movge	r7, r4
 800977e:	4630      	mov	r0, r6
 8009780:	6879      	ldr	r1, [r7, #4]
 8009782:	bfa6      	itte	ge
 8009784:	461c      	movge	r4, r3
 8009786:	2500      	movge	r5, #0
 8009788:	2501      	movlt	r5, #1
 800978a:	f7ff fcf5 	bl	8009178 <_Balloc>
 800978e:	b920      	cbnz	r0, 800979a <__mdiff+0x5a>
 8009790:	4b2d      	ldr	r3, [pc, #180]	; (8009848 <__mdiff+0x108>)
 8009792:	4602      	mov	r2, r0
 8009794:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009798:	e7e6      	b.n	8009768 <__mdiff+0x28>
 800979a:	693e      	ldr	r6, [r7, #16]
 800979c:	60c5      	str	r5, [r0, #12]
 800979e:	6925      	ldr	r5, [r4, #16]
 80097a0:	f107 0114 	add.w	r1, r7, #20
 80097a4:	f104 0914 	add.w	r9, r4, #20
 80097a8:	f100 0e14 	add.w	lr, r0, #20
 80097ac:	f107 0210 	add.w	r2, r7, #16
 80097b0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80097b4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80097b8:	46f2      	mov	sl, lr
 80097ba:	2700      	movs	r7, #0
 80097bc:	f859 3b04 	ldr.w	r3, [r9], #4
 80097c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80097c4:	fa1f f883 	uxth.w	r8, r3
 80097c8:	fa17 f78b 	uxtah	r7, r7, fp
 80097cc:	0c1b      	lsrs	r3, r3, #16
 80097ce:	eba7 0808 	sub.w	r8, r7, r8
 80097d2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80097d6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80097da:	fa1f f888 	uxth.w	r8, r8
 80097de:	141f      	asrs	r7, r3, #16
 80097e0:	454d      	cmp	r5, r9
 80097e2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80097e6:	f84a 3b04 	str.w	r3, [sl], #4
 80097ea:	d8e7      	bhi.n	80097bc <__mdiff+0x7c>
 80097ec:	1b2b      	subs	r3, r5, r4
 80097ee:	3b15      	subs	r3, #21
 80097f0:	f023 0303 	bic.w	r3, r3, #3
 80097f4:	3304      	adds	r3, #4
 80097f6:	3415      	adds	r4, #21
 80097f8:	42a5      	cmp	r5, r4
 80097fa:	bf38      	it	cc
 80097fc:	2304      	movcc	r3, #4
 80097fe:	4419      	add	r1, r3
 8009800:	4473      	add	r3, lr
 8009802:	469e      	mov	lr, r3
 8009804:	460d      	mov	r5, r1
 8009806:	4565      	cmp	r5, ip
 8009808:	d30e      	bcc.n	8009828 <__mdiff+0xe8>
 800980a:	f10c 0203 	add.w	r2, ip, #3
 800980e:	1a52      	subs	r2, r2, r1
 8009810:	f022 0203 	bic.w	r2, r2, #3
 8009814:	3903      	subs	r1, #3
 8009816:	458c      	cmp	ip, r1
 8009818:	bf38      	it	cc
 800981a:	2200      	movcc	r2, #0
 800981c:	441a      	add	r2, r3
 800981e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009822:	b17b      	cbz	r3, 8009844 <__mdiff+0x104>
 8009824:	6106      	str	r6, [r0, #16]
 8009826:	e7a5      	b.n	8009774 <__mdiff+0x34>
 8009828:	f855 8b04 	ldr.w	r8, [r5], #4
 800982c:	fa17 f488 	uxtah	r4, r7, r8
 8009830:	1422      	asrs	r2, r4, #16
 8009832:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009836:	b2a4      	uxth	r4, r4
 8009838:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800983c:	f84e 4b04 	str.w	r4, [lr], #4
 8009840:	1417      	asrs	r7, r2, #16
 8009842:	e7e0      	b.n	8009806 <__mdiff+0xc6>
 8009844:	3e01      	subs	r6, #1
 8009846:	e7ea      	b.n	800981e <__mdiff+0xde>
 8009848:	0800ab5c 	.word	0x0800ab5c
 800984c:	0800ac50 	.word	0x0800ac50

08009850 <__ulp>:
 8009850:	b082      	sub	sp, #8
 8009852:	ed8d 0b00 	vstr	d0, [sp]
 8009856:	9b01      	ldr	r3, [sp, #4]
 8009858:	4912      	ldr	r1, [pc, #72]	; (80098a4 <__ulp+0x54>)
 800985a:	4019      	ands	r1, r3
 800985c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009860:	2900      	cmp	r1, #0
 8009862:	dd05      	ble.n	8009870 <__ulp+0x20>
 8009864:	2200      	movs	r2, #0
 8009866:	460b      	mov	r3, r1
 8009868:	ec43 2b10 	vmov	d0, r2, r3
 800986c:	b002      	add	sp, #8
 800986e:	4770      	bx	lr
 8009870:	4249      	negs	r1, r1
 8009872:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009876:	ea4f 5021 	mov.w	r0, r1, asr #20
 800987a:	f04f 0200 	mov.w	r2, #0
 800987e:	f04f 0300 	mov.w	r3, #0
 8009882:	da04      	bge.n	800988e <__ulp+0x3e>
 8009884:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009888:	fa41 f300 	asr.w	r3, r1, r0
 800988c:	e7ec      	b.n	8009868 <__ulp+0x18>
 800988e:	f1a0 0114 	sub.w	r1, r0, #20
 8009892:	291e      	cmp	r1, #30
 8009894:	bfda      	itte	le
 8009896:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800989a:	fa20 f101 	lsrle.w	r1, r0, r1
 800989e:	2101      	movgt	r1, #1
 80098a0:	460a      	mov	r2, r1
 80098a2:	e7e1      	b.n	8009868 <__ulp+0x18>
 80098a4:	7ff00000 	.word	0x7ff00000

080098a8 <__b2d>:
 80098a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098aa:	6905      	ldr	r5, [r0, #16]
 80098ac:	f100 0714 	add.w	r7, r0, #20
 80098b0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80098b4:	1f2e      	subs	r6, r5, #4
 80098b6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80098ba:	4620      	mov	r0, r4
 80098bc:	f7ff fd52 	bl	8009364 <__hi0bits>
 80098c0:	f1c0 0320 	rsb	r3, r0, #32
 80098c4:	280a      	cmp	r0, #10
 80098c6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009944 <__b2d+0x9c>
 80098ca:	600b      	str	r3, [r1, #0]
 80098cc:	dc14      	bgt.n	80098f8 <__b2d+0x50>
 80098ce:	f1c0 0e0b 	rsb	lr, r0, #11
 80098d2:	fa24 f10e 	lsr.w	r1, r4, lr
 80098d6:	42b7      	cmp	r7, r6
 80098d8:	ea41 030c 	orr.w	r3, r1, ip
 80098dc:	bf34      	ite	cc
 80098de:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80098e2:	2100      	movcs	r1, #0
 80098e4:	3015      	adds	r0, #21
 80098e6:	fa04 f000 	lsl.w	r0, r4, r0
 80098ea:	fa21 f10e 	lsr.w	r1, r1, lr
 80098ee:	ea40 0201 	orr.w	r2, r0, r1
 80098f2:	ec43 2b10 	vmov	d0, r2, r3
 80098f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80098f8:	42b7      	cmp	r7, r6
 80098fa:	bf3a      	itte	cc
 80098fc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009900:	f1a5 0608 	subcc.w	r6, r5, #8
 8009904:	2100      	movcs	r1, #0
 8009906:	380b      	subs	r0, #11
 8009908:	d017      	beq.n	800993a <__b2d+0x92>
 800990a:	f1c0 0c20 	rsb	ip, r0, #32
 800990e:	fa04 f500 	lsl.w	r5, r4, r0
 8009912:	42be      	cmp	r6, r7
 8009914:	fa21 f40c 	lsr.w	r4, r1, ip
 8009918:	ea45 0504 	orr.w	r5, r5, r4
 800991c:	bf8c      	ite	hi
 800991e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009922:	2400      	movls	r4, #0
 8009924:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009928:	fa01 f000 	lsl.w	r0, r1, r0
 800992c:	fa24 f40c 	lsr.w	r4, r4, ip
 8009930:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009934:	ea40 0204 	orr.w	r2, r0, r4
 8009938:	e7db      	b.n	80098f2 <__b2d+0x4a>
 800993a:	ea44 030c 	orr.w	r3, r4, ip
 800993e:	460a      	mov	r2, r1
 8009940:	e7d7      	b.n	80098f2 <__b2d+0x4a>
 8009942:	bf00      	nop
 8009944:	3ff00000 	.word	0x3ff00000

08009948 <__d2b>:
 8009948:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800994c:	4689      	mov	r9, r1
 800994e:	2101      	movs	r1, #1
 8009950:	ec57 6b10 	vmov	r6, r7, d0
 8009954:	4690      	mov	r8, r2
 8009956:	f7ff fc0f 	bl	8009178 <_Balloc>
 800995a:	4604      	mov	r4, r0
 800995c:	b930      	cbnz	r0, 800996c <__d2b+0x24>
 800995e:	4602      	mov	r2, r0
 8009960:	4b25      	ldr	r3, [pc, #148]	; (80099f8 <__d2b+0xb0>)
 8009962:	4826      	ldr	r0, [pc, #152]	; (80099fc <__d2b+0xb4>)
 8009964:	f240 310a 	movw	r1, #778	; 0x30a
 8009968:	f000 fd80 	bl	800a46c <__assert_func>
 800996c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009970:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009974:	bb35      	cbnz	r5, 80099c4 <__d2b+0x7c>
 8009976:	2e00      	cmp	r6, #0
 8009978:	9301      	str	r3, [sp, #4]
 800997a:	d028      	beq.n	80099ce <__d2b+0x86>
 800997c:	4668      	mov	r0, sp
 800997e:	9600      	str	r6, [sp, #0]
 8009980:	f7ff fd10 	bl	80093a4 <__lo0bits>
 8009984:	9900      	ldr	r1, [sp, #0]
 8009986:	b300      	cbz	r0, 80099ca <__d2b+0x82>
 8009988:	9a01      	ldr	r2, [sp, #4]
 800998a:	f1c0 0320 	rsb	r3, r0, #32
 800998e:	fa02 f303 	lsl.w	r3, r2, r3
 8009992:	430b      	orrs	r3, r1
 8009994:	40c2      	lsrs	r2, r0
 8009996:	6163      	str	r3, [r4, #20]
 8009998:	9201      	str	r2, [sp, #4]
 800999a:	9b01      	ldr	r3, [sp, #4]
 800999c:	61a3      	str	r3, [r4, #24]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	bf14      	ite	ne
 80099a2:	2202      	movne	r2, #2
 80099a4:	2201      	moveq	r2, #1
 80099a6:	6122      	str	r2, [r4, #16]
 80099a8:	b1d5      	cbz	r5, 80099e0 <__d2b+0x98>
 80099aa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80099ae:	4405      	add	r5, r0
 80099b0:	f8c9 5000 	str.w	r5, [r9]
 80099b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80099b8:	f8c8 0000 	str.w	r0, [r8]
 80099bc:	4620      	mov	r0, r4
 80099be:	b003      	add	sp, #12
 80099c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80099c8:	e7d5      	b.n	8009976 <__d2b+0x2e>
 80099ca:	6161      	str	r1, [r4, #20]
 80099cc:	e7e5      	b.n	800999a <__d2b+0x52>
 80099ce:	a801      	add	r0, sp, #4
 80099d0:	f7ff fce8 	bl	80093a4 <__lo0bits>
 80099d4:	9b01      	ldr	r3, [sp, #4]
 80099d6:	6163      	str	r3, [r4, #20]
 80099d8:	2201      	movs	r2, #1
 80099da:	6122      	str	r2, [r4, #16]
 80099dc:	3020      	adds	r0, #32
 80099de:	e7e3      	b.n	80099a8 <__d2b+0x60>
 80099e0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80099e4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80099e8:	f8c9 0000 	str.w	r0, [r9]
 80099ec:	6918      	ldr	r0, [r3, #16]
 80099ee:	f7ff fcb9 	bl	8009364 <__hi0bits>
 80099f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80099f6:	e7df      	b.n	80099b8 <__d2b+0x70>
 80099f8:	0800ab5c 	.word	0x0800ab5c
 80099fc:	0800ac50 	.word	0x0800ac50

08009a00 <__ratio>:
 8009a00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a04:	4688      	mov	r8, r1
 8009a06:	4669      	mov	r1, sp
 8009a08:	4681      	mov	r9, r0
 8009a0a:	f7ff ff4d 	bl	80098a8 <__b2d>
 8009a0e:	a901      	add	r1, sp, #4
 8009a10:	4640      	mov	r0, r8
 8009a12:	ec55 4b10 	vmov	r4, r5, d0
 8009a16:	f7ff ff47 	bl	80098a8 <__b2d>
 8009a1a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009a1e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009a22:	eba3 0c02 	sub.w	ip, r3, r2
 8009a26:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009a2a:	1a9b      	subs	r3, r3, r2
 8009a2c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009a30:	ec51 0b10 	vmov	r0, r1, d0
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	bfd6      	itet	le
 8009a38:	460a      	movle	r2, r1
 8009a3a:	462a      	movgt	r2, r5
 8009a3c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009a40:	468b      	mov	fp, r1
 8009a42:	462f      	mov	r7, r5
 8009a44:	bfd4      	ite	le
 8009a46:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009a4a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009a4e:	4620      	mov	r0, r4
 8009a50:	ee10 2a10 	vmov	r2, s0
 8009a54:	465b      	mov	r3, fp
 8009a56:	4639      	mov	r1, r7
 8009a58:	f7f6 fef8 	bl	800084c <__aeabi_ddiv>
 8009a5c:	ec41 0b10 	vmov	d0, r0, r1
 8009a60:	b003      	add	sp, #12
 8009a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009a66 <__copybits>:
 8009a66:	3901      	subs	r1, #1
 8009a68:	b570      	push	{r4, r5, r6, lr}
 8009a6a:	1149      	asrs	r1, r1, #5
 8009a6c:	6914      	ldr	r4, [r2, #16]
 8009a6e:	3101      	adds	r1, #1
 8009a70:	f102 0314 	add.w	r3, r2, #20
 8009a74:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009a78:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009a7c:	1f05      	subs	r5, r0, #4
 8009a7e:	42a3      	cmp	r3, r4
 8009a80:	d30c      	bcc.n	8009a9c <__copybits+0x36>
 8009a82:	1aa3      	subs	r3, r4, r2
 8009a84:	3b11      	subs	r3, #17
 8009a86:	f023 0303 	bic.w	r3, r3, #3
 8009a8a:	3211      	adds	r2, #17
 8009a8c:	42a2      	cmp	r2, r4
 8009a8e:	bf88      	it	hi
 8009a90:	2300      	movhi	r3, #0
 8009a92:	4418      	add	r0, r3
 8009a94:	2300      	movs	r3, #0
 8009a96:	4288      	cmp	r0, r1
 8009a98:	d305      	bcc.n	8009aa6 <__copybits+0x40>
 8009a9a:	bd70      	pop	{r4, r5, r6, pc}
 8009a9c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009aa0:	f845 6f04 	str.w	r6, [r5, #4]!
 8009aa4:	e7eb      	b.n	8009a7e <__copybits+0x18>
 8009aa6:	f840 3b04 	str.w	r3, [r0], #4
 8009aaa:	e7f4      	b.n	8009a96 <__copybits+0x30>

08009aac <__any_on>:
 8009aac:	f100 0214 	add.w	r2, r0, #20
 8009ab0:	6900      	ldr	r0, [r0, #16]
 8009ab2:	114b      	asrs	r3, r1, #5
 8009ab4:	4298      	cmp	r0, r3
 8009ab6:	b510      	push	{r4, lr}
 8009ab8:	db11      	blt.n	8009ade <__any_on+0x32>
 8009aba:	dd0a      	ble.n	8009ad2 <__any_on+0x26>
 8009abc:	f011 011f 	ands.w	r1, r1, #31
 8009ac0:	d007      	beq.n	8009ad2 <__any_on+0x26>
 8009ac2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009ac6:	fa24 f001 	lsr.w	r0, r4, r1
 8009aca:	fa00 f101 	lsl.w	r1, r0, r1
 8009ace:	428c      	cmp	r4, r1
 8009ad0:	d10b      	bne.n	8009aea <__any_on+0x3e>
 8009ad2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d803      	bhi.n	8009ae2 <__any_on+0x36>
 8009ada:	2000      	movs	r0, #0
 8009adc:	bd10      	pop	{r4, pc}
 8009ade:	4603      	mov	r3, r0
 8009ae0:	e7f7      	b.n	8009ad2 <__any_on+0x26>
 8009ae2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009ae6:	2900      	cmp	r1, #0
 8009ae8:	d0f5      	beq.n	8009ad6 <__any_on+0x2a>
 8009aea:	2001      	movs	r0, #1
 8009aec:	e7f6      	b.n	8009adc <__any_on+0x30>

08009aee <_calloc_r>:
 8009aee:	b513      	push	{r0, r1, r4, lr}
 8009af0:	434a      	muls	r2, r1
 8009af2:	4611      	mov	r1, r2
 8009af4:	9201      	str	r2, [sp, #4]
 8009af6:	f000 f859 	bl	8009bac <_malloc_r>
 8009afa:	4604      	mov	r4, r0
 8009afc:	b118      	cbz	r0, 8009b06 <_calloc_r+0x18>
 8009afe:	9a01      	ldr	r2, [sp, #4]
 8009b00:	2100      	movs	r1, #0
 8009b02:	f7fc fab9 	bl	8006078 <memset>
 8009b06:	4620      	mov	r0, r4
 8009b08:	b002      	add	sp, #8
 8009b0a:	bd10      	pop	{r4, pc}

08009b0c <_free_r>:
 8009b0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009b0e:	2900      	cmp	r1, #0
 8009b10:	d048      	beq.n	8009ba4 <_free_r+0x98>
 8009b12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b16:	9001      	str	r0, [sp, #4]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	f1a1 0404 	sub.w	r4, r1, #4
 8009b1e:	bfb8      	it	lt
 8009b20:	18e4      	addlt	r4, r4, r3
 8009b22:	f000 fe35 	bl	800a790 <__malloc_lock>
 8009b26:	4a20      	ldr	r2, [pc, #128]	; (8009ba8 <_free_r+0x9c>)
 8009b28:	9801      	ldr	r0, [sp, #4]
 8009b2a:	6813      	ldr	r3, [r2, #0]
 8009b2c:	4615      	mov	r5, r2
 8009b2e:	b933      	cbnz	r3, 8009b3e <_free_r+0x32>
 8009b30:	6063      	str	r3, [r4, #4]
 8009b32:	6014      	str	r4, [r2, #0]
 8009b34:	b003      	add	sp, #12
 8009b36:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009b3a:	f000 be2f 	b.w	800a79c <__malloc_unlock>
 8009b3e:	42a3      	cmp	r3, r4
 8009b40:	d90b      	bls.n	8009b5a <_free_r+0x4e>
 8009b42:	6821      	ldr	r1, [r4, #0]
 8009b44:	1862      	adds	r2, r4, r1
 8009b46:	4293      	cmp	r3, r2
 8009b48:	bf04      	itt	eq
 8009b4a:	681a      	ldreq	r2, [r3, #0]
 8009b4c:	685b      	ldreq	r3, [r3, #4]
 8009b4e:	6063      	str	r3, [r4, #4]
 8009b50:	bf04      	itt	eq
 8009b52:	1852      	addeq	r2, r2, r1
 8009b54:	6022      	streq	r2, [r4, #0]
 8009b56:	602c      	str	r4, [r5, #0]
 8009b58:	e7ec      	b.n	8009b34 <_free_r+0x28>
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	685b      	ldr	r3, [r3, #4]
 8009b5e:	b10b      	cbz	r3, 8009b64 <_free_r+0x58>
 8009b60:	42a3      	cmp	r3, r4
 8009b62:	d9fa      	bls.n	8009b5a <_free_r+0x4e>
 8009b64:	6811      	ldr	r1, [r2, #0]
 8009b66:	1855      	adds	r5, r2, r1
 8009b68:	42a5      	cmp	r5, r4
 8009b6a:	d10b      	bne.n	8009b84 <_free_r+0x78>
 8009b6c:	6824      	ldr	r4, [r4, #0]
 8009b6e:	4421      	add	r1, r4
 8009b70:	1854      	adds	r4, r2, r1
 8009b72:	42a3      	cmp	r3, r4
 8009b74:	6011      	str	r1, [r2, #0]
 8009b76:	d1dd      	bne.n	8009b34 <_free_r+0x28>
 8009b78:	681c      	ldr	r4, [r3, #0]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	6053      	str	r3, [r2, #4]
 8009b7e:	4421      	add	r1, r4
 8009b80:	6011      	str	r1, [r2, #0]
 8009b82:	e7d7      	b.n	8009b34 <_free_r+0x28>
 8009b84:	d902      	bls.n	8009b8c <_free_r+0x80>
 8009b86:	230c      	movs	r3, #12
 8009b88:	6003      	str	r3, [r0, #0]
 8009b8a:	e7d3      	b.n	8009b34 <_free_r+0x28>
 8009b8c:	6825      	ldr	r5, [r4, #0]
 8009b8e:	1961      	adds	r1, r4, r5
 8009b90:	428b      	cmp	r3, r1
 8009b92:	bf04      	itt	eq
 8009b94:	6819      	ldreq	r1, [r3, #0]
 8009b96:	685b      	ldreq	r3, [r3, #4]
 8009b98:	6063      	str	r3, [r4, #4]
 8009b9a:	bf04      	itt	eq
 8009b9c:	1949      	addeq	r1, r1, r5
 8009b9e:	6021      	streq	r1, [r4, #0]
 8009ba0:	6054      	str	r4, [r2, #4]
 8009ba2:	e7c7      	b.n	8009b34 <_free_r+0x28>
 8009ba4:	b003      	add	sp, #12
 8009ba6:	bd30      	pop	{r4, r5, pc}
 8009ba8:	2000041c 	.word	0x2000041c

08009bac <_malloc_r>:
 8009bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bae:	1ccd      	adds	r5, r1, #3
 8009bb0:	f025 0503 	bic.w	r5, r5, #3
 8009bb4:	3508      	adds	r5, #8
 8009bb6:	2d0c      	cmp	r5, #12
 8009bb8:	bf38      	it	cc
 8009bba:	250c      	movcc	r5, #12
 8009bbc:	2d00      	cmp	r5, #0
 8009bbe:	4606      	mov	r6, r0
 8009bc0:	db01      	blt.n	8009bc6 <_malloc_r+0x1a>
 8009bc2:	42a9      	cmp	r1, r5
 8009bc4:	d903      	bls.n	8009bce <_malloc_r+0x22>
 8009bc6:	230c      	movs	r3, #12
 8009bc8:	6033      	str	r3, [r6, #0]
 8009bca:	2000      	movs	r0, #0
 8009bcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bce:	f000 fddf 	bl	800a790 <__malloc_lock>
 8009bd2:	4921      	ldr	r1, [pc, #132]	; (8009c58 <_malloc_r+0xac>)
 8009bd4:	680a      	ldr	r2, [r1, #0]
 8009bd6:	4614      	mov	r4, r2
 8009bd8:	b99c      	cbnz	r4, 8009c02 <_malloc_r+0x56>
 8009bda:	4f20      	ldr	r7, [pc, #128]	; (8009c5c <_malloc_r+0xb0>)
 8009bdc:	683b      	ldr	r3, [r7, #0]
 8009bde:	b923      	cbnz	r3, 8009bea <_malloc_r+0x3e>
 8009be0:	4621      	mov	r1, r4
 8009be2:	4630      	mov	r0, r6
 8009be4:	f000 fafc 	bl	800a1e0 <_sbrk_r>
 8009be8:	6038      	str	r0, [r7, #0]
 8009bea:	4629      	mov	r1, r5
 8009bec:	4630      	mov	r0, r6
 8009bee:	f000 faf7 	bl	800a1e0 <_sbrk_r>
 8009bf2:	1c43      	adds	r3, r0, #1
 8009bf4:	d123      	bne.n	8009c3e <_malloc_r+0x92>
 8009bf6:	230c      	movs	r3, #12
 8009bf8:	6033      	str	r3, [r6, #0]
 8009bfa:	4630      	mov	r0, r6
 8009bfc:	f000 fdce 	bl	800a79c <__malloc_unlock>
 8009c00:	e7e3      	b.n	8009bca <_malloc_r+0x1e>
 8009c02:	6823      	ldr	r3, [r4, #0]
 8009c04:	1b5b      	subs	r3, r3, r5
 8009c06:	d417      	bmi.n	8009c38 <_malloc_r+0x8c>
 8009c08:	2b0b      	cmp	r3, #11
 8009c0a:	d903      	bls.n	8009c14 <_malloc_r+0x68>
 8009c0c:	6023      	str	r3, [r4, #0]
 8009c0e:	441c      	add	r4, r3
 8009c10:	6025      	str	r5, [r4, #0]
 8009c12:	e004      	b.n	8009c1e <_malloc_r+0x72>
 8009c14:	6863      	ldr	r3, [r4, #4]
 8009c16:	42a2      	cmp	r2, r4
 8009c18:	bf0c      	ite	eq
 8009c1a:	600b      	streq	r3, [r1, #0]
 8009c1c:	6053      	strne	r3, [r2, #4]
 8009c1e:	4630      	mov	r0, r6
 8009c20:	f000 fdbc 	bl	800a79c <__malloc_unlock>
 8009c24:	f104 000b 	add.w	r0, r4, #11
 8009c28:	1d23      	adds	r3, r4, #4
 8009c2a:	f020 0007 	bic.w	r0, r0, #7
 8009c2e:	1ac2      	subs	r2, r0, r3
 8009c30:	d0cc      	beq.n	8009bcc <_malloc_r+0x20>
 8009c32:	1a1b      	subs	r3, r3, r0
 8009c34:	50a3      	str	r3, [r4, r2]
 8009c36:	e7c9      	b.n	8009bcc <_malloc_r+0x20>
 8009c38:	4622      	mov	r2, r4
 8009c3a:	6864      	ldr	r4, [r4, #4]
 8009c3c:	e7cc      	b.n	8009bd8 <_malloc_r+0x2c>
 8009c3e:	1cc4      	adds	r4, r0, #3
 8009c40:	f024 0403 	bic.w	r4, r4, #3
 8009c44:	42a0      	cmp	r0, r4
 8009c46:	d0e3      	beq.n	8009c10 <_malloc_r+0x64>
 8009c48:	1a21      	subs	r1, r4, r0
 8009c4a:	4630      	mov	r0, r6
 8009c4c:	f000 fac8 	bl	800a1e0 <_sbrk_r>
 8009c50:	3001      	adds	r0, #1
 8009c52:	d1dd      	bne.n	8009c10 <_malloc_r+0x64>
 8009c54:	e7cf      	b.n	8009bf6 <_malloc_r+0x4a>
 8009c56:	bf00      	nop
 8009c58:	2000041c 	.word	0x2000041c
 8009c5c:	20000420 	.word	0x20000420

08009c60 <__ssputs_r>:
 8009c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c64:	688e      	ldr	r6, [r1, #8]
 8009c66:	429e      	cmp	r6, r3
 8009c68:	4682      	mov	sl, r0
 8009c6a:	460c      	mov	r4, r1
 8009c6c:	4690      	mov	r8, r2
 8009c6e:	461f      	mov	r7, r3
 8009c70:	d838      	bhi.n	8009ce4 <__ssputs_r+0x84>
 8009c72:	898a      	ldrh	r2, [r1, #12]
 8009c74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009c78:	d032      	beq.n	8009ce0 <__ssputs_r+0x80>
 8009c7a:	6825      	ldr	r5, [r4, #0]
 8009c7c:	6909      	ldr	r1, [r1, #16]
 8009c7e:	eba5 0901 	sub.w	r9, r5, r1
 8009c82:	6965      	ldr	r5, [r4, #20]
 8009c84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c8c:	3301      	adds	r3, #1
 8009c8e:	444b      	add	r3, r9
 8009c90:	106d      	asrs	r5, r5, #1
 8009c92:	429d      	cmp	r5, r3
 8009c94:	bf38      	it	cc
 8009c96:	461d      	movcc	r5, r3
 8009c98:	0553      	lsls	r3, r2, #21
 8009c9a:	d531      	bpl.n	8009d00 <__ssputs_r+0xa0>
 8009c9c:	4629      	mov	r1, r5
 8009c9e:	f7ff ff85 	bl	8009bac <_malloc_r>
 8009ca2:	4606      	mov	r6, r0
 8009ca4:	b950      	cbnz	r0, 8009cbc <__ssputs_r+0x5c>
 8009ca6:	230c      	movs	r3, #12
 8009ca8:	f8ca 3000 	str.w	r3, [sl]
 8009cac:	89a3      	ldrh	r3, [r4, #12]
 8009cae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cb2:	81a3      	strh	r3, [r4, #12]
 8009cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8009cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cbc:	6921      	ldr	r1, [r4, #16]
 8009cbe:	464a      	mov	r2, r9
 8009cc0:	f7ff fa4c 	bl	800915c <memcpy>
 8009cc4:	89a3      	ldrh	r3, [r4, #12]
 8009cc6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009cca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cce:	81a3      	strh	r3, [r4, #12]
 8009cd0:	6126      	str	r6, [r4, #16]
 8009cd2:	6165      	str	r5, [r4, #20]
 8009cd4:	444e      	add	r6, r9
 8009cd6:	eba5 0509 	sub.w	r5, r5, r9
 8009cda:	6026      	str	r6, [r4, #0]
 8009cdc:	60a5      	str	r5, [r4, #8]
 8009cde:	463e      	mov	r6, r7
 8009ce0:	42be      	cmp	r6, r7
 8009ce2:	d900      	bls.n	8009ce6 <__ssputs_r+0x86>
 8009ce4:	463e      	mov	r6, r7
 8009ce6:	4632      	mov	r2, r6
 8009ce8:	6820      	ldr	r0, [r4, #0]
 8009cea:	4641      	mov	r1, r8
 8009cec:	f000 fd36 	bl	800a75c <memmove>
 8009cf0:	68a3      	ldr	r3, [r4, #8]
 8009cf2:	6822      	ldr	r2, [r4, #0]
 8009cf4:	1b9b      	subs	r3, r3, r6
 8009cf6:	4432      	add	r2, r6
 8009cf8:	60a3      	str	r3, [r4, #8]
 8009cfa:	6022      	str	r2, [r4, #0]
 8009cfc:	2000      	movs	r0, #0
 8009cfe:	e7db      	b.n	8009cb8 <__ssputs_r+0x58>
 8009d00:	462a      	mov	r2, r5
 8009d02:	f000 fd51 	bl	800a7a8 <_realloc_r>
 8009d06:	4606      	mov	r6, r0
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	d1e1      	bne.n	8009cd0 <__ssputs_r+0x70>
 8009d0c:	6921      	ldr	r1, [r4, #16]
 8009d0e:	4650      	mov	r0, sl
 8009d10:	f7ff fefc 	bl	8009b0c <_free_r>
 8009d14:	e7c7      	b.n	8009ca6 <__ssputs_r+0x46>
	...

08009d18 <_svfiprintf_r>:
 8009d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d1c:	4698      	mov	r8, r3
 8009d1e:	898b      	ldrh	r3, [r1, #12]
 8009d20:	061b      	lsls	r3, r3, #24
 8009d22:	b09d      	sub	sp, #116	; 0x74
 8009d24:	4607      	mov	r7, r0
 8009d26:	460d      	mov	r5, r1
 8009d28:	4614      	mov	r4, r2
 8009d2a:	d50e      	bpl.n	8009d4a <_svfiprintf_r+0x32>
 8009d2c:	690b      	ldr	r3, [r1, #16]
 8009d2e:	b963      	cbnz	r3, 8009d4a <_svfiprintf_r+0x32>
 8009d30:	2140      	movs	r1, #64	; 0x40
 8009d32:	f7ff ff3b 	bl	8009bac <_malloc_r>
 8009d36:	6028      	str	r0, [r5, #0]
 8009d38:	6128      	str	r0, [r5, #16]
 8009d3a:	b920      	cbnz	r0, 8009d46 <_svfiprintf_r+0x2e>
 8009d3c:	230c      	movs	r3, #12
 8009d3e:	603b      	str	r3, [r7, #0]
 8009d40:	f04f 30ff 	mov.w	r0, #4294967295
 8009d44:	e0d1      	b.n	8009eea <_svfiprintf_r+0x1d2>
 8009d46:	2340      	movs	r3, #64	; 0x40
 8009d48:	616b      	str	r3, [r5, #20]
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	9309      	str	r3, [sp, #36]	; 0x24
 8009d4e:	2320      	movs	r3, #32
 8009d50:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d54:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d58:	2330      	movs	r3, #48	; 0x30
 8009d5a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009f04 <_svfiprintf_r+0x1ec>
 8009d5e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d62:	f04f 0901 	mov.w	r9, #1
 8009d66:	4623      	mov	r3, r4
 8009d68:	469a      	mov	sl, r3
 8009d6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d6e:	b10a      	cbz	r2, 8009d74 <_svfiprintf_r+0x5c>
 8009d70:	2a25      	cmp	r2, #37	; 0x25
 8009d72:	d1f9      	bne.n	8009d68 <_svfiprintf_r+0x50>
 8009d74:	ebba 0b04 	subs.w	fp, sl, r4
 8009d78:	d00b      	beq.n	8009d92 <_svfiprintf_r+0x7a>
 8009d7a:	465b      	mov	r3, fp
 8009d7c:	4622      	mov	r2, r4
 8009d7e:	4629      	mov	r1, r5
 8009d80:	4638      	mov	r0, r7
 8009d82:	f7ff ff6d 	bl	8009c60 <__ssputs_r>
 8009d86:	3001      	adds	r0, #1
 8009d88:	f000 80aa 	beq.w	8009ee0 <_svfiprintf_r+0x1c8>
 8009d8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d8e:	445a      	add	r2, fp
 8009d90:	9209      	str	r2, [sp, #36]	; 0x24
 8009d92:	f89a 3000 	ldrb.w	r3, [sl]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	f000 80a2 	beq.w	8009ee0 <_svfiprintf_r+0x1c8>
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	f04f 32ff 	mov.w	r2, #4294967295
 8009da2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009da6:	f10a 0a01 	add.w	sl, sl, #1
 8009daa:	9304      	str	r3, [sp, #16]
 8009dac:	9307      	str	r3, [sp, #28]
 8009dae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009db2:	931a      	str	r3, [sp, #104]	; 0x68
 8009db4:	4654      	mov	r4, sl
 8009db6:	2205      	movs	r2, #5
 8009db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dbc:	4851      	ldr	r0, [pc, #324]	; (8009f04 <_svfiprintf_r+0x1ec>)
 8009dbe:	f7f6 fa0f 	bl	80001e0 <memchr>
 8009dc2:	9a04      	ldr	r2, [sp, #16]
 8009dc4:	b9d8      	cbnz	r0, 8009dfe <_svfiprintf_r+0xe6>
 8009dc6:	06d0      	lsls	r0, r2, #27
 8009dc8:	bf44      	itt	mi
 8009dca:	2320      	movmi	r3, #32
 8009dcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dd0:	0711      	lsls	r1, r2, #28
 8009dd2:	bf44      	itt	mi
 8009dd4:	232b      	movmi	r3, #43	; 0x2b
 8009dd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dda:	f89a 3000 	ldrb.w	r3, [sl]
 8009dde:	2b2a      	cmp	r3, #42	; 0x2a
 8009de0:	d015      	beq.n	8009e0e <_svfiprintf_r+0xf6>
 8009de2:	9a07      	ldr	r2, [sp, #28]
 8009de4:	4654      	mov	r4, sl
 8009de6:	2000      	movs	r0, #0
 8009de8:	f04f 0c0a 	mov.w	ip, #10
 8009dec:	4621      	mov	r1, r4
 8009dee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009df2:	3b30      	subs	r3, #48	; 0x30
 8009df4:	2b09      	cmp	r3, #9
 8009df6:	d94e      	bls.n	8009e96 <_svfiprintf_r+0x17e>
 8009df8:	b1b0      	cbz	r0, 8009e28 <_svfiprintf_r+0x110>
 8009dfa:	9207      	str	r2, [sp, #28]
 8009dfc:	e014      	b.n	8009e28 <_svfiprintf_r+0x110>
 8009dfe:	eba0 0308 	sub.w	r3, r0, r8
 8009e02:	fa09 f303 	lsl.w	r3, r9, r3
 8009e06:	4313      	orrs	r3, r2
 8009e08:	9304      	str	r3, [sp, #16]
 8009e0a:	46a2      	mov	sl, r4
 8009e0c:	e7d2      	b.n	8009db4 <_svfiprintf_r+0x9c>
 8009e0e:	9b03      	ldr	r3, [sp, #12]
 8009e10:	1d19      	adds	r1, r3, #4
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	9103      	str	r1, [sp, #12]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	bfbb      	ittet	lt
 8009e1a:	425b      	neglt	r3, r3
 8009e1c:	f042 0202 	orrlt.w	r2, r2, #2
 8009e20:	9307      	strge	r3, [sp, #28]
 8009e22:	9307      	strlt	r3, [sp, #28]
 8009e24:	bfb8      	it	lt
 8009e26:	9204      	strlt	r2, [sp, #16]
 8009e28:	7823      	ldrb	r3, [r4, #0]
 8009e2a:	2b2e      	cmp	r3, #46	; 0x2e
 8009e2c:	d10c      	bne.n	8009e48 <_svfiprintf_r+0x130>
 8009e2e:	7863      	ldrb	r3, [r4, #1]
 8009e30:	2b2a      	cmp	r3, #42	; 0x2a
 8009e32:	d135      	bne.n	8009ea0 <_svfiprintf_r+0x188>
 8009e34:	9b03      	ldr	r3, [sp, #12]
 8009e36:	1d1a      	adds	r2, r3, #4
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	9203      	str	r2, [sp, #12]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	bfb8      	it	lt
 8009e40:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e44:	3402      	adds	r4, #2
 8009e46:	9305      	str	r3, [sp, #20]
 8009e48:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009f14 <_svfiprintf_r+0x1fc>
 8009e4c:	7821      	ldrb	r1, [r4, #0]
 8009e4e:	2203      	movs	r2, #3
 8009e50:	4650      	mov	r0, sl
 8009e52:	f7f6 f9c5 	bl	80001e0 <memchr>
 8009e56:	b140      	cbz	r0, 8009e6a <_svfiprintf_r+0x152>
 8009e58:	2340      	movs	r3, #64	; 0x40
 8009e5a:	eba0 000a 	sub.w	r0, r0, sl
 8009e5e:	fa03 f000 	lsl.w	r0, r3, r0
 8009e62:	9b04      	ldr	r3, [sp, #16]
 8009e64:	4303      	orrs	r3, r0
 8009e66:	3401      	adds	r4, #1
 8009e68:	9304      	str	r3, [sp, #16]
 8009e6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e6e:	4826      	ldr	r0, [pc, #152]	; (8009f08 <_svfiprintf_r+0x1f0>)
 8009e70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e74:	2206      	movs	r2, #6
 8009e76:	f7f6 f9b3 	bl	80001e0 <memchr>
 8009e7a:	2800      	cmp	r0, #0
 8009e7c:	d038      	beq.n	8009ef0 <_svfiprintf_r+0x1d8>
 8009e7e:	4b23      	ldr	r3, [pc, #140]	; (8009f0c <_svfiprintf_r+0x1f4>)
 8009e80:	bb1b      	cbnz	r3, 8009eca <_svfiprintf_r+0x1b2>
 8009e82:	9b03      	ldr	r3, [sp, #12]
 8009e84:	3307      	adds	r3, #7
 8009e86:	f023 0307 	bic.w	r3, r3, #7
 8009e8a:	3308      	adds	r3, #8
 8009e8c:	9303      	str	r3, [sp, #12]
 8009e8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e90:	4433      	add	r3, r6
 8009e92:	9309      	str	r3, [sp, #36]	; 0x24
 8009e94:	e767      	b.n	8009d66 <_svfiprintf_r+0x4e>
 8009e96:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e9a:	460c      	mov	r4, r1
 8009e9c:	2001      	movs	r0, #1
 8009e9e:	e7a5      	b.n	8009dec <_svfiprintf_r+0xd4>
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	3401      	adds	r4, #1
 8009ea4:	9305      	str	r3, [sp, #20]
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	f04f 0c0a 	mov.w	ip, #10
 8009eac:	4620      	mov	r0, r4
 8009eae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009eb2:	3a30      	subs	r2, #48	; 0x30
 8009eb4:	2a09      	cmp	r2, #9
 8009eb6:	d903      	bls.n	8009ec0 <_svfiprintf_r+0x1a8>
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d0c5      	beq.n	8009e48 <_svfiprintf_r+0x130>
 8009ebc:	9105      	str	r1, [sp, #20]
 8009ebe:	e7c3      	b.n	8009e48 <_svfiprintf_r+0x130>
 8009ec0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ec4:	4604      	mov	r4, r0
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	e7f0      	b.n	8009eac <_svfiprintf_r+0x194>
 8009eca:	ab03      	add	r3, sp, #12
 8009ecc:	9300      	str	r3, [sp, #0]
 8009ece:	462a      	mov	r2, r5
 8009ed0:	4b0f      	ldr	r3, [pc, #60]	; (8009f10 <_svfiprintf_r+0x1f8>)
 8009ed2:	a904      	add	r1, sp, #16
 8009ed4:	4638      	mov	r0, r7
 8009ed6:	f7fc f977 	bl	80061c8 <_printf_float>
 8009eda:	1c42      	adds	r2, r0, #1
 8009edc:	4606      	mov	r6, r0
 8009ede:	d1d6      	bne.n	8009e8e <_svfiprintf_r+0x176>
 8009ee0:	89ab      	ldrh	r3, [r5, #12]
 8009ee2:	065b      	lsls	r3, r3, #25
 8009ee4:	f53f af2c 	bmi.w	8009d40 <_svfiprintf_r+0x28>
 8009ee8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009eea:	b01d      	add	sp, #116	; 0x74
 8009eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ef0:	ab03      	add	r3, sp, #12
 8009ef2:	9300      	str	r3, [sp, #0]
 8009ef4:	462a      	mov	r2, r5
 8009ef6:	4b06      	ldr	r3, [pc, #24]	; (8009f10 <_svfiprintf_r+0x1f8>)
 8009ef8:	a904      	add	r1, sp, #16
 8009efa:	4638      	mov	r0, r7
 8009efc:	f7fc fc08 	bl	8006710 <_printf_i>
 8009f00:	e7eb      	b.n	8009eda <_svfiprintf_r+0x1c2>
 8009f02:	bf00      	nop
 8009f04:	0800adac 	.word	0x0800adac
 8009f08:	0800adb6 	.word	0x0800adb6
 8009f0c:	080061c9 	.word	0x080061c9
 8009f10:	08009c61 	.word	0x08009c61
 8009f14:	0800adb2 	.word	0x0800adb2

08009f18 <__sfputc_r>:
 8009f18:	6893      	ldr	r3, [r2, #8]
 8009f1a:	3b01      	subs	r3, #1
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	b410      	push	{r4}
 8009f20:	6093      	str	r3, [r2, #8]
 8009f22:	da08      	bge.n	8009f36 <__sfputc_r+0x1e>
 8009f24:	6994      	ldr	r4, [r2, #24]
 8009f26:	42a3      	cmp	r3, r4
 8009f28:	db01      	blt.n	8009f2e <__sfputc_r+0x16>
 8009f2a:	290a      	cmp	r1, #10
 8009f2c:	d103      	bne.n	8009f36 <__sfputc_r+0x1e>
 8009f2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f32:	f000 b9bb 	b.w	800a2ac <__swbuf_r>
 8009f36:	6813      	ldr	r3, [r2, #0]
 8009f38:	1c58      	adds	r0, r3, #1
 8009f3a:	6010      	str	r0, [r2, #0]
 8009f3c:	7019      	strb	r1, [r3, #0]
 8009f3e:	4608      	mov	r0, r1
 8009f40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f44:	4770      	bx	lr

08009f46 <__sfputs_r>:
 8009f46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f48:	4606      	mov	r6, r0
 8009f4a:	460f      	mov	r7, r1
 8009f4c:	4614      	mov	r4, r2
 8009f4e:	18d5      	adds	r5, r2, r3
 8009f50:	42ac      	cmp	r4, r5
 8009f52:	d101      	bne.n	8009f58 <__sfputs_r+0x12>
 8009f54:	2000      	movs	r0, #0
 8009f56:	e007      	b.n	8009f68 <__sfputs_r+0x22>
 8009f58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f5c:	463a      	mov	r2, r7
 8009f5e:	4630      	mov	r0, r6
 8009f60:	f7ff ffda 	bl	8009f18 <__sfputc_r>
 8009f64:	1c43      	adds	r3, r0, #1
 8009f66:	d1f3      	bne.n	8009f50 <__sfputs_r+0xa>
 8009f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009f6c <_vfiprintf_r>:
 8009f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f70:	460d      	mov	r5, r1
 8009f72:	b09d      	sub	sp, #116	; 0x74
 8009f74:	4614      	mov	r4, r2
 8009f76:	4698      	mov	r8, r3
 8009f78:	4606      	mov	r6, r0
 8009f7a:	b118      	cbz	r0, 8009f84 <_vfiprintf_r+0x18>
 8009f7c:	6983      	ldr	r3, [r0, #24]
 8009f7e:	b90b      	cbnz	r3, 8009f84 <_vfiprintf_r+0x18>
 8009f80:	f7fe fcbe 	bl	8008900 <__sinit>
 8009f84:	4b89      	ldr	r3, [pc, #548]	; (800a1ac <_vfiprintf_r+0x240>)
 8009f86:	429d      	cmp	r5, r3
 8009f88:	d11b      	bne.n	8009fc2 <_vfiprintf_r+0x56>
 8009f8a:	6875      	ldr	r5, [r6, #4]
 8009f8c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f8e:	07d9      	lsls	r1, r3, #31
 8009f90:	d405      	bmi.n	8009f9e <_vfiprintf_r+0x32>
 8009f92:	89ab      	ldrh	r3, [r5, #12]
 8009f94:	059a      	lsls	r2, r3, #22
 8009f96:	d402      	bmi.n	8009f9e <_vfiprintf_r+0x32>
 8009f98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f9a:	f7ff f8c2 	bl	8009122 <__retarget_lock_acquire_recursive>
 8009f9e:	89ab      	ldrh	r3, [r5, #12]
 8009fa0:	071b      	lsls	r3, r3, #28
 8009fa2:	d501      	bpl.n	8009fa8 <_vfiprintf_r+0x3c>
 8009fa4:	692b      	ldr	r3, [r5, #16]
 8009fa6:	b9eb      	cbnz	r3, 8009fe4 <_vfiprintf_r+0x78>
 8009fa8:	4629      	mov	r1, r5
 8009faa:	4630      	mov	r0, r6
 8009fac:	f000 f9f0 	bl	800a390 <__swsetup_r>
 8009fb0:	b1c0      	cbz	r0, 8009fe4 <_vfiprintf_r+0x78>
 8009fb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009fb4:	07dc      	lsls	r4, r3, #31
 8009fb6:	d50e      	bpl.n	8009fd6 <_vfiprintf_r+0x6a>
 8009fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8009fbc:	b01d      	add	sp, #116	; 0x74
 8009fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fc2:	4b7b      	ldr	r3, [pc, #492]	; (800a1b0 <_vfiprintf_r+0x244>)
 8009fc4:	429d      	cmp	r5, r3
 8009fc6:	d101      	bne.n	8009fcc <_vfiprintf_r+0x60>
 8009fc8:	68b5      	ldr	r5, [r6, #8]
 8009fca:	e7df      	b.n	8009f8c <_vfiprintf_r+0x20>
 8009fcc:	4b79      	ldr	r3, [pc, #484]	; (800a1b4 <_vfiprintf_r+0x248>)
 8009fce:	429d      	cmp	r5, r3
 8009fd0:	bf08      	it	eq
 8009fd2:	68f5      	ldreq	r5, [r6, #12]
 8009fd4:	e7da      	b.n	8009f8c <_vfiprintf_r+0x20>
 8009fd6:	89ab      	ldrh	r3, [r5, #12]
 8009fd8:	0598      	lsls	r0, r3, #22
 8009fda:	d4ed      	bmi.n	8009fb8 <_vfiprintf_r+0x4c>
 8009fdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009fde:	f7ff f8a1 	bl	8009124 <__retarget_lock_release_recursive>
 8009fe2:	e7e9      	b.n	8009fb8 <_vfiprintf_r+0x4c>
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	9309      	str	r3, [sp, #36]	; 0x24
 8009fe8:	2320      	movs	r3, #32
 8009fea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009fee:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ff2:	2330      	movs	r3, #48	; 0x30
 8009ff4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a1b8 <_vfiprintf_r+0x24c>
 8009ff8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009ffc:	f04f 0901 	mov.w	r9, #1
 800a000:	4623      	mov	r3, r4
 800a002:	469a      	mov	sl, r3
 800a004:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a008:	b10a      	cbz	r2, 800a00e <_vfiprintf_r+0xa2>
 800a00a:	2a25      	cmp	r2, #37	; 0x25
 800a00c:	d1f9      	bne.n	800a002 <_vfiprintf_r+0x96>
 800a00e:	ebba 0b04 	subs.w	fp, sl, r4
 800a012:	d00b      	beq.n	800a02c <_vfiprintf_r+0xc0>
 800a014:	465b      	mov	r3, fp
 800a016:	4622      	mov	r2, r4
 800a018:	4629      	mov	r1, r5
 800a01a:	4630      	mov	r0, r6
 800a01c:	f7ff ff93 	bl	8009f46 <__sfputs_r>
 800a020:	3001      	adds	r0, #1
 800a022:	f000 80aa 	beq.w	800a17a <_vfiprintf_r+0x20e>
 800a026:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a028:	445a      	add	r2, fp
 800a02a:	9209      	str	r2, [sp, #36]	; 0x24
 800a02c:	f89a 3000 	ldrb.w	r3, [sl]
 800a030:	2b00      	cmp	r3, #0
 800a032:	f000 80a2 	beq.w	800a17a <_vfiprintf_r+0x20e>
 800a036:	2300      	movs	r3, #0
 800a038:	f04f 32ff 	mov.w	r2, #4294967295
 800a03c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a040:	f10a 0a01 	add.w	sl, sl, #1
 800a044:	9304      	str	r3, [sp, #16]
 800a046:	9307      	str	r3, [sp, #28]
 800a048:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a04c:	931a      	str	r3, [sp, #104]	; 0x68
 800a04e:	4654      	mov	r4, sl
 800a050:	2205      	movs	r2, #5
 800a052:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a056:	4858      	ldr	r0, [pc, #352]	; (800a1b8 <_vfiprintf_r+0x24c>)
 800a058:	f7f6 f8c2 	bl	80001e0 <memchr>
 800a05c:	9a04      	ldr	r2, [sp, #16]
 800a05e:	b9d8      	cbnz	r0, 800a098 <_vfiprintf_r+0x12c>
 800a060:	06d1      	lsls	r1, r2, #27
 800a062:	bf44      	itt	mi
 800a064:	2320      	movmi	r3, #32
 800a066:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a06a:	0713      	lsls	r3, r2, #28
 800a06c:	bf44      	itt	mi
 800a06e:	232b      	movmi	r3, #43	; 0x2b
 800a070:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a074:	f89a 3000 	ldrb.w	r3, [sl]
 800a078:	2b2a      	cmp	r3, #42	; 0x2a
 800a07a:	d015      	beq.n	800a0a8 <_vfiprintf_r+0x13c>
 800a07c:	9a07      	ldr	r2, [sp, #28]
 800a07e:	4654      	mov	r4, sl
 800a080:	2000      	movs	r0, #0
 800a082:	f04f 0c0a 	mov.w	ip, #10
 800a086:	4621      	mov	r1, r4
 800a088:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a08c:	3b30      	subs	r3, #48	; 0x30
 800a08e:	2b09      	cmp	r3, #9
 800a090:	d94e      	bls.n	800a130 <_vfiprintf_r+0x1c4>
 800a092:	b1b0      	cbz	r0, 800a0c2 <_vfiprintf_r+0x156>
 800a094:	9207      	str	r2, [sp, #28]
 800a096:	e014      	b.n	800a0c2 <_vfiprintf_r+0x156>
 800a098:	eba0 0308 	sub.w	r3, r0, r8
 800a09c:	fa09 f303 	lsl.w	r3, r9, r3
 800a0a0:	4313      	orrs	r3, r2
 800a0a2:	9304      	str	r3, [sp, #16]
 800a0a4:	46a2      	mov	sl, r4
 800a0a6:	e7d2      	b.n	800a04e <_vfiprintf_r+0xe2>
 800a0a8:	9b03      	ldr	r3, [sp, #12]
 800a0aa:	1d19      	adds	r1, r3, #4
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	9103      	str	r1, [sp, #12]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	bfbb      	ittet	lt
 800a0b4:	425b      	neglt	r3, r3
 800a0b6:	f042 0202 	orrlt.w	r2, r2, #2
 800a0ba:	9307      	strge	r3, [sp, #28]
 800a0bc:	9307      	strlt	r3, [sp, #28]
 800a0be:	bfb8      	it	lt
 800a0c0:	9204      	strlt	r2, [sp, #16]
 800a0c2:	7823      	ldrb	r3, [r4, #0]
 800a0c4:	2b2e      	cmp	r3, #46	; 0x2e
 800a0c6:	d10c      	bne.n	800a0e2 <_vfiprintf_r+0x176>
 800a0c8:	7863      	ldrb	r3, [r4, #1]
 800a0ca:	2b2a      	cmp	r3, #42	; 0x2a
 800a0cc:	d135      	bne.n	800a13a <_vfiprintf_r+0x1ce>
 800a0ce:	9b03      	ldr	r3, [sp, #12]
 800a0d0:	1d1a      	adds	r2, r3, #4
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	9203      	str	r2, [sp, #12]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	bfb8      	it	lt
 800a0da:	f04f 33ff 	movlt.w	r3, #4294967295
 800a0de:	3402      	adds	r4, #2
 800a0e0:	9305      	str	r3, [sp, #20]
 800a0e2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a1c8 <_vfiprintf_r+0x25c>
 800a0e6:	7821      	ldrb	r1, [r4, #0]
 800a0e8:	2203      	movs	r2, #3
 800a0ea:	4650      	mov	r0, sl
 800a0ec:	f7f6 f878 	bl	80001e0 <memchr>
 800a0f0:	b140      	cbz	r0, 800a104 <_vfiprintf_r+0x198>
 800a0f2:	2340      	movs	r3, #64	; 0x40
 800a0f4:	eba0 000a 	sub.w	r0, r0, sl
 800a0f8:	fa03 f000 	lsl.w	r0, r3, r0
 800a0fc:	9b04      	ldr	r3, [sp, #16]
 800a0fe:	4303      	orrs	r3, r0
 800a100:	3401      	adds	r4, #1
 800a102:	9304      	str	r3, [sp, #16]
 800a104:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a108:	482c      	ldr	r0, [pc, #176]	; (800a1bc <_vfiprintf_r+0x250>)
 800a10a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a10e:	2206      	movs	r2, #6
 800a110:	f7f6 f866 	bl	80001e0 <memchr>
 800a114:	2800      	cmp	r0, #0
 800a116:	d03f      	beq.n	800a198 <_vfiprintf_r+0x22c>
 800a118:	4b29      	ldr	r3, [pc, #164]	; (800a1c0 <_vfiprintf_r+0x254>)
 800a11a:	bb1b      	cbnz	r3, 800a164 <_vfiprintf_r+0x1f8>
 800a11c:	9b03      	ldr	r3, [sp, #12]
 800a11e:	3307      	adds	r3, #7
 800a120:	f023 0307 	bic.w	r3, r3, #7
 800a124:	3308      	adds	r3, #8
 800a126:	9303      	str	r3, [sp, #12]
 800a128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a12a:	443b      	add	r3, r7
 800a12c:	9309      	str	r3, [sp, #36]	; 0x24
 800a12e:	e767      	b.n	800a000 <_vfiprintf_r+0x94>
 800a130:	fb0c 3202 	mla	r2, ip, r2, r3
 800a134:	460c      	mov	r4, r1
 800a136:	2001      	movs	r0, #1
 800a138:	e7a5      	b.n	800a086 <_vfiprintf_r+0x11a>
 800a13a:	2300      	movs	r3, #0
 800a13c:	3401      	adds	r4, #1
 800a13e:	9305      	str	r3, [sp, #20]
 800a140:	4619      	mov	r1, r3
 800a142:	f04f 0c0a 	mov.w	ip, #10
 800a146:	4620      	mov	r0, r4
 800a148:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a14c:	3a30      	subs	r2, #48	; 0x30
 800a14e:	2a09      	cmp	r2, #9
 800a150:	d903      	bls.n	800a15a <_vfiprintf_r+0x1ee>
 800a152:	2b00      	cmp	r3, #0
 800a154:	d0c5      	beq.n	800a0e2 <_vfiprintf_r+0x176>
 800a156:	9105      	str	r1, [sp, #20]
 800a158:	e7c3      	b.n	800a0e2 <_vfiprintf_r+0x176>
 800a15a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a15e:	4604      	mov	r4, r0
 800a160:	2301      	movs	r3, #1
 800a162:	e7f0      	b.n	800a146 <_vfiprintf_r+0x1da>
 800a164:	ab03      	add	r3, sp, #12
 800a166:	9300      	str	r3, [sp, #0]
 800a168:	462a      	mov	r2, r5
 800a16a:	4b16      	ldr	r3, [pc, #88]	; (800a1c4 <_vfiprintf_r+0x258>)
 800a16c:	a904      	add	r1, sp, #16
 800a16e:	4630      	mov	r0, r6
 800a170:	f7fc f82a 	bl	80061c8 <_printf_float>
 800a174:	4607      	mov	r7, r0
 800a176:	1c78      	adds	r0, r7, #1
 800a178:	d1d6      	bne.n	800a128 <_vfiprintf_r+0x1bc>
 800a17a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a17c:	07d9      	lsls	r1, r3, #31
 800a17e:	d405      	bmi.n	800a18c <_vfiprintf_r+0x220>
 800a180:	89ab      	ldrh	r3, [r5, #12]
 800a182:	059a      	lsls	r2, r3, #22
 800a184:	d402      	bmi.n	800a18c <_vfiprintf_r+0x220>
 800a186:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a188:	f7fe ffcc 	bl	8009124 <__retarget_lock_release_recursive>
 800a18c:	89ab      	ldrh	r3, [r5, #12]
 800a18e:	065b      	lsls	r3, r3, #25
 800a190:	f53f af12 	bmi.w	8009fb8 <_vfiprintf_r+0x4c>
 800a194:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a196:	e711      	b.n	8009fbc <_vfiprintf_r+0x50>
 800a198:	ab03      	add	r3, sp, #12
 800a19a:	9300      	str	r3, [sp, #0]
 800a19c:	462a      	mov	r2, r5
 800a19e:	4b09      	ldr	r3, [pc, #36]	; (800a1c4 <_vfiprintf_r+0x258>)
 800a1a0:	a904      	add	r1, sp, #16
 800a1a2:	4630      	mov	r0, r6
 800a1a4:	f7fc fab4 	bl	8006710 <_printf_i>
 800a1a8:	e7e4      	b.n	800a174 <_vfiprintf_r+0x208>
 800a1aa:	bf00      	nop
 800a1ac:	0800ab90 	.word	0x0800ab90
 800a1b0:	0800abb0 	.word	0x0800abb0
 800a1b4:	0800ab70 	.word	0x0800ab70
 800a1b8:	0800adac 	.word	0x0800adac
 800a1bc:	0800adb6 	.word	0x0800adb6
 800a1c0:	080061c9 	.word	0x080061c9
 800a1c4:	08009f47 	.word	0x08009f47
 800a1c8:	0800adb2 	.word	0x0800adb2
 800a1cc:	00000000 	.word	0x00000000

0800a1d0 <nan>:
 800a1d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a1d8 <nan+0x8>
 800a1d4:	4770      	bx	lr
 800a1d6:	bf00      	nop
 800a1d8:	00000000 	.word	0x00000000
 800a1dc:	7ff80000 	.word	0x7ff80000

0800a1e0 <_sbrk_r>:
 800a1e0:	b538      	push	{r3, r4, r5, lr}
 800a1e2:	4d06      	ldr	r5, [pc, #24]	; (800a1fc <_sbrk_r+0x1c>)
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	4604      	mov	r4, r0
 800a1e8:	4608      	mov	r0, r1
 800a1ea:	602b      	str	r3, [r5, #0]
 800a1ec:	f7f7 fcca 	bl	8001b84 <_sbrk>
 800a1f0:	1c43      	adds	r3, r0, #1
 800a1f2:	d102      	bne.n	800a1fa <_sbrk_r+0x1a>
 800a1f4:	682b      	ldr	r3, [r5, #0]
 800a1f6:	b103      	cbz	r3, 800a1fa <_sbrk_r+0x1a>
 800a1f8:	6023      	str	r3, [r4, #0]
 800a1fa:	bd38      	pop	{r3, r4, r5, pc}
 800a1fc:	20000824 	.word	0x20000824

0800a200 <__sread>:
 800a200:	b510      	push	{r4, lr}
 800a202:	460c      	mov	r4, r1
 800a204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a208:	f000 faf4 	bl	800a7f4 <_read_r>
 800a20c:	2800      	cmp	r0, #0
 800a20e:	bfab      	itete	ge
 800a210:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a212:	89a3      	ldrhlt	r3, [r4, #12]
 800a214:	181b      	addge	r3, r3, r0
 800a216:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a21a:	bfac      	ite	ge
 800a21c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a21e:	81a3      	strhlt	r3, [r4, #12]
 800a220:	bd10      	pop	{r4, pc}

0800a222 <__swrite>:
 800a222:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a226:	461f      	mov	r7, r3
 800a228:	898b      	ldrh	r3, [r1, #12]
 800a22a:	05db      	lsls	r3, r3, #23
 800a22c:	4605      	mov	r5, r0
 800a22e:	460c      	mov	r4, r1
 800a230:	4616      	mov	r6, r2
 800a232:	d505      	bpl.n	800a240 <__swrite+0x1e>
 800a234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a238:	2302      	movs	r3, #2
 800a23a:	2200      	movs	r2, #0
 800a23c:	f000 fa18 	bl	800a670 <_lseek_r>
 800a240:	89a3      	ldrh	r3, [r4, #12]
 800a242:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a246:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a24a:	81a3      	strh	r3, [r4, #12]
 800a24c:	4632      	mov	r2, r6
 800a24e:	463b      	mov	r3, r7
 800a250:	4628      	mov	r0, r5
 800a252:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a256:	f000 b889 	b.w	800a36c <_write_r>

0800a25a <__sseek>:
 800a25a:	b510      	push	{r4, lr}
 800a25c:	460c      	mov	r4, r1
 800a25e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a262:	f000 fa05 	bl	800a670 <_lseek_r>
 800a266:	1c43      	adds	r3, r0, #1
 800a268:	89a3      	ldrh	r3, [r4, #12]
 800a26a:	bf15      	itete	ne
 800a26c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a26e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a272:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a276:	81a3      	strheq	r3, [r4, #12]
 800a278:	bf18      	it	ne
 800a27a:	81a3      	strhne	r3, [r4, #12]
 800a27c:	bd10      	pop	{r4, pc}

0800a27e <__sclose>:
 800a27e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a282:	f000 b911 	b.w	800a4a8 <_close_r>

0800a286 <strncmp>:
 800a286:	b510      	push	{r4, lr}
 800a288:	b16a      	cbz	r2, 800a2a6 <strncmp+0x20>
 800a28a:	3901      	subs	r1, #1
 800a28c:	1884      	adds	r4, r0, r2
 800a28e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a292:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a296:	4293      	cmp	r3, r2
 800a298:	d103      	bne.n	800a2a2 <strncmp+0x1c>
 800a29a:	42a0      	cmp	r0, r4
 800a29c:	d001      	beq.n	800a2a2 <strncmp+0x1c>
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d1f5      	bne.n	800a28e <strncmp+0x8>
 800a2a2:	1a98      	subs	r0, r3, r2
 800a2a4:	bd10      	pop	{r4, pc}
 800a2a6:	4610      	mov	r0, r2
 800a2a8:	e7fc      	b.n	800a2a4 <strncmp+0x1e>
	...

0800a2ac <__swbuf_r>:
 800a2ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ae:	460e      	mov	r6, r1
 800a2b0:	4614      	mov	r4, r2
 800a2b2:	4605      	mov	r5, r0
 800a2b4:	b118      	cbz	r0, 800a2be <__swbuf_r+0x12>
 800a2b6:	6983      	ldr	r3, [r0, #24]
 800a2b8:	b90b      	cbnz	r3, 800a2be <__swbuf_r+0x12>
 800a2ba:	f7fe fb21 	bl	8008900 <__sinit>
 800a2be:	4b21      	ldr	r3, [pc, #132]	; (800a344 <__swbuf_r+0x98>)
 800a2c0:	429c      	cmp	r4, r3
 800a2c2:	d12b      	bne.n	800a31c <__swbuf_r+0x70>
 800a2c4:	686c      	ldr	r4, [r5, #4]
 800a2c6:	69a3      	ldr	r3, [r4, #24]
 800a2c8:	60a3      	str	r3, [r4, #8]
 800a2ca:	89a3      	ldrh	r3, [r4, #12]
 800a2cc:	071a      	lsls	r2, r3, #28
 800a2ce:	d52f      	bpl.n	800a330 <__swbuf_r+0x84>
 800a2d0:	6923      	ldr	r3, [r4, #16]
 800a2d2:	b36b      	cbz	r3, 800a330 <__swbuf_r+0x84>
 800a2d4:	6923      	ldr	r3, [r4, #16]
 800a2d6:	6820      	ldr	r0, [r4, #0]
 800a2d8:	1ac0      	subs	r0, r0, r3
 800a2da:	6963      	ldr	r3, [r4, #20]
 800a2dc:	b2f6      	uxtb	r6, r6
 800a2de:	4283      	cmp	r3, r0
 800a2e0:	4637      	mov	r7, r6
 800a2e2:	dc04      	bgt.n	800a2ee <__swbuf_r+0x42>
 800a2e4:	4621      	mov	r1, r4
 800a2e6:	4628      	mov	r0, r5
 800a2e8:	f000 f974 	bl	800a5d4 <_fflush_r>
 800a2ec:	bb30      	cbnz	r0, 800a33c <__swbuf_r+0x90>
 800a2ee:	68a3      	ldr	r3, [r4, #8]
 800a2f0:	3b01      	subs	r3, #1
 800a2f2:	60a3      	str	r3, [r4, #8]
 800a2f4:	6823      	ldr	r3, [r4, #0]
 800a2f6:	1c5a      	adds	r2, r3, #1
 800a2f8:	6022      	str	r2, [r4, #0]
 800a2fa:	701e      	strb	r6, [r3, #0]
 800a2fc:	6963      	ldr	r3, [r4, #20]
 800a2fe:	3001      	adds	r0, #1
 800a300:	4283      	cmp	r3, r0
 800a302:	d004      	beq.n	800a30e <__swbuf_r+0x62>
 800a304:	89a3      	ldrh	r3, [r4, #12]
 800a306:	07db      	lsls	r3, r3, #31
 800a308:	d506      	bpl.n	800a318 <__swbuf_r+0x6c>
 800a30a:	2e0a      	cmp	r6, #10
 800a30c:	d104      	bne.n	800a318 <__swbuf_r+0x6c>
 800a30e:	4621      	mov	r1, r4
 800a310:	4628      	mov	r0, r5
 800a312:	f000 f95f 	bl	800a5d4 <_fflush_r>
 800a316:	b988      	cbnz	r0, 800a33c <__swbuf_r+0x90>
 800a318:	4638      	mov	r0, r7
 800a31a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a31c:	4b0a      	ldr	r3, [pc, #40]	; (800a348 <__swbuf_r+0x9c>)
 800a31e:	429c      	cmp	r4, r3
 800a320:	d101      	bne.n	800a326 <__swbuf_r+0x7a>
 800a322:	68ac      	ldr	r4, [r5, #8]
 800a324:	e7cf      	b.n	800a2c6 <__swbuf_r+0x1a>
 800a326:	4b09      	ldr	r3, [pc, #36]	; (800a34c <__swbuf_r+0xa0>)
 800a328:	429c      	cmp	r4, r3
 800a32a:	bf08      	it	eq
 800a32c:	68ec      	ldreq	r4, [r5, #12]
 800a32e:	e7ca      	b.n	800a2c6 <__swbuf_r+0x1a>
 800a330:	4621      	mov	r1, r4
 800a332:	4628      	mov	r0, r5
 800a334:	f000 f82c 	bl	800a390 <__swsetup_r>
 800a338:	2800      	cmp	r0, #0
 800a33a:	d0cb      	beq.n	800a2d4 <__swbuf_r+0x28>
 800a33c:	f04f 37ff 	mov.w	r7, #4294967295
 800a340:	e7ea      	b.n	800a318 <__swbuf_r+0x6c>
 800a342:	bf00      	nop
 800a344:	0800ab90 	.word	0x0800ab90
 800a348:	0800abb0 	.word	0x0800abb0
 800a34c:	0800ab70 	.word	0x0800ab70

0800a350 <__ascii_wctomb>:
 800a350:	b149      	cbz	r1, 800a366 <__ascii_wctomb+0x16>
 800a352:	2aff      	cmp	r2, #255	; 0xff
 800a354:	bf85      	ittet	hi
 800a356:	238a      	movhi	r3, #138	; 0x8a
 800a358:	6003      	strhi	r3, [r0, #0]
 800a35a:	700a      	strbls	r2, [r1, #0]
 800a35c:	f04f 30ff 	movhi.w	r0, #4294967295
 800a360:	bf98      	it	ls
 800a362:	2001      	movls	r0, #1
 800a364:	4770      	bx	lr
 800a366:	4608      	mov	r0, r1
 800a368:	4770      	bx	lr
	...

0800a36c <_write_r>:
 800a36c:	b538      	push	{r3, r4, r5, lr}
 800a36e:	4d07      	ldr	r5, [pc, #28]	; (800a38c <_write_r+0x20>)
 800a370:	4604      	mov	r4, r0
 800a372:	4608      	mov	r0, r1
 800a374:	4611      	mov	r1, r2
 800a376:	2200      	movs	r2, #0
 800a378:	602a      	str	r2, [r5, #0]
 800a37a:	461a      	mov	r2, r3
 800a37c:	f7f7 fbb1 	bl	8001ae2 <_write>
 800a380:	1c43      	adds	r3, r0, #1
 800a382:	d102      	bne.n	800a38a <_write_r+0x1e>
 800a384:	682b      	ldr	r3, [r5, #0]
 800a386:	b103      	cbz	r3, 800a38a <_write_r+0x1e>
 800a388:	6023      	str	r3, [r4, #0]
 800a38a:	bd38      	pop	{r3, r4, r5, pc}
 800a38c:	20000824 	.word	0x20000824

0800a390 <__swsetup_r>:
 800a390:	4b32      	ldr	r3, [pc, #200]	; (800a45c <__swsetup_r+0xcc>)
 800a392:	b570      	push	{r4, r5, r6, lr}
 800a394:	681d      	ldr	r5, [r3, #0]
 800a396:	4606      	mov	r6, r0
 800a398:	460c      	mov	r4, r1
 800a39a:	b125      	cbz	r5, 800a3a6 <__swsetup_r+0x16>
 800a39c:	69ab      	ldr	r3, [r5, #24]
 800a39e:	b913      	cbnz	r3, 800a3a6 <__swsetup_r+0x16>
 800a3a0:	4628      	mov	r0, r5
 800a3a2:	f7fe faad 	bl	8008900 <__sinit>
 800a3a6:	4b2e      	ldr	r3, [pc, #184]	; (800a460 <__swsetup_r+0xd0>)
 800a3a8:	429c      	cmp	r4, r3
 800a3aa:	d10f      	bne.n	800a3cc <__swsetup_r+0x3c>
 800a3ac:	686c      	ldr	r4, [r5, #4]
 800a3ae:	89a3      	ldrh	r3, [r4, #12]
 800a3b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a3b4:	0719      	lsls	r1, r3, #28
 800a3b6:	d42c      	bmi.n	800a412 <__swsetup_r+0x82>
 800a3b8:	06dd      	lsls	r5, r3, #27
 800a3ba:	d411      	bmi.n	800a3e0 <__swsetup_r+0x50>
 800a3bc:	2309      	movs	r3, #9
 800a3be:	6033      	str	r3, [r6, #0]
 800a3c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a3c4:	81a3      	strh	r3, [r4, #12]
 800a3c6:	f04f 30ff 	mov.w	r0, #4294967295
 800a3ca:	e03e      	b.n	800a44a <__swsetup_r+0xba>
 800a3cc:	4b25      	ldr	r3, [pc, #148]	; (800a464 <__swsetup_r+0xd4>)
 800a3ce:	429c      	cmp	r4, r3
 800a3d0:	d101      	bne.n	800a3d6 <__swsetup_r+0x46>
 800a3d2:	68ac      	ldr	r4, [r5, #8]
 800a3d4:	e7eb      	b.n	800a3ae <__swsetup_r+0x1e>
 800a3d6:	4b24      	ldr	r3, [pc, #144]	; (800a468 <__swsetup_r+0xd8>)
 800a3d8:	429c      	cmp	r4, r3
 800a3da:	bf08      	it	eq
 800a3dc:	68ec      	ldreq	r4, [r5, #12]
 800a3de:	e7e6      	b.n	800a3ae <__swsetup_r+0x1e>
 800a3e0:	0758      	lsls	r0, r3, #29
 800a3e2:	d512      	bpl.n	800a40a <__swsetup_r+0x7a>
 800a3e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a3e6:	b141      	cbz	r1, 800a3fa <__swsetup_r+0x6a>
 800a3e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a3ec:	4299      	cmp	r1, r3
 800a3ee:	d002      	beq.n	800a3f6 <__swsetup_r+0x66>
 800a3f0:	4630      	mov	r0, r6
 800a3f2:	f7ff fb8b 	bl	8009b0c <_free_r>
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	6363      	str	r3, [r4, #52]	; 0x34
 800a3fa:	89a3      	ldrh	r3, [r4, #12]
 800a3fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a400:	81a3      	strh	r3, [r4, #12]
 800a402:	2300      	movs	r3, #0
 800a404:	6063      	str	r3, [r4, #4]
 800a406:	6923      	ldr	r3, [r4, #16]
 800a408:	6023      	str	r3, [r4, #0]
 800a40a:	89a3      	ldrh	r3, [r4, #12]
 800a40c:	f043 0308 	orr.w	r3, r3, #8
 800a410:	81a3      	strh	r3, [r4, #12]
 800a412:	6923      	ldr	r3, [r4, #16]
 800a414:	b94b      	cbnz	r3, 800a42a <__swsetup_r+0x9a>
 800a416:	89a3      	ldrh	r3, [r4, #12]
 800a418:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a41c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a420:	d003      	beq.n	800a42a <__swsetup_r+0x9a>
 800a422:	4621      	mov	r1, r4
 800a424:	4630      	mov	r0, r6
 800a426:	f000 f959 	bl	800a6dc <__smakebuf_r>
 800a42a:	89a0      	ldrh	r0, [r4, #12]
 800a42c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a430:	f010 0301 	ands.w	r3, r0, #1
 800a434:	d00a      	beq.n	800a44c <__swsetup_r+0xbc>
 800a436:	2300      	movs	r3, #0
 800a438:	60a3      	str	r3, [r4, #8]
 800a43a:	6963      	ldr	r3, [r4, #20]
 800a43c:	425b      	negs	r3, r3
 800a43e:	61a3      	str	r3, [r4, #24]
 800a440:	6923      	ldr	r3, [r4, #16]
 800a442:	b943      	cbnz	r3, 800a456 <__swsetup_r+0xc6>
 800a444:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a448:	d1ba      	bne.n	800a3c0 <__swsetup_r+0x30>
 800a44a:	bd70      	pop	{r4, r5, r6, pc}
 800a44c:	0781      	lsls	r1, r0, #30
 800a44e:	bf58      	it	pl
 800a450:	6963      	ldrpl	r3, [r4, #20]
 800a452:	60a3      	str	r3, [r4, #8]
 800a454:	e7f4      	b.n	800a440 <__swsetup_r+0xb0>
 800a456:	2000      	movs	r0, #0
 800a458:	e7f7      	b.n	800a44a <__swsetup_r+0xba>
 800a45a:	bf00      	nop
 800a45c:	2000000c 	.word	0x2000000c
 800a460:	0800ab90 	.word	0x0800ab90
 800a464:	0800abb0 	.word	0x0800abb0
 800a468:	0800ab70 	.word	0x0800ab70

0800a46c <__assert_func>:
 800a46c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a46e:	4614      	mov	r4, r2
 800a470:	461a      	mov	r2, r3
 800a472:	4b09      	ldr	r3, [pc, #36]	; (800a498 <__assert_func+0x2c>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	4605      	mov	r5, r0
 800a478:	68d8      	ldr	r0, [r3, #12]
 800a47a:	b14c      	cbz	r4, 800a490 <__assert_func+0x24>
 800a47c:	4b07      	ldr	r3, [pc, #28]	; (800a49c <__assert_func+0x30>)
 800a47e:	9100      	str	r1, [sp, #0]
 800a480:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a484:	4906      	ldr	r1, [pc, #24]	; (800a4a0 <__assert_func+0x34>)
 800a486:	462b      	mov	r3, r5
 800a488:	f000 f8e0 	bl	800a64c <fiprintf>
 800a48c:	f000 f9c4 	bl	800a818 <abort>
 800a490:	4b04      	ldr	r3, [pc, #16]	; (800a4a4 <__assert_func+0x38>)
 800a492:	461c      	mov	r4, r3
 800a494:	e7f3      	b.n	800a47e <__assert_func+0x12>
 800a496:	bf00      	nop
 800a498:	2000000c 	.word	0x2000000c
 800a49c:	0800adbd 	.word	0x0800adbd
 800a4a0:	0800adca 	.word	0x0800adca
 800a4a4:	0800adf8 	.word	0x0800adf8

0800a4a8 <_close_r>:
 800a4a8:	b538      	push	{r3, r4, r5, lr}
 800a4aa:	4d06      	ldr	r5, [pc, #24]	; (800a4c4 <_close_r+0x1c>)
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	4604      	mov	r4, r0
 800a4b0:	4608      	mov	r0, r1
 800a4b2:	602b      	str	r3, [r5, #0]
 800a4b4:	f7f7 fb31 	bl	8001b1a <_close>
 800a4b8:	1c43      	adds	r3, r0, #1
 800a4ba:	d102      	bne.n	800a4c2 <_close_r+0x1a>
 800a4bc:	682b      	ldr	r3, [r5, #0]
 800a4be:	b103      	cbz	r3, 800a4c2 <_close_r+0x1a>
 800a4c0:	6023      	str	r3, [r4, #0]
 800a4c2:	bd38      	pop	{r3, r4, r5, pc}
 800a4c4:	20000824 	.word	0x20000824

0800a4c8 <__sflush_r>:
 800a4c8:	898a      	ldrh	r2, [r1, #12]
 800a4ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4ce:	4605      	mov	r5, r0
 800a4d0:	0710      	lsls	r0, r2, #28
 800a4d2:	460c      	mov	r4, r1
 800a4d4:	d458      	bmi.n	800a588 <__sflush_r+0xc0>
 800a4d6:	684b      	ldr	r3, [r1, #4]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	dc05      	bgt.n	800a4e8 <__sflush_r+0x20>
 800a4dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	dc02      	bgt.n	800a4e8 <__sflush_r+0x20>
 800a4e2:	2000      	movs	r0, #0
 800a4e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a4ea:	2e00      	cmp	r6, #0
 800a4ec:	d0f9      	beq.n	800a4e2 <__sflush_r+0x1a>
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a4f4:	682f      	ldr	r7, [r5, #0]
 800a4f6:	602b      	str	r3, [r5, #0]
 800a4f8:	d032      	beq.n	800a560 <__sflush_r+0x98>
 800a4fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a4fc:	89a3      	ldrh	r3, [r4, #12]
 800a4fe:	075a      	lsls	r2, r3, #29
 800a500:	d505      	bpl.n	800a50e <__sflush_r+0x46>
 800a502:	6863      	ldr	r3, [r4, #4]
 800a504:	1ac0      	subs	r0, r0, r3
 800a506:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a508:	b10b      	cbz	r3, 800a50e <__sflush_r+0x46>
 800a50a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a50c:	1ac0      	subs	r0, r0, r3
 800a50e:	2300      	movs	r3, #0
 800a510:	4602      	mov	r2, r0
 800a512:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a514:	6a21      	ldr	r1, [r4, #32]
 800a516:	4628      	mov	r0, r5
 800a518:	47b0      	blx	r6
 800a51a:	1c43      	adds	r3, r0, #1
 800a51c:	89a3      	ldrh	r3, [r4, #12]
 800a51e:	d106      	bne.n	800a52e <__sflush_r+0x66>
 800a520:	6829      	ldr	r1, [r5, #0]
 800a522:	291d      	cmp	r1, #29
 800a524:	d82c      	bhi.n	800a580 <__sflush_r+0xb8>
 800a526:	4a2a      	ldr	r2, [pc, #168]	; (800a5d0 <__sflush_r+0x108>)
 800a528:	40ca      	lsrs	r2, r1
 800a52a:	07d6      	lsls	r6, r2, #31
 800a52c:	d528      	bpl.n	800a580 <__sflush_r+0xb8>
 800a52e:	2200      	movs	r2, #0
 800a530:	6062      	str	r2, [r4, #4]
 800a532:	04d9      	lsls	r1, r3, #19
 800a534:	6922      	ldr	r2, [r4, #16]
 800a536:	6022      	str	r2, [r4, #0]
 800a538:	d504      	bpl.n	800a544 <__sflush_r+0x7c>
 800a53a:	1c42      	adds	r2, r0, #1
 800a53c:	d101      	bne.n	800a542 <__sflush_r+0x7a>
 800a53e:	682b      	ldr	r3, [r5, #0]
 800a540:	b903      	cbnz	r3, 800a544 <__sflush_r+0x7c>
 800a542:	6560      	str	r0, [r4, #84]	; 0x54
 800a544:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a546:	602f      	str	r7, [r5, #0]
 800a548:	2900      	cmp	r1, #0
 800a54a:	d0ca      	beq.n	800a4e2 <__sflush_r+0x1a>
 800a54c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a550:	4299      	cmp	r1, r3
 800a552:	d002      	beq.n	800a55a <__sflush_r+0x92>
 800a554:	4628      	mov	r0, r5
 800a556:	f7ff fad9 	bl	8009b0c <_free_r>
 800a55a:	2000      	movs	r0, #0
 800a55c:	6360      	str	r0, [r4, #52]	; 0x34
 800a55e:	e7c1      	b.n	800a4e4 <__sflush_r+0x1c>
 800a560:	6a21      	ldr	r1, [r4, #32]
 800a562:	2301      	movs	r3, #1
 800a564:	4628      	mov	r0, r5
 800a566:	47b0      	blx	r6
 800a568:	1c41      	adds	r1, r0, #1
 800a56a:	d1c7      	bne.n	800a4fc <__sflush_r+0x34>
 800a56c:	682b      	ldr	r3, [r5, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d0c4      	beq.n	800a4fc <__sflush_r+0x34>
 800a572:	2b1d      	cmp	r3, #29
 800a574:	d001      	beq.n	800a57a <__sflush_r+0xb2>
 800a576:	2b16      	cmp	r3, #22
 800a578:	d101      	bne.n	800a57e <__sflush_r+0xb6>
 800a57a:	602f      	str	r7, [r5, #0]
 800a57c:	e7b1      	b.n	800a4e2 <__sflush_r+0x1a>
 800a57e:	89a3      	ldrh	r3, [r4, #12]
 800a580:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a584:	81a3      	strh	r3, [r4, #12]
 800a586:	e7ad      	b.n	800a4e4 <__sflush_r+0x1c>
 800a588:	690f      	ldr	r7, [r1, #16]
 800a58a:	2f00      	cmp	r7, #0
 800a58c:	d0a9      	beq.n	800a4e2 <__sflush_r+0x1a>
 800a58e:	0793      	lsls	r3, r2, #30
 800a590:	680e      	ldr	r6, [r1, #0]
 800a592:	bf08      	it	eq
 800a594:	694b      	ldreq	r3, [r1, #20]
 800a596:	600f      	str	r7, [r1, #0]
 800a598:	bf18      	it	ne
 800a59a:	2300      	movne	r3, #0
 800a59c:	eba6 0807 	sub.w	r8, r6, r7
 800a5a0:	608b      	str	r3, [r1, #8]
 800a5a2:	f1b8 0f00 	cmp.w	r8, #0
 800a5a6:	dd9c      	ble.n	800a4e2 <__sflush_r+0x1a>
 800a5a8:	6a21      	ldr	r1, [r4, #32]
 800a5aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a5ac:	4643      	mov	r3, r8
 800a5ae:	463a      	mov	r2, r7
 800a5b0:	4628      	mov	r0, r5
 800a5b2:	47b0      	blx	r6
 800a5b4:	2800      	cmp	r0, #0
 800a5b6:	dc06      	bgt.n	800a5c6 <__sflush_r+0xfe>
 800a5b8:	89a3      	ldrh	r3, [r4, #12]
 800a5ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5be:	81a3      	strh	r3, [r4, #12]
 800a5c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5c4:	e78e      	b.n	800a4e4 <__sflush_r+0x1c>
 800a5c6:	4407      	add	r7, r0
 800a5c8:	eba8 0800 	sub.w	r8, r8, r0
 800a5cc:	e7e9      	b.n	800a5a2 <__sflush_r+0xda>
 800a5ce:	bf00      	nop
 800a5d0:	20400001 	.word	0x20400001

0800a5d4 <_fflush_r>:
 800a5d4:	b538      	push	{r3, r4, r5, lr}
 800a5d6:	690b      	ldr	r3, [r1, #16]
 800a5d8:	4605      	mov	r5, r0
 800a5da:	460c      	mov	r4, r1
 800a5dc:	b913      	cbnz	r3, 800a5e4 <_fflush_r+0x10>
 800a5de:	2500      	movs	r5, #0
 800a5e0:	4628      	mov	r0, r5
 800a5e2:	bd38      	pop	{r3, r4, r5, pc}
 800a5e4:	b118      	cbz	r0, 800a5ee <_fflush_r+0x1a>
 800a5e6:	6983      	ldr	r3, [r0, #24]
 800a5e8:	b90b      	cbnz	r3, 800a5ee <_fflush_r+0x1a>
 800a5ea:	f7fe f989 	bl	8008900 <__sinit>
 800a5ee:	4b14      	ldr	r3, [pc, #80]	; (800a640 <_fflush_r+0x6c>)
 800a5f0:	429c      	cmp	r4, r3
 800a5f2:	d11b      	bne.n	800a62c <_fflush_r+0x58>
 800a5f4:	686c      	ldr	r4, [r5, #4]
 800a5f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d0ef      	beq.n	800a5de <_fflush_r+0xa>
 800a5fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a600:	07d0      	lsls	r0, r2, #31
 800a602:	d404      	bmi.n	800a60e <_fflush_r+0x3a>
 800a604:	0599      	lsls	r1, r3, #22
 800a606:	d402      	bmi.n	800a60e <_fflush_r+0x3a>
 800a608:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a60a:	f7fe fd8a 	bl	8009122 <__retarget_lock_acquire_recursive>
 800a60e:	4628      	mov	r0, r5
 800a610:	4621      	mov	r1, r4
 800a612:	f7ff ff59 	bl	800a4c8 <__sflush_r>
 800a616:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a618:	07da      	lsls	r2, r3, #31
 800a61a:	4605      	mov	r5, r0
 800a61c:	d4e0      	bmi.n	800a5e0 <_fflush_r+0xc>
 800a61e:	89a3      	ldrh	r3, [r4, #12]
 800a620:	059b      	lsls	r3, r3, #22
 800a622:	d4dd      	bmi.n	800a5e0 <_fflush_r+0xc>
 800a624:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a626:	f7fe fd7d 	bl	8009124 <__retarget_lock_release_recursive>
 800a62a:	e7d9      	b.n	800a5e0 <_fflush_r+0xc>
 800a62c:	4b05      	ldr	r3, [pc, #20]	; (800a644 <_fflush_r+0x70>)
 800a62e:	429c      	cmp	r4, r3
 800a630:	d101      	bne.n	800a636 <_fflush_r+0x62>
 800a632:	68ac      	ldr	r4, [r5, #8]
 800a634:	e7df      	b.n	800a5f6 <_fflush_r+0x22>
 800a636:	4b04      	ldr	r3, [pc, #16]	; (800a648 <_fflush_r+0x74>)
 800a638:	429c      	cmp	r4, r3
 800a63a:	bf08      	it	eq
 800a63c:	68ec      	ldreq	r4, [r5, #12]
 800a63e:	e7da      	b.n	800a5f6 <_fflush_r+0x22>
 800a640:	0800ab90 	.word	0x0800ab90
 800a644:	0800abb0 	.word	0x0800abb0
 800a648:	0800ab70 	.word	0x0800ab70

0800a64c <fiprintf>:
 800a64c:	b40e      	push	{r1, r2, r3}
 800a64e:	b503      	push	{r0, r1, lr}
 800a650:	4601      	mov	r1, r0
 800a652:	ab03      	add	r3, sp, #12
 800a654:	4805      	ldr	r0, [pc, #20]	; (800a66c <fiprintf+0x20>)
 800a656:	f853 2b04 	ldr.w	r2, [r3], #4
 800a65a:	6800      	ldr	r0, [r0, #0]
 800a65c:	9301      	str	r3, [sp, #4]
 800a65e:	f7ff fc85 	bl	8009f6c <_vfiprintf_r>
 800a662:	b002      	add	sp, #8
 800a664:	f85d eb04 	ldr.w	lr, [sp], #4
 800a668:	b003      	add	sp, #12
 800a66a:	4770      	bx	lr
 800a66c:	2000000c 	.word	0x2000000c

0800a670 <_lseek_r>:
 800a670:	b538      	push	{r3, r4, r5, lr}
 800a672:	4d07      	ldr	r5, [pc, #28]	; (800a690 <_lseek_r+0x20>)
 800a674:	4604      	mov	r4, r0
 800a676:	4608      	mov	r0, r1
 800a678:	4611      	mov	r1, r2
 800a67a:	2200      	movs	r2, #0
 800a67c:	602a      	str	r2, [r5, #0]
 800a67e:	461a      	mov	r2, r3
 800a680:	f7f7 fa72 	bl	8001b68 <_lseek>
 800a684:	1c43      	adds	r3, r0, #1
 800a686:	d102      	bne.n	800a68e <_lseek_r+0x1e>
 800a688:	682b      	ldr	r3, [r5, #0]
 800a68a:	b103      	cbz	r3, 800a68e <_lseek_r+0x1e>
 800a68c:	6023      	str	r3, [r4, #0]
 800a68e:	bd38      	pop	{r3, r4, r5, pc}
 800a690:	20000824 	.word	0x20000824

0800a694 <__swhatbuf_r>:
 800a694:	b570      	push	{r4, r5, r6, lr}
 800a696:	460e      	mov	r6, r1
 800a698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a69c:	2900      	cmp	r1, #0
 800a69e:	b096      	sub	sp, #88	; 0x58
 800a6a0:	4614      	mov	r4, r2
 800a6a2:	461d      	mov	r5, r3
 800a6a4:	da07      	bge.n	800a6b6 <__swhatbuf_r+0x22>
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	602b      	str	r3, [r5, #0]
 800a6aa:	89b3      	ldrh	r3, [r6, #12]
 800a6ac:	061a      	lsls	r2, r3, #24
 800a6ae:	d410      	bmi.n	800a6d2 <__swhatbuf_r+0x3e>
 800a6b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a6b4:	e00e      	b.n	800a6d4 <__swhatbuf_r+0x40>
 800a6b6:	466a      	mov	r2, sp
 800a6b8:	f000 f8b6 	bl	800a828 <_fstat_r>
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	dbf2      	blt.n	800a6a6 <__swhatbuf_r+0x12>
 800a6c0:	9a01      	ldr	r2, [sp, #4]
 800a6c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a6c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a6ca:	425a      	negs	r2, r3
 800a6cc:	415a      	adcs	r2, r3
 800a6ce:	602a      	str	r2, [r5, #0]
 800a6d0:	e7ee      	b.n	800a6b0 <__swhatbuf_r+0x1c>
 800a6d2:	2340      	movs	r3, #64	; 0x40
 800a6d4:	2000      	movs	r0, #0
 800a6d6:	6023      	str	r3, [r4, #0]
 800a6d8:	b016      	add	sp, #88	; 0x58
 800a6da:	bd70      	pop	{r4, r5, r6, pc}

0800a6dc <__smakebuf_r>:
 800a6dc:	898b      	ldrh	r3, [r1, #12]
 800a6de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a6e0:	079d      	lsls	r5, r3, #30
 800a6e2:	4606      	mov	r6, r0
 800a6e4:	460c      	mov	r4, r1
 800a6e6:	d507      	bpl.n	800a6f8 <__smakebuf_r+0x1c>
 800a6e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a6ec:	6023      	str	r3, [r4, #0]
 800a6ee:	6123      	str	r3, [r4, #16]
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	6163      	str	r3, [r4, #20]
 800a6f4:	b002      	add	sp, #8
 800a6f6:	bd70      	pop	{r4, r5, r6, pc}
 800a6f8:	ab01      	add	r3, sp, #4
 800a6fa:	466a      	mov	r2, sp
 800a6fc:	f7ff ffca 	bl	800a694 <__swhatbuf_r>
 800a700:	9900      	ldr	r1, [sp, #0]
 800a702:	4605      	mov	r5, r0
 800a704:	4630      	mov	r0, r6
 800a706:	f7ff fa51 	bl	8009bac <_malloc_r>
 800a70a:	b948      	cbnz	r0, 800a720 <__smakebuf_r+0x44>
 800a70c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a710:	059a      	lsls	r2, r3, #22
 800a712:	d4ef      	bmi.n	800a6f4 <__smakebuf_r+0x18>
 800a714:	f023 0303 	bic.w	r3, r3, #3
 800a718:	f043 0302 	orr.w	r3, r3, #2
 800a71c:	81a3      	strh	r3, [r4, #12]
 800a71e:	e7e3      	b.n	800a6e8 <__smakebuf_r+0xc>
 800a720:	4b0d      	ldr	r3, [pc, #52]	; (800a758 <__smakebuf_r+0x7c>)
 800a722:	62b3      	str	r3, [r6, #40]	; 0x28
 800a724:	89a3      	ldrh	r3, [r4, #12]
 800a726:	6020      	str	r0, [r4, #0]
 800a728:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a72c:	81a3      	strh	r3, [r4, #12]
 800a72e:	9b00      	ldr	r3, [sp, #0]
 800a730:	6163      	str	r3, [r4, #20]
 800a732:	9b01      	ldr	r3, [sp, #4]
 800a734:	6120      	str	r0, [r4, #16]
 800a736:	b15b      	cbz	r3, 800a750 <__smakebuf_r+0x74>
 800a738:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a73c:	4630      	mov	r0, r6
 800a73e:	f000 f885 	bl	800a84c <_isatty_r>
 800a742:	b128      	cbz	r0, 800a750 <__smakebuf_r+0x74>
 800a744:	89a3      	ldrh	r3, [r4, #12]
 800a746:	f023 0303 	bic.w	r3, r3, #3
 800a74a:	f043 0301 	orr.w	r3, r3, #1
 800a74e:	81a3      	strh	r3, [r4, #12]
 800a750:	89a0      	ldrh	r0, [r4, #12]
 800a752:	4305      	orrs	r5, r0
 800a754:	81a5      	strh	r5, [r4, #12]
 800a756:	e7cd      	b.n	800a6f4 <__smakebuf_r+0x18>
 800a758:	08008899 	.word	0x08008899

0800a75c <memmove>:
 800a75c:	4288      	cmp	r0, r1
 800a75e:	b510      	push	{r4, lr}
 800a760:	eb01 0402 	add.w	r4, r1, r2
 800a764:	d902      	bls.n	800a76c <memmove+0x10>
 800a766:	4284      	cmp	r4, r0
 800a768:	4623      	mov	r3, r4
 800a76a:	d807      	bhi.n	800a77c <memmove+0x20>
 800a76c:	1e43      	subs	r3, r0, #1
 800a76e:	42a1      	cmp	r1, r4
 800a770:	d008      	beq.n	800a784 <memmove+0x28>
 800a772:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a776:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a77a:	e7f8      	b.n	800a76e <memmove+0x12>
 800a77c:	4402      	add	r2, r0
 800a77e:	4601      	mov	r1, r0
 800a780:	428a      	cmp	r2, r1
 800a782:	d100      	bne.n	800a786 <memmove+0x2a>
 800a784:	bd10      	pop	{r4, pc}
 800a786:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a78a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a78e:	e7f7      	b.n	800a780 <memmove+0x24>

0800a790 <__malloc_lock>:
 800a790:	4801      	ldr	r0, [pc, #4]	; (800a798 <__malloc_lock+0x8>)
 800a792:	f7fe bcc6 	b.w	8009122 <__retarget_lock_acquire_recursive>
 800a796:	bf00      	nop
 800a798:	2000081c 	.word	0x2000081c

0800a79c <__malloc_unlock>:
 800a79c:	4801      	ldr	r0, [pc, #4]	; (800a7a4 <__malloc_unlock+0x8>)
 800a79e:	f7fe bcc1 	b.w	8009124 <__retarget_lock_release_recursive>
 800a7a2:	bf00      	nop
 800a7a4:	2000081c 	.word	0x2000081c

0800a7a8 <_realloc_r>:
 800a7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7aa:	4607      	mov	r7, r0
 800a7ac:	4614      	mov	r4, r2
 800a7ae:	460e      	mov	r6, r1
 800a7b0:	b921      	cbnz	r1, 800a7bc <_realloc_r+0x14>
 800a7b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a7b6:	4611      	mov	r1, r2
 800a7b8:	f7ff b9f8 	b.w	8009bac <_malloc_r>
 800a7bc:	b922      	cbnz	r2, 800a7c8 <_realloc_r+0x20>
 800a7be:	f7ff f9a5 	bl	8009b0c <_free_r>
 800a7c2:	4625      	mov	r5, r4
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7c8:	f000 f850 	bl	800a86c <_malloc_usable_size_r>
 800a7cc:	42a0      	cmp	r0, r4
 800a7ce:	d20f      	bcs.n	800a7f0 <_realloc_r+0x48>
 800a7d0:	4621      	mov	r1, r4
 800a7d2:	4638      	mov	r0, r7
 800a7d4:	f7ff f9ea 	bl	8009bac <_malloc_r>
 800a7d8:	4605      	mov	r5, r0
 800a7da:	2800      	cmp	r0, #0
 800a7dc:	d0f2      	beq.n	800a7c4 <_realloc_r+0x1c>
 800a7de:	4631      	mov	r1, r6
 800a7e0:	4622      	mov	r2, r4
 800a7e2:	f7fe fcbb 	bl	800915c <memcpy>
 800a7e6:	4631      	mov	r1, r6
 800a7e8:	4638      	mov	r0, r7
 800a7ea:	f7ff f98f 	bl	8009b0c <_free_r>
 800a7ee:	e7e9      	b.n	800a7c4 <_realloc_r+0x1c>
 800a7f0:	4635      	mov	r5, r6
 800a7f2:	e7e7      	b.n	800a7c4 <_realloc_r+0x1c>

0800a7f4 <_read_r>:
 800a7f4:	b538      	push	{r3, r4, r5, lr}
 800a7f6:	4d07      	ldr	r5, [pc, #28]	; (800a814 <_read_r+0x20>)
 800a7f8:	4604      	mov	r4, r0
 800a7fa:	4608      	mov	r0, r1
 800a7fc:	4611      	mov	r1, r2
 800a7fe:	2200      	movs	r2, #0
 800a800:	602a      	str	r2, [r5, #0]
 800a802:	461a      	mov	r2, r3
 800a804:	f7f7 f950 	bl	8001aa8 <_read>
 800a808:	1c43      	adds	r3, r0, #1
 800a80a:	d102      	bne.n	800a812 <_read_r+0x1e>
 800a80c:	682b      	ldr	r3, [r5, #0]
 800a80e:	b103      	cbz	r3, 800a812 <_read_r+0x1e>
 800a810:	6023      	str	r3, [r4, #0]
 800a812:	bd38      	pop	{r3, r4, r5, pc}
 800a814:	20000824 	.word	0x20000824

0800a818 <abort>:
 800a818:	b508      	push	{r3, lr}
 800a81a:	2006      	movs	r0, #6
 800a81c:	f000 f856 	bl	800a8cc <raise>
 800a820:	2001      	movs	r0, #1
 800a822:	f7f7 f937 	bl	8001a94 <_exit>
	...

0800a828 <_fstat_r>:
 800a828:	b538      	push	{r3, r4, r5, lr}
 800a82a:	4d07      	ldr	r5, [pc, #28]	; (800a848 <_fstat_r+0x20>)
 800a82c:	2300      	movs	r3, #0
 800a82e:	4604      	mov	r4, r0
 800a830:	4608      	mov	r0, r1
 800a832:	4611      	mov	r1, r2
 800a834:	602b      	str	r3, [r5, #0]
 800a836:	f7f7 f97c 	bl	8001b32 <_fstat>
 800a83a:	1c43      	adds	r3, r0, #1
 800a83c:	d102      	bne.n	800a844 <_fstat_r+0x1c>
 800a83e:	682b      	ldr	r3, [r5, #0]
 800a840:	b103      	cbz	r3, 800a844 <_fstat_r+0x1c>
 800a842:	6023      	str	r3, [r4, #0]
 800a844:	bd38      	pop	{r3, r4, r5, pc}
 800a846:	bf00      	nop
 800a848:	20000824 	.word	0x20000824

0800a84c <_isatty_r>:
 800a84c:	b538      	push	{r3, r4, r5, lr}
 800a84e:	4d06      	ldr	r5, [pc, #24]	; (800a868 <_isatty_r+0x1c>)
 800a850:	2300      	movs	r3, #0
 800a852:	4604      	mov	r4, r0
 800a854:	4608      	mov	r0, r1
 800a856:	602b      	str	r3, [r5, #0]
 800a858:	f7f7 f97b 	bl	8001b52 <_isatty>
 800a85c:	1c43      	adds	r3, r0, #1
 800a85e:	d102      	bne.n	800a866 <_isatty_r+0x1a>
 800a860:	682b      	ldr	r3, [r5, #0]
 800a862:	b103      	cbz	r3, 800a866 <_isatty_r+0x1a>
 800a864:	6023      	str	r3, [r4, #0]
 800a866:	bd38      	pop	{r3, r4, r5, pc}
 800a868:	20000824 	.word	0x20000824

0800a86c <_malloc_usable_size_r>:
 800a86c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a870:	1f18      	subs	r0, r3, #4
 800a872:	2b00      	cmp	r3, #0
 800a874:	bfbc      	itt	lt
 800a876:	580b      	ldrlt	r3, [r1, r0]
 800a878:	18c0      	addlt	r0, r0, r3
 800a87a:	4770      	bx	lr

0800a87c <_raise_r>:
 800a87c:	291f      	cmp	r1, #31
 800a87e:	b538      	push	{r3, r4, r5, lr}
 800a880:	4604      	mov	r4, r0
 800a882:	460d      	mov	r5, r1
 800a884:	d904      	bls.n	800a890 <_raise_r+0x14>
 800a886:	2316      	movs	r3, #22
 800a888:	6003      	str	r3, [r0, #0]
 800a88a:	f04f 30ff 	mov.w	r0, #4294967295
 800a88e:	bd38      	pop	{r3, r4, r5, pc}
 800a890:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a892:	b112      	cbz	r2, 800a89a <_raise_r+0x1e>
 800a894:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a898:	b94b      	cbnz	r3, 800a8ae <_raise_r+0x32>
 800a89a:	4620      	mov	r0, r4
 800a89c:	f000 f830 	bl	800a900 <_getpid_r>
 800a8a0:	462a      	mov	r2, r5
 800a8a2:	4601      	mov	r1, r0
 800a8a4:	4620      	mov	r0, r4
 800a8a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8aa:	f000 b817 	b.w	800a8dc <_kill_r>
 800a8ae:	2b01      	cmp	r3, #1
 800a8b0:	d00a      	beq.n	800a8c8 <_raise_r+0x4c>
 800a8b2:	1c59      	adds	r1, r3, #1
 800a8b4:	d103      	bne.n	800a8be <_raise_r+0x42>
 800a8b6:	2316      	movs	r3, #22
 800a8b8:	6003      	str	r3, [r0, #0]
 800a8ba:	2001      	movs	r0, #1
 800a8bc:	e7e7      	b.n	800a88e <_raise_r+0x12>
 800a8be:	2400      	movs	r4, #0
 800a8c0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a8c4:	4628      	mov	r0, r5
 800a8c6:	4798      	blx	r3
 800a8c8:	2000      	movs	r0, #0
 800a8ca:	e7e0      	b.n	800a88e <_raise_r+0x12>

0800a8cc <raise>:
 800a8cc:	4b02      	ldr	r3, [pc, #8]	; (800a8d8 <raise+0xc>)
 800a8ce:	4601      	mov	r1, r0
 800a8d0:	6818      	ldr	r0, [r3, #0]
 800a8d2:	f7ff bfd3 	b.w	800a87c <_raise_r>
 800a8d6:	bf00      	nop
 800a8d8:	2000000c 	.word	0x2000000c

0800a8dc <_kill_r>:
 800a8dc:	b538      	push	{r3, r4, r5, lr}
 800a8de:	4d07      	ldr	r5, [pc, #28]	; (800a8fc <_kill_r+0x20>)
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	4604      	mov	r4, r0
 800a8e4:	4608      	mov	r0, r1
 800a8e6:	4611      	mov	r1, r2
 800a8e8:	602b      	str	r3, [r5, #0]
 800a8ea:	f7f7 f8c3 	bl	8001a74 <_kill>
 800a8ee:	1c43      	adds	r3, r0, #1
 800a8f0:	d102      	bne.n	800a8f8 <_kill_r+0x1c>
 800a8f2:	682b      	ldr	r3, [r5, #0]
 800a8f4:	b103      	cbz	r3, 800a8f8 <_kill_r+0x1c>
 800a8f6:	6023      	str	r3, [r4, #0]
 800a8f8:	bd38      	pop	{r3, r4, r5, pc}
 800a8fa:	bf00      	nop
 800a8fc:	20000824 	.word	0x20000824

0800a900 <_getpid_r>:
 800a900:	f7f7 b8b0 	b.w	8001a64 <_getpid>

0800a904 <_init>:
 800a904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a906:	bf00      	nop
 800a908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a90a:	bc08      	pop	{r3}
 800a90c:	469e      	mov	lr, r3
 800a90e:	4770      	bx	lr

0800a910 <_fini>:
 800a910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a912:	bf00      	nop
 800a914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a916:	bc08      	pop	{r3}
 800a918:	469e      	mov	lr, r3
 800a91a:	4770      	bx	lr
