entity num_inel_8_biti is
    Port ( iClk : in  STD_LOGIC;
           iINIT : in  STD_LOGIC;
           oaQ : out  STD_LOGIC_VECTOR (7 downto 0));
end num_inel_8_biti;

architecture Behavioral of num_inel_8_biti is
	signal saD, saQ: STD_LOGIC_VECTOR(7 downto 0);
begin
	saD <= saQ(0)&saQ(7 downto 1);
	saQ <= X"80" when iINIT='1' else
			saD when rising_edge(iClk);
	oaQ <= saQ;

end Behavioral;
