{"vcs1":{"timestamp_begin":1680384853.481844629, "rt":0.70, "ut":0.19, "st":0.15}}
{"vcselab":{"timestamp_begin":1680384854.216117711, "rt":0.78, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680384855.015472296, "rt":0.49, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680384853.199687529}
{"VCS_COMP_START_TIME": 1680384853.199687529}
{"VCS_COMP_END_TIME": 1680384856.585582597}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339604}}
{"stitch_vcselab": {"peak_mem": 239016}}
