// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xcounter_stream_hls.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XCounter_stream_hls_CfgInitialize(XCounter_stream_hls *InstancePtr, XCounter_stream_hls_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->Cpucontrol_BaseAddress = ConfigPtr->Cpucontrol_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

u32 XCounter_stream_hls_Get_index(XCounter_stream_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCounter_stream_hls_ReadReg(InstancePtr->Axilites_BaseAddress, XCOUNTER_STREAM_HLS_AXILITES_ADDR_INDEX_DATA);
    return Data;
}

u32 XCounter_stream_hls_Get_index_vld(XCounter_stream_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCounter_stream_hls_ReadReg(InstancePtr->Axilites_BaseAddress, XCOUNTER_STREAM_HLS_AXILITES_ADDR_INDEX_CTRL);
    return Data & 0x1;
}

void XCounter_stream_hls_Set_init(XCounter_stream_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCounter_stream_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XCOUNTER_STREAM_HLS_CPUCONTROL_ADDR_INIT_DATA, Data);
}

u32 XCounter_stream_hls_Get_init(XCounter_stream_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCounter_stream_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XCOUNTER_STREAM_HLS_CPUCONTROL_ADDR_INIT_DATA);
    return Data;
}

void XCounter_stream_hls_Set_resolution(XCounter_stream_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCounter_stream_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XCOUNTER_STREAM_HLS_CPUCONTROL_ADDR_RESOLUTION_DATA, Data);
}

u32 XCounter_stream_hls_Get_resolution(XCounter_stream_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCounter_stream_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XCOUNTER_STREAM_HLS_CPUCONTROL_ADDR_RESOLUTION_DATA);
    return Data;
}

void XCounter_stream_hls_Set_numWord(XCounter_stream_hls *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCounter_stream_hls_WriteReg(InstancePtr->Cpucontrol_BaseAddress, XCOUNTER_STREAM_HLS_CPUCONTROL_ADDR_NUMWORD_DATA, Data);
}

u32 XCounter_stream_hls_Get_numWord(XCounter_stream_hls *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCounter_stream_hls_ReadReg(InstancePtr->Cpucontrol_BaseAddress, XCOUNTER_STREAM_HLS_CPUCONTROL_ADDR_NUMWORD_DATA);
    return Data;
}

