
Exercicio_09_Lista4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043a4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08004460  08004460  00014460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004520  08004520  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004520  08004520  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004520  08004520  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004520  08004520  00014520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004524  08004524  00014524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004528  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  2000000c  08004534  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  08004534  000200fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000925a  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b51  00000000  00000000  0002928e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b8  00000000  00000000  0002ade0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007e0  00000000  00000000  0002b698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ae60  00000000  00000000  0002be78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000098f6  00000000  00000000  00046cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000afab2  00000000  00000000  000505ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00100080  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001fb4  00000000  00000000  001000d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004448 	.word	0x08004448

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08004448 	.word	0x08004448

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_d2uiz>:
 800021c:	b570      	push	{r4, r5, r6, lr}
 800021e:	2200      	movs	r2, #0
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <__aeabi_d2uiz+0x38>)
 8000222:	0004      	movs	r4, r0
 8000224:	000d      	movs	r5, r1
 8000226:	f001 f899 	bl	800135c <__aeabi_dcmpge>
 800022a:	2800      	cmp	r0, #0
 800022c:	d104      	bne.n	8000238 <__aeabi_d2uiz+0x1c>
 800022e:	0020      	movs	r0, r4
 8000230:	0029      	movs	r1, r5
 8000232:	f000 ffe1 	bl	80011f8 <__aeabi_d2iz>
 8000236:	bd70      	pop	{r4, r5, r6, pc}
 8000238:	4b06      	ldr	r3, [pc, #24]	; (8000254 <__aeabi_d2uiz+0x38>)
 800023a:	2200      	movs	r2, #0
 800023c:	0020      	movs	r0, r4
 800023e:	0029      	movs	r1, r5
 8000240:	f000 fc48 	bl	8000ad4 <__aeabi_dsub>
 8000244:	f000 ffd8 	bl	80011f8 <__aeabi_d2iz>
 8000248:	2380      	movs	r3, #128	; 0x80
 800024a:	061b      	lsls	r3, r3, #24
 800024c:	469c      	mov	ip, r3
 800024e:	4460      	add	r0, ip
 8000250:	e7f1      	b.n	8000236 <__aeabi_d2uiz+0x1a>
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	41e00000 	.word	0x41e00000

08000258 <__aeabi_fmul>:
 8000258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800025a:	4657      	mov	r7, sl
 800025c:	464e      	mov	r6, r9
 800025e:	4645      	mov	r5, r8
 8000260:	46de      	mov	lr, fp
 8000262:	0244      	lsls	r4, r0, #9
 8000264:	b5e0      	push	{r5, r6, r7, lr}
 8000266:	0045      	lsls	r5, r0, #1
 8000268:	1c0f      	adds	r7, r1, #0
 800026a:	0a64      	lsrs	r4, r4, #9
 800026c:	0e2d      	lsrs	r5, r5, #24
 800026e:	0fc6      	lsrs	r6, r0, #31
 8000270:	2d00      	cmp	r5, #0
 8000272:	d047      	beq.n	8000304 <__aeabi_fmul+0xac>
 8000274:	2dff      	cmp	r5, #255	; 0xff
 8000276:	d04d      	beq.n	8000314 <__aeabi_fmul+0xbc>
 8000278:	2300      	movs	r3, #0
 800027a:	2080      	movs	r0, #128	; 0x80
 800027c:	469a      	mov	sl, r3
 800027e:	469b      	mov	fp, r3
 8000280:	00e4      	lsls	r4, r4, #3
 8000282:	04c0      	lsls	r0, r0, #19
 8000284:	4304      	orrs	r4, r0
 8000286:	3d7f      	subs	r5, #127	; 0x7f
 8000288:	0278      	lsls	r0, r7, #9
 800028a:	0a43      	lsrs	r3, r0, #9
 800028c:	4699      	mov	r9, r3
 800028e:	007a      	lsls	r2, r7, #1
 8000290:	0ffb      	lsrs	r3, r7, #31
 8000292:	4698      	mov	r8, r3
 8000294:	0e12      	lsrs	r2, r2, #24
 8000296:	464b      	mov	r3, r9
 8000298:	d044      	beq.n	8000324 <__aeabi_fmul+0xcc>
 800029a:	2aff      	cmp	r2, #255	; 0xff
 800029c:	d011      	beq.n	80002c2 <__aeabi_fmul+0x6a>
 800029e:	00d8      	lsls	r0, r3, #3
 80002a0:	2380      	movs	r3, #128	; 0x80
 80002a2:	04db      	lsls	r3, r3, #19
 80002a4:	4303      	orrs	r3, r0
 80002a6:	4699      	mov	r9, r3
 80002a8:	2000      	movs	r0, #0
 80002aa:	3a7f      	subs	r2, #127	; 0x7f
 80002ac:	18ad      	adds	r5, r5, r2
 80002ae:	4647      	mov	r7, r8
 80002b0:	4653      	mov	r3, sl
 80002b2:	4077      	eors	r7, r6
 80002b4:	1c69      	adds	r1, r5, #1
 80002b6:	2b0f      	cmp	r3, #15
 80002b8:	d83f      	bhi.n	800033a <__aeabi_fmul+0xe2>
 80002ba:	4a72      	ldr	r2, [pc, #456]	; (8000484 <__aeabi_fmul+0x22c>)
 80002bc:	009b      	lsls	r3, r3, #2
 80002be:	58d3      	ldr	r3, [r2, r3]
 80002c0:	469f      	mov	pc, r3
 80002c2:	35ff      	adds	r5, #255	; 0xff
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d000      	beq.n	80002ca <__aeabi_fmul+0x72>
 80002c8:	e079      	b.n	80003be <__aeabi_fmul+0x166>
 80002ca:	4652      	mov	r2, sl
 80002cc:	2302      	movs	r3, #2
 80002ce:	431a      	orrs	r2, r3
 80002d0:	4692      	mov	sl, r2
 80002d2:	2002      	movs	r0, #2
 80002d4:	e7eb      	b.n	80002ae <__aeabi_fmul+0x56>
 80002d6:	4647      	mov	r7, r8
 80002d8:	464c      	mov	r4, r9
 80002da:	4683      	mov	fp, r0
 80002dc:	465b      	mov	r3, fp
 80002de:	2b02      	cmp	r3, #2
 80002e0:	d028      	beq.n	8000334 <__aeabi_fmul+0xdc>
 80002e2:	2b03      	cmp	r3, #3
 80002e4:	d100      	bne.n	80002e8 <__aeabi_fmul+0x90>
 80002e6:	e0c6      	b.n	8000476 <__aeabi_fmul+0x21e>
 80002e8:	2b01      	cmp	r3, #1
 80002ea:	d14f      	bne.n	800038c <__aeabi_fmul+0x134>
 80002ec:	2000      	movs	r0, #0
 80002ee:	2400      	movs	r4, #0
 80002f0:	05c0      	lsls	r0, r0, #23
 80002f2:	07ff      	lsls	r7, r7, #31
 80002f4:	4320      	orrs	r0, r4
 80002f6:	4338      	orrs	r0, r7
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	46bb      	mov	fp, r7
 80002fc:	46b2      	mov	sl, r6
 80002fe:	46a9      	mov	r9, r5
 8000300:	46a0      	mov	r8, r4
 8000302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000304:	2c00      	cmp	r4, #0
 8000306:	d171      	bne.n	80003ec <__aeabi_fmul+0x194>
 8000308:	2304      	movs	r3, #4
 800030a:	469a      	mov	sl, r3
 800030c:	3b03      	subs	r3, #3
 800030e:	2500      	movs	r5, #0
 8000310:	469b      	mov	fp, r3
 8000312:	e7b9      	b.n	8000288 <__aeabi_fmul+0x30>
 8000314:	2c00      	cmp	r4, #0
 8000316:	d163      	bne.n	80003e0 <__aeabi_fmul+0x188>
 8000318:	2308      	movs	r3, #8
 800031a:	469a      	mov	sl, r3
 800031c:	3b06      	subs	r3, #6
 800031e:	25ff      	movs	r5, #255	; 0xff
 8000320:	469b      	mov	fp, r3
 8000322:	e7b1      	b.n	8000288 <__aeabi_fmul+0x30>
 8000324:	2b00      	cmp	r3, #0
 8000326:	d150      	bne.n	80003ca <__aeabi_fmul+0x172>
 8000328:	4652      	mov	r2, sl
 800032a:	3301      	adds	r3, #1
 800032c:	431a      	orrs	r2, r3
 800032e:	4692      	mov	sl, r2
 8000330:	2001      	movs	r0, #1
 8000332:	e7bc      	b.n	80002ae <__aeabi_fmul+0x56>
 8000334:	20ff      	movs	r0, #255	; 0xff
 8000336:	2400      	movs	r4, #0
 8000338:	e7da      	b.n	80002f0 <__aeabi_fmul+0x98>
 800033a:	4648      	mov	r0, r9
 800033c:	0c26      	lsrs	r6, r4, #16
 800033e:	0424      	lsls	r4, r4, #16
 8000340:	0c22      	lsrs	r2, r4, #16
 8000342:	0404      	lsls	r4, r0, #16
 8000344:	0c24      	lsrs	r4, r4, #16
 8000346:	464b      	mov	r3, r9
 8000348:	0020      	movs	r0, r4
 800034a:	0c1b      	lsrs	r3, r3, #16
 800034c:	4350      	muls	r0, r2
 800034e:	4374      	muls	r4, r6
 8000350:	435a      	muls	r2, r3
 8000352:	435e      	muls	r6, r3
 8000354:	1912      	adds	r2, r2, r4
 8000356:	0c03      	lsrs	r3, r0, #16
 8000358:	189b      	adds	r3, r3, r2
 800035a:	429c      	cmp	r4, r3
 800035c:	d903      	bls.n	8000366 <__aeabi_fmul+0x10e>
 800035e:	2280      	movs	r2, #128	; 0x80
 8000360:	0252      	lsls	r2, r2, #9
 8000362:	4694      	mov	ip, r2
 8000364:	4466      	add	r6, ip
 8000366:	0400      	lsls	r0, r0, #16
 8000368:	041a      	lsls	r2, r3, #16
 800036a:	0c00      	lsrs	r0, r0, #16
 800036c:	1812      	adds	r2, r2, r0
 800036e:	0194      	lsls	r4, r2, #6
 8000370:	1e60      	subs	r0, r4, #1
 8000372:	4184      	sbcs	r4, r0
 8000374:	0c1b      	lsrs	r3, r3, #16
 8000376:	0e92      	lsrs	r2, r2, #26
 8000378:	199b      	adds	r3, r3, r6
 800037a:	4314      	orrs	r4, r2
 800037c:	019b      	lsls	r3, r3, #6
 800037e:	431c      	orrs	r4, r3
 8000380:	011b      	lsls	r3, r3, #4
 8000382:	d572      	bpl.n	800046a <__aeabi_fmul+0x212>
 8000384:	2001      	movs	r0, #1
 8000386:	0863      	lsrs	r3, r4, #1
 8000388:	4004      	ands	r4, r0
 800038a:	431c      	orrs	r4, r3
 800038c:	0008      	movs	r0, r1
 800038e:	307f      	adds	r0, #127	; 0x7f
 8000390:	2800      	cmp	r0, #0
 8000392:	dd3c      	ble.n	800040e <__aeabi_fmul+0x1b6>
 8000394:	0763      	lsls	r3, r4, #29
 8000396:	d004      	beq.n	80003a2 <__aeabi_fmul+0x14a>
 8000398:	230f      	movs	r3, #15
 800039a:	4023      	ands	r3, r4
 800039c:	2b04      	cmp	r3, #4
 800039e:	d000      	beq.n	80003a2 <__aeabi_fmul+0x14a>
 80003a0:	3404      	adds	r4, #4
 80003a2:	0123      	lsls	r3, r4, #4
 80003a4:	d503      	bpl.n	80003ae <__aeabi_fmul+0x156>
 80003a6:	3180      	adds	r1, #128	; 0x80
 80003a8:	0008      	movs	r0, r1
 80003aa:	4b37      	ldr	r3, [pc, #220]	; (8000488 <__aeabi_fmul+0x230>)
 80003ac:	401c      	ands	r4, r3
 80003ae:	28fe      	cmp	r0, #254	; 0xfe
 80003b0:	dcc0      	bgt.n	8000334 <__aeabi_fmul+0xdc>
 80003b2:	01a4      	lsls	r4, r4, #6
 80003b4:	0a64      	lsrs	r4, r4, #9
 80003b6:	b2c0      	uxtb	r0, r0
 80003b8:	e79a      	b.n	80002f0 <__aeabi_fmul+0x98>
 80003ba:	0037      	movs	r7, r6
 80003bc:	e78e      	b.n	80002dc <__aeabi_fmul+0x84>
 80003be:	4652      	mov	r2, sl
 80003c0:	2303      	movs	r3, #3
 80003c2:	431a      	orrs	r2, r3
 80003c4:	4692      	mov	sl, r2
 80003c6:	2003      	movs	r0, #3
 80003c8:	e771      	b.n	80002ae <__aeabi_fmul+0x56>
 80003ca:	4648      	mov	r0, r9
 80003cc:	f000 ffd0 	bl	8001370 <__clzsi2>
 80003d0:	464a      	mov	r2, r9
 80003d2:	1f43      	subs	r3, r0, #5
 80003d4:	409a      	lsls	r2, r3
 80003d6:	1a2d      	subs	r5, r5, r0
 80003d8:	4691      	mov	r9, r2
 80003da:	2000      	movs	r0, #0
 80003dc:	3d76      	subs	r5, #118	; 0x76
 80003de:	e766      	b.n	80002ae <__aeabi_fmul+0x56>
 80003e0:	230c      	movs	r3, #12
 80003e2:	469a      	mov	sl, r3
 80003e4:	3b09      	subs	r3, #9
 80003e6:	25ff      	movs	r5, #255	; 0xff
 80003e8:	469b      	mov	fp, r3
 80003ea:	e74d      	b.n	8000288 <__aeabi_fmul+0x30>
 80003ec:	0020      	movs	r0, r4
 80003ee:	f000 ffbf 	bl	8001370 <__clzsi2>
 80003f2:	2576      	movs	r5, #118	; 0x76
 80003f4:	1f43      	subs	r3, r0, #5
 80003f6:	409c      	lsls	r4, r3
 80003f8:	2300      	movs	r3, #0
 80003fa:	426d      	negs	r5, r5
 80003fc:	469a      	mov	sl, r3
 80003fe:	469b      	mov	fp, r3
 8000400:	1a2d      	subs	r5, r5, r0
 8000402:	e741      	b.n	8000288 <__aeabi_fmul+0x30>
 8000404:	2480      	movs	r4, #128	; 0x80
 8000406:	2700      	movs	r7, #0
 8000408:	20ff      	movs	r0, #255	; 0xff
 800040a:	03e4      	lsls	r4, r4, #15
 800040c:	e770      	b.n	80002f0 <__aeabi_fmul+0x98>
 800040e:	2301      	movs	r3, #1
 8000410:	1a1b      	subs	r3, r3, r0
 8000412:	2b1b      	cmp	r3, #27
 8000414:	dd00      	ble.n	8000418 <__aeabi_fmul+0x1c0>
 8000416:	e769      	b.n	80002ec <__aeabi_fmul+0x94>
 8000418:	319e      	adds	r1, #158	; 0x9e
 800041a:	0020      	movs	r0, r4
 800041c:	408c      	lsls	r4, r1
 800041e:	40d8      	lsrs	r0, r3
 8000420:	1e63      	subs	r3, r4, #1
 8000422:	419c      	sbcs	r4, r3
 8000424:	4304      	orrs	r4, r0
 8000426:	0763      	lsls	r3, r4, #29
 8000428:	d004      	beq.n	8000434 <__aeabi_fmul+0x1dc>
 800042a:	230f      	movs	r3, #15
 800042c:	4023      	ands	r3, r4
 800042e:	2b04      	cmp	r3, #4
 8000430:	d000      	beq.n	8000434 <__aeabi_fmul+0x1dc>
 8000432:	3404      	adds	r4, #4
 8000434:	0163      	lsls	r3, r4, #5
 8000436:	d51a      	bpl.n	800046e <__aeabi_fmul+0x216>
 8000438:	2001      	movs	r0, #1
 800043a:	2400      	movs	r4, #0
 800043c:	e758      	b.n	80002f0 <__aeabi_fmul+0x98>
 800043e:	2080      	movs	r0, #128	; 0x80
 8000440:	03c0      	lsls	r0, r0, #15
 8000442:	4204      	tst	r4, r0
 8000444:	d009      	beq.n	800045a <__aeabi_fmul+0x202>
 8000446:	464b      	mov	r3, r9
 8000448:	4203      	tst	r3, r0
 800044a:	d106      	bne.n	800045a <__aeabi_fmul+0x202>
 800044c:	464c      	mov	r4, r9
 800044e:	4304      	orrs	r4, r0
 8000450:	0264      	lsls	r4, r4, #9
 8000452:	4647      	mov	r7, r8
 8000454:	20ff      	movs	r0, #255	; 0xff
 8000456:	0a64      	lsrs	r4, r4, #9
 8000458:	e74a      	b.n	80002f0 <__aeabi_fmul+0x98>
 800045a:	2080      	movs	r0, #128	; 0x80
 800045c:	03c0      	lsls	r0, r0, #15
 800045e:	4304      	orrs	r4, r0
 8000460:	0264      	lsls	r4, r4, #9
 8000462:	0037      	movs	r7, r6
 8000464:	20ff      	movs	r0, #255	; 0xff
 8000466:	0a64      	lsrs	r4, r4, #9
 8000468:	e742      	b.n	80002f0 <__aeabi_fmul+0x98>
 800046a:	0029      	movs	r1, r5
 800046c:	e78e      	b.n	800038c <__aeabi_fmul+0x134>
 800046e:	01a4      	lsls	r4, r4, #6
 8000470:	2000      	movs	r0, #0
 8000472:	0a64      	lsrs	r4, r4, #9
 8000474:	e73c      	b.n	80002f0 <__aeabi_fmul+0x98>
 8000476:	2080      	movs	r0, #128	; 0x80
 8000478:	03c0      	lsls	r0, r0, #15
 800047a:	4304      	orrs	r4, r0
 800047c:	0264      	lsls	r4, r4, #9
 800047e:	20ff      	movs	r0, #255	; 0xff
 8000480:	0a64      	lsrs	r4, r4, #9
 8000482:	e735      	b.n	80002f0 <__aeabi_fmul+0x98>
 8000484:	08004460 	.word	0x08004460
 8000488:	f7ffffff 	.word	0xf7ffffff

0800048c <__aeabi_ui2f>:
 800048c:	b570      	push	{r4, r5, r6, lr}
 800048e:	1e05      	subs	r5, r0, #0
 8000490:	d00e      	beq.n	80004b0 <__aeabi_ui2f+0x24>
 8000492:	f000 ff6d 	bl	8001370 <__clzsi2>
 8000496:	239e      	movs	r3, #158	; 0x9e
 8000498:	0004      	movs	r4, r0
 800049a:	1a1b      	subs	r3, r3, r0
 800049c:	2b96      	cmp	r3, #150	; 0x96
 800049e:	dc0c      	bgt.n	80004ba <__aeabi_ui2f+0x2e>
 80004a0:	2808      	cmp	r0, #8
 80004a2:	dd01      	ble.n	80004a8 <__aeabi_ui2f+0x1c>
 80004a4:	3c08      	subs	r4, #8
 80004a6:	40a5      	lsls	r5, r4
 80004a8:	026d      	lsls	r5, r5, #9
 80004aa:	0a6d      	lsrs	r5, r5, #9
 80004ac:	b2d8      	uxtb	r0, r3
 80004ae:	e001      	b.n	80004b4 <__aeabi_ui2f+0x28>
 80004b0:	2000      	movs	r0, #0
 80004b2:	2500      	movs	r5, #0
 80004b4:	05c0      	lsls	r0, r0, #23
 80004b6:	4328      	orrs	r0, r5
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	2b99      	cmp	r3, #153	; 0x99
 80004bc:	dd09      	ble.n	80004d2 <__aeabi_ui2f+0x46>
 80004be:	0002      	movs	r2, r0
 80004c0:	0029      	movs	r1, r5
 80004c2:	321b      	adds	r2, #27
 80004c4:	4091      	lsls	r1, r2
 80004c6:	1e4a      	subs	r2, r1, #1
 80004c8:	4191      	sbcs	r1, r2
 80004ca:	2205      	movs	r2, #5
 80004cc:	1a12      	subs	r2, r2, r0
 80004ce:	40d5      	lsrs	r5, r2
 80004d0:	430d      	orrs	r5, r1
 80004d2:	2c05      	cmp	r4, #5
 80004d4:	dd01      	ble.n	80004da <__aeabi_ui2f+0x4e>
 80004d6:	1f62      	subs	r2, r4, #5
 80004d8:	4095      	lsls	r5, r2
 80004da:	0029      	movs	r1, r5
 80004dc:	4e08      	ldr	r6, [pc, #32]	; (8000500 <__aeabi_ui2f+0x74>)
 80004de:	4031      	ands	r1, r6
 80004e0:	076a      	lsls	r2, r5, #29
 80004e2:	d009      	beq.n	80004f8 <__aeabi_ui2f+0x6c>
 80004e4:	200f      	movs	r0, #15
 80004e6:	4028      	ands	r0, r5
 80004e8:	2804      	cmp	r0, #4
 80004ea:	d005      	beq.n	80004f8 <__aeabi_ui2f+0x6c>
 80004ec:	3104      	adds	r1, #4
 80004ee:	014a      	lsls	r2, r1, #5
 80004f0:	d502      	bpl.n	80004f8 <__aeabi_ui2f+0x6c>
 80004f2:	239f      	movs	r3, #159	; 0x9f
 80004f4:	4031      	ands	r1, r6
 80004f6:	1b1b      	subs	r3, r3, r4
 80004f8:	0189      	lsls	r1, r1, #6
 80004fa:	0a4d      	lsrs	r5, r1, #9
 80004fc:	b2d8      	uxtb	r0, r3
 80004fe:	e7d9      	b.n	80004b4 <__aeabi_ui2f+0x28>
 8000500:	fbffffff 	.word	0xfbffffff

08000504 <__aeabi_ddiv>:
 8000504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000506:	4657      	mov	r7, sl
 8000508:	464e      	mov	r6, r9
 800050a:	4645      	mov	r5, r8
 800050c:	46de      	mov	lr, fp
 800050e:	b5e0      	push	{r5, r6, r7, lr}
 8000510:	4681      	mov	r9, r0
 8000512:	0005      	movs	r5, r0
 8000514:	030c      	lsls	r4, r1, #12
 8000516:	0048      	lsls	r0, r1, #1
 8000518:	4692      	mov	sl, r2
 800051a:	001f      	movs	r7, r3
 800051c:	b085      	sub	sp, #20
 800051e:	0b24      	lsrs	r4, r4, #12
 8000520:	0d40      	lsrs	r0, r0, #21
 8000522:	0fce      	lsrs	r6, r1, #31
 8000524:	2800      	cmp	r0, #0
 8000526:	d059      	beq.n	80005dc <__aeabi_ddiv+0xd8>
 8000528:	4b87      	ldr	r3, [pc, #540]	; (8000748 <__aeabi_ddiv+0x244>)
 800052a:	4298      	cmp	r0, r3
 800052c:	d100      	bne.n	8000530 <__aeabi_ddiv+0x2c>
 800052e:	e098      	b.n	8000662 <__aeabi_ddiv+0x15e>
 8000530:	0f6b      	lsrs	r3, r5, #29
 8000532:	00e4      	lsls	r4, r4, #3
 8000534:	431c      	orrs	r4, r3
 8000536:	2380      	movs	r3, #128	; 0x80
 8000538:	041b      	lsls	r3, r3, #16
 800053a:	4323      	orrs	r3, r4
 800053c:	4698      	mov	r8, r3
 800053e:	4b83      	ldr	r3, [pc, #524]	; (800074c <__aeabi_ddiv+0x248>)
 8000540:	00ed      	lsls	r5, r5, #3
 8000542:	469b      	mov	fp, r3
 8000544:	2300      	movs	r3, #0
 8000546:	4699      	mov	r9, r3
 8000548:	4483      	add	fp, r0
 800054a:	9300      	str	r3, [sp, #0]
 800054c:	033c      	lsls	r4, r7, #12
 800054e:	007b      	lsls	r3, r7, #1
 8000550:	4650      	mov	r0, sl
 8000552:	0b24      	lsrs	r4, r4, #12
 8000554:	0d5b      	lsrs	r3, r3, #21
 8000556:	0fff      	lsrs	r7, r7, #31
 8000558:	2b00      	cmp	r3, #0
 800055a:	d067      	beq.n	800062c <__aeabi_ddiv+0x128>
 800055c:	4a7a      	ldr	r2, [pc, #488]	; (8000748 <__aeabi_ddiv+0x244>)
 800055e:	4293      	cmp	r3, r2
 8000560:	d018      	beq.n	8000594 <__aeabi_ddiv+0x90>
 8000562:	497a      	ldr	r1, [pc, #488]	; (800074c <__aeabi_ddiv+0x248>)
 8000564:	0f42      	lsrs	r2, r0, #29
 8000566:	468c      	mov	ip, r1
 8000568:	00e4      	lsls	r4, r4, #3
 800056a:	4659      	mov	r1, fp
 800056c:	4314      	orrs	r4, r2
 800056e:	2280      	movs	r2, #128	; 0x80
 8000570:	4463      	add	r3, ip
 8000572:	0412      	lsls	r2, r2, #16
 8000574:	1acb      	subs	r3, r1, r3
 8000576:	4314      	orrs	r4, r2
 8000578:	469b      	mov	fp, r3
 800057a:	00c2      	lsls	r2, r0, #3
 800057c:	2000      	movs	r0, #0
 800057e:	0033      	movs	r3, r6
 8000580:	407b      	eors	r3, r7
 8000582:	469a      	mov	sl, r3
 8000584:	464b      	mov	r3, r9
 8000586:	2b0f      	cmp	r3, #15
 8000588:	d900      	bls.n	800058c <__aeabi_ddiv+0x88>
 800058a:	e0ef      	b.n	800076c <__aeabi_ddiv+0x268>
 800058c:	4970      	ldr	r1, [pc, #448]	; (8000750 <__aeabi_ddiv+0x24c>)
 800058e:	009b      	lsls	r3, r3, #2
 8000590:	58cb      	ldr	r3, [r1, r3]
 8000592:	469f      	mov	pc, r3
 8000594:	4b6f      	ldr	r3, [pc, #444]	; (8000754 <__aeabi_ddiv+0x250>)
 8000596:	4652      	mov	r2, sl
 8000598:	469c      	mov	ip, r3
 800059a:	4322      	orrs	r2, r4
 800059c:	44e3      	add	fp, ip
 800059e:	2a00      	cmp	r2, #0
 80005a0:	d000      	beq.n	80005a4 <__aeabi_ddiv+0xa0>
 80005a2:	e095      	b.n	80006d0 <__aeabi_ddiv+0x1cc>
 80005a4:	4649      	mov	r1, r9
 80005a6:	2302      	movs	r3, #2
 80005a8:	4319      	orrs	r1, r3
 80005aa:	4689      	mov	r9, r1
 80005ac:	2400      	movs	r4, #0
 80005ae:	2002      	movs	r0, #2
 80005b0:	e7e5      	b.n	800057e <__aeabi_ddiv+0x7a>
 80005b2:	2300      	movs	r3, #0
 80005b4:	2400      	movs	r4, #0
 80005b6:	2500      	movs	r5, #0
 80005b8:	4652      	mov	r2, sl
 80005ba:	051b      	lsls	r3, r3, #20
 80005bc:	4323      	orrs	r3, r4
 80005be:	07d2      	lsls	r2, r2, #31
 80005c0:	4313      	orrs	r3, r2
 80005c2:	0028      	movs	r0, r5
 80005c4:	0019      	movs	r1, r3
 80005c6:	b005      	add	sp, #20
 80005c8:	bcf0      	pop	{r4, r5, r6, r7}
 80005ca:	46bb      	mov	fp, r7
 80005cc:	46b2      	mov	sl, r6
 80005ce:	46a9      	mov	r9, r5
 80005d0:	46a0      	mov	r8, r4
 80005d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005d4:	2400      	movs	r4, #0
 80005d6:	2500      	movs	r5, #0
 80005d8:	4b5b      	ldr	r3, [pc, #364]	; (8000748 <__aeabi_ddiv+0x244>)
 80005da:	e7ed      	b.n	80005b8 <__aeabi_ddiv+0xb4>
 80005dc:	464b      	mov	r3, r9
 80005de:	4323      	orrs	r3, r4
 80005e0:	4698      	mov	r8, r3
 80005e2:	d100      	bne.n	80005e6 <__aeabi_ddiv+0xe2>
 80005e4:	e089      	b.n	80006fa <__aeabi_ddiv+0x1f6>
 80005e6:	2c00      	cmp	r4, #0
 80005e8:	d100      	bne.n	80005ec <__aeabi_ddiv+0xe8>
 80005ea:	e1e0      	b.n	80009ae <__aeabi_ddiv+0x4aa>
 80005ec:	0020      	movs	r0, r4
 80005ee:	f000 febf 	bl	8001370 <__clzsi2>
 80005f2:	0001      	movs	r1, r0
 80005f4:	0002      	movs	r2, r0
 80005f6:	390b      	subs	r1, #11
 80005f8:	231d      	movs	r3, #29
 80005fa:	1a5b      	subs	r3, r3, r1
 80005fc:	4649      	mov	r1, r9
 80005fe:	0010      	movs	r0, r2
 8000600:	40d9      	lsrs	r1, r3
 8000602:	3808      	subs	r0, #8
 8000604:	4084      	lsls	r4, r0
 8000606:	000b      	movs	r3, r1
 8000608:	464d      	mov	r5, r9
 800060a:	4323      	orrs	r3, r4
 800060c:	4698      	mov	r8, r3
 800060e:	4085      	lsls	r5, r0
 8000610:	4851      	ldr	r0, [pc, #324]	; (8000758 <__aeabi_ddiv+0x254>)
 8000612:	033c      	lsls	r4, r7, #12
 8000614:	1a83      	subs	r3, r0, r2
 8000616:	469b      	mov	fp, r3
 8000618:	2300      	movs	r3, #0
 800061a:	4699      	mov	r9, r3
 800061c:	9300      	str	r3, [sp, #0]
 800061e:	007b      	lsls	r3, r7, #1
 8000620:	4650      	mov	r0, sl
 8000622:	0b24      	lsrs	r4, r4, #12
 8000624:	0d5b      	lsrs	r3, r3, #21
 8000626:	0fff      	lsrs	r7, r7, #31
 8000628:	2b00      	cmp	r3, #0
 800062a:	d197      	bne.n	800055c <__aeabi_ddiv+0x58>
 800062c:	4652      	mov	r2, sl
 800062e:	4322      	orrs	r2, r4
 8000630:	d055      	beq.n	80006de <__aeabi_ddiv+0x1da>
 8000632:	2c00      	cmp	r4, #0
 8000634:	d100      	bne.n	8000638 <__aeabi_ddiv+0x134>
 8000636:	e1ca      	b.n	80009ce <__aeabi_ddiv+0x4ca>
 8000638:	0020      	movs	r0, r4
 800063a:	f000 fe99 	bl	8001370 <__clzsi2>
 800063e:	0002      	movs	r2, r0
 8000640:	3a0b      	subs	r2, #11
 8000642:	231d      	movs	r3, #29
 8000644:	0001      	movs	r1, r0
 8000646:	1a9b      	subs	r3, r3, r2
 8000648:	4652      	mov	r2, sl
 800064a:	3908      	subs	r1, #8
 800064c:	40da      	lsrs	r2, r3
 800064e:	408c      	lsls	r4, r1
 8000650:	4314      	orrs	r4, r2
 8000652:	4652      	mov	r2, sl
 8000654:	408a      	lsls	r2, r1
 8000656:	4b41      	ldr	r3, [pc, #260]	; (800075c <__aeabi_ddiv+0x258>)
 8000658:	4458      	add	r0, fp
 800065a:	469b      	mov	fp, r3
 800065c:	4483      	add	fp, r0
 800065e:	2000      	movs	r0, #0
 8000660:	e78d      	b.n	800057e <__aeabi_ddiv+0x7a>
 8000662:	464b      	mov	r3, r9
 8000664:	4323      	orrs	r3, r4
 8000666:	4698      	mov	r8, r3
 8000668:	d140      	bne.n	80006ec <__aeabi_ddiv+0x1e8>
 800066a:	2308      	movs	r3, #8
 800066c:	4699      	mov	r9, r3
 800066e:	3b06      	subs	r3, #6
 8000670:	2500      	movs	r5, #0
 8000672:	4683      	mov	fp, r0
 8000674:	9300      	str	r3, [sp, #0]
 8000676:	e769      	b.n	800054c <__aeabi_ddiv+0x48>
 8000678:	46b2      	mov	sl, r6
 800067a:	9b00      	ldr	r3, [sp, #0]
 800067c:	2b02      	cmp	r3, #2
 800067e:	d0a9      	beq.n	80005d4 <__aeabi_ddiv+0xd0>
 8000680:	2b03      	cmp	r3, #3
 8000682:	d100      	bne.n	8000686 <__aeabi_ddiv+0x182>
 8000684:	e211      	b.n	8000aaa <__aeabi_ddiv+0x5a6>
 8000686:	2b01      	cmp	r3, #1
 8000688:	d093      	beq.n	80005b2 <__aeabi_ddiv+0xae>
 800068a:	4a35      	ldr	r2, [pc, #212]	; (8000760 <__aeabi_ddiv+0x25c>)
 800068c:	445a      	add	r2, fp
 800068e:	2a00      	cmp	r2, #0
 8000690:	dc00      	bgt.n	8000694 <__aeabi_ddiv+0x190>
 8000692:	e13c      	b.n	800090e <__aeabi_ddiv+0x40a>
 8000694:	076b      	lsls	r3, r5, #29
 8000696:	d000      	beq.n	800069a <__aeabi_ddiv+0x196>
 8000698:	e1a7      	b.n	80009ea <__aeabi_ddiv+0x4e6>
 800069a:	08ed      	lsrs	r5, r5, #3
 800069c:	4643      	mov	r3, r8
 800069e:	01db      	lsls	r3, r3, #7
 80006a0:	d506      	bpl.n	80006b0 <__aeabi_ddiv+0x1ac>
 80006a2:	4642      	mov	r2, r8
 80006a4:	4b2f      	ldr	r3, [pc, #188]	; (8000764 <__aeabi_ddiv+0x260>)
 80006a6:	401a      	ands	r2, r3
 80006a8:	4690      	mov	r8, r2
 80006aa:	2280      	movs	r2, #128	; 0x80
 80006ac:	00d2      	lsls	r2, r2, #3
 80006ae:	445a      	add	r2, fp
 80006b0:	4b2d      	ldr	r3, [pc, #180]	; (8000768 <__aeabi_ddiv+0x264>)
 80006b2:	429a      	cmp	r2, r3
 80006b4:	dc8e      	bgt.n	80005d4 <__aeabi_ddiv+0xd0>
 80006b6:	4643      	mov	r3, r8
 80006b8:	0552      	lsls	r2, r2, #21
 80006ba:	0758      	lsls	r0, r3, #29
 80006bc:	025c      	lsls	r4, r3, #9
 80006be:	4305      	orrs	r5, r0
 80006c0:	0b24      	lsrs	r4, r4, #12
 80006c2:	0d53      	lsrs	r3, r2, #21
 80006c4:	e778      	b.n	80005b8 <__aeabi_ddiv+0xb4>
 80006c6:	46ba      	mov	sl, r7
 80006c8:	46a0      	mov	r8, r4
 80006ca:	0015      	movs	r5, r2
 80006cc:	9000      	str	r0, [sp, #0]
 80006ce:	e7d4      	b.n	800067a <__aeabi_ddiv+0x176>
 80006d0:	464a      	mov	r2, r9
 80006d2:	2303      	movs	r3, #3
 80006d4:	431a      	orrs	r2, r3
 80006d6:	4691      	mov	r9, r2
 80006d8:	2003      	movs	r0, #3
 80006da:	4652      	mov	r2, sl
 80006dc:	e74f      	b.n	800057e <__aeabi_ddiv+0x7a>
 80006de:	4649      	mov	r1, r9
 80006e0:	2301      	movs	r3, #1
 80006e2:	4319      	orrs	r1, r3
 80006e4:	4689      	mov	r9, r1
 80006e6:	2400      	movs	r4, #0
 80006e8:	2001      	movs	r0, #1
 80006ea:	e748      	b.n	800057e <__aeabi_ddiv+0x7a>
 80006ec:	230c      	movs	r3, #12
 80006ee:	4699      	mov	r9, r3
 80006f0:	3b09      	subs	r3, #9
 80006f2:	46a0      	mov	r8, r4
 80006f4:	4683      	mov	fp, r0
 80006f6:	9300      	str	r3, [sp, #0]
 80006f8:	e728      	b.n	800054c <__aeabi_ddiv+0x48>
 80006fa:	2304      	movs	r3, #4
 80006fc:	4699      	mov	r9, r3
 80006fe:	2300      	movs	r3, #0
 8000700:	469b      	mov	fp, r3
 8000702:	3301      	adds	r3, #1
 8000704:	2500      	movs	r5, #0
 8000706:	9300      	str	r3, [sp, #0]
 8000708:	e720      	b.n	800054c <__aeabi_ddiv+0x48>
 800070a:	2300      	movs	r3, #0
 800070c:	2480      	movs	r4, #128	; 0x80
 800070e:	469a      	mov	sl, r3
 8000710:	2500      	movs	r5, #0
 8000712:	4b0d      	ldr	r3, [pc, #52]	; (8000748 <__aeabi_ddiv+0x244>)
 8000714:	0324      	lsls	r4, r4, #12
 8000716:	e74f      	b.n	80005b8 <__aeabi_ddiv+0xb4>
 8000718:	2380      	movs	r3, #128	; 0x80
 800071a:	4641      	mov	r1, r8
 800071c:	031b      	lsls	r3, r3, #12
 800071e:	4219      	tst	r1, r3
 8000720:	d008      	beq.n	8000734 <__aeabi_ddiv+0x230>
 8000722:	421c      	tst	r4, r3
 8000724:	d106      	bne.n	8000734 <__aeabi_ddiv+0x230>
 8000726:	431c      	orrs	r4, r3
 8000728:	0324      	lsls	r4, r4, #12
 800072a:	46ba      	mov	sl, r7
 800072c:	0015      	movs	r5, r2
 800072e:	4b06      	ldr	r3, [pc, #24]	; (8000748 <__aeabi_ddiv+0x244>)
 8000730:	0b24      	lsrs	r4, r4, #12
 8000732:	e741      	b.n	80005b8 <__aeabi_ddiv+0xb4>
 8000734:	2480      	movs	r4, #128	; 0x80
 8000736:	4643      	mov	r3, r8
 8000738:	0324      	lsls	r4, r4, #12
 800073a:	431c      	orrs	r4, r3
 800073c:	0324      	lsls	r4, r4, #12
 800073e:	46b2      	mov	sl, r6
 8000740:	4b01      	ldr	r3, [pc, #4]	; (8000748 <__aeabi_ddiv+0x244>)
 8000742:	0b24      	lsrs	r4, r4, #12
 8000744:	e738      	b.n	80005b8 <__aeabi_ddiv+0xb4>
 8000746:	46c0      	nop			; (mov r8, r8)
 8000748:	000007ff 	.word	0x000007ff
 800074c:	fffffc01 	.word	0xfffffc01
 8000750:	080044a0 	.word	0x080044a0
 8000754:	fffff801 	.word	0xfffff801
 8000758:	fffffc0d 	.word	0xfffffc0d
 800075c:	000003f3 	.word	0x000003f3
 8000760:	000003ff 	.word	0x000003ff
 8000764:	feffffff 	.word	0xfeffffff
 8000768:	000007fe 	.word	0x000007fe
 800076c:	4544      	cmp	r4, r8
 800076e:	d200      	bcs.n	8000772 <__aeabi_ddiv+0x26e>
 8000770:	e116      	b.n	80009a0 <__aeabi_ddiv+0x49c>
 8000772:	d100      	bne.n	8000776 <__aeabi_ddiv+0x272>
 8000774:	e111      	b.n	800099a <__aeabi_ddiv+0x496>
 8000776:	2301      	movs	r3, #1
 8000778:	425b      	negs	r3, r3
 800077a:	469c      	mov	ip, r3
 800077c:	002e      	movs	r6, r5
 800077e:	4640      	mov	r0, r8
 8000780:	2500      	movs	r5, #0
 8000782:	44e3      	add	fp, ip
 8000784:	0223      	lsls	r3, r4, #8
 8000786:	0e14      	lsrs	r4, r2, #24
 8000788:	431c      	orrs	r4, r3
 800078a:	0c1b      	lsrs	r3, r3, #16
 800078c:	4699      	mov	r9, r3
 800078e:	0423      	lsls	r3, r4, #16
 8000790:	0c1f      	lsrs	r7, r3, #16
 8000792:	0212      	lsls	r2, r2, #8
 8000794:	4649      	mov	r1, r9
 8000796:	9200      	str	r2, [sp, #0]
 8000798:	9701      	str	r7, [sp, #4]
 800079a:	f7ff fd39 	bl	8000210 <__aeabi_uidivmod>
 800079e:	0002      	movs	r2, r0
 80007a0:	437a      	muls	r2, r7
 80007a2:	040b      	lsls	r3, r1, #16
 80007a4:	0c31      	lsrs	r1, r6, #16
 80007a6:	4680      	mov	r8, r0
 80007a8:	4319      	orrs	r1, r3
 80007aa:	428a      	cmp	r2, r1
 80007ac:	d90b      	bls.n	80007c6 <__aeabi_ddiv+0x2c2>
 80007ae:	2301      	movs	r3, #1
 80007b0:	425b      	negs	r3, r3
 80007b2:	469c      	mov	ip, r3
 80007b4:	1909      	adds	r1, r1, r4
 80007b6:	44e0      	add	r8, ip
 80007b8:	428c      	cmp	r4, r1
 80007ba:	d804      	bhi.n	80007c6 <__aeabi_ddiv+0x2c2>
 80007bc:	428a      	cmp	r2, r1
 80007be:	d902      	bls.n	80007c6 <__aeabi_ddiv+0x2c2>
 80007c0:	1e83      	subs	r3, r0, #2
 80007c2:	4698      	mov	r8, r3
 80007c4:	1909      	adds	r1, r1, r4
 80007c6:	1a88      	subs	r0, r1, r2
 80007c8:	4649      	mov	r1, r9
 80007ca:	f7ff fd21 	bl	8000210 <__aeabi_uidivmod>
 80007ce:	0409      	lsls	r1, r1, #16
 80007d0:	468c      	mov	ip, r1
 80007d2:	0431      	lsls	r1, r6, #16
 80007d4:	4666      	mov	r6, ip
 80007d6:	9a01      	ldr	r2, [sp, #4]
 80007d8:	0c09      	lsrs	r1, r1, #16
 80007da:	4342      	muls	r2, r0
 80007dc:	0003      	movs	r3, r0
 80007de:	4331      	orrs	r1, r6
 80007e0:	428a      	cmp	r2, r1
 80007e2:	d904      	bls.n	80007ee <__aeabi_ddiv+0x2ea>
 80007e4:	1909      	adds	r1, r1, r4
 80007e6:	3b01      	subs	r3, #1
 80007e8:	428c      	cmp	r4, r1
 80007ea:	d800      	bhi.n	80007ee <__aeabi_ddiv+0x2ea>
 80007ec:	e111      	b.n	8000a12 <__aeabi_ddiv+0x50e>
 80007ee:	1a89      	subs	r1, r1, r2
 80007f0:	4642      	mov	r2, r8
 80007f2:	9e00      	ldr	r6, [sp, #0]
 80007f4:	0412      	lsls	r2, r2, #16
 80007f6:	431a      	orrs	r2, r3
 80007f8:	0c33      	lsrs	r3, r6, #16
 80007fa:	001f      	movs	r7, r3
 80007fc:	0c10      	lsrs	r0, r2, #16
 80007fe:	4690      	mov	r8, r2
 8000800:	9302      	str	r3, [sp, #8]
 8000802:	0413      	lsls	r3, r2, #16
 8000804:	0432      	lsls	r2, r6, #16
 8000806:	0c16      	lsrs	r6, r2, #16
 8000808:	0032      	movs	r2, r6
 800080a:	0c1b      	lsrs	r3, r3, #16
 800080c:	435a      	muls	r2, r3
 800080e:	9603      	str	r6, [sp, #12]
 8000810:	437b      	muls	r3, r7
 8000812:	4346      	muls	r6, r0
 8000814:	4378      	muls	r0, r7
 8000816:	0c17      	lsrs	r7, r2, #16
 8000818:	46bc      	mov	ip, r7
 800081a:	199b      	adds	r3, r3, r6
 800081c:	4463      	add	r3, ip
 800081e:	429e      	cmp	r6, r3
 8000820:	d903      	bls.n	800082a <__aeabi_ddiv+0x326>
 8000822:	2680      	movs	r6, #128	; 0x80
 8000824:	0276      	lsls	r6, r6, #9
 8000826:	46b4      	mov	ip, r6
 8000828:	4460      	add	r0, ip
 800082a:	0c1e      	lsrs	r6, r3, #16
 800082c:	1830      	adds	r0, r6, r0
 800082e:	0416      	lsls	r6, r2, #16
 8000830:	041b      	lsls	r3, r3, #16
 8000832:	0c36      	lsrs	r6, r6, #16
 8000834:	199e      	adds	r6, r3, r6
 8000836:	4281      	cmp	r1, r0
 8000838:	d200      	bcs.n	800083c <__aeabi_ddiv+0x338>
 800083a:	e09c      	b.n	8000976 <__aeabi_ddiv+0x472>
 800083c:	d100      	bne.n	8000840 <__aeabi_ddiv+0x33c>
 800083e:	e097      	b.n	8000970 <__aeabi_ddiv+0x46c>
 8000840:	1bae      	subs	r6, r5, r6
 8000842:	1a09      	subs	r1, r1, r0
 8000844:	42b5      	cmp	r5, r6
 8000846:	4180      	sbcs	r0, r0
 8000848:	4240      	negs	r0, r0
 800084a:	1a08      	subs	r0, r1, r0
 800084c:	4284      	cmp	r4, r0
 800084e:	d100      	bne.n	8000852 <__aeabi_ddiv+0x34e>
 8000850:	e111      	b.n	8000a76 <__aeabi_ddiv+0x572>
 8000852:	4649      	mov	r1, r9
 8000854:	f7ff fcdc 	bl	8000210 <__aeabi_uidivmod>
 8000858:	9a01      	ldr	r2, [sp, #4]
 800085a:	040b      	lsls	r3, r1, #16
 800085c:	4342      	muls	r2, r0
 800085e:	0c31      	lsrs	r1, r6, #16
 8000860:	0005      	movs	r5, r0
 8000862:	4319      	orrs	r1, r3
 8000864:	428a      	cmp	r2, r1
 8000866:	d907      	bls.n	8000878 <__aeabi_ddiv+0x374>
 8000868:	1909      	adds	r1, r1, r4
 800086a:	3d01      	subs	r5, #1
 800086c:	428c      	cmp	r4, r1
 800086e:	d803      	bhi.n	8000878 <__aeabi_ddiv+0x374>
 8000870:	428a      	cmp	r2, r1
 8000872:	d901      	bls.n	8000878 <__aeabi_ddiv+0x374>
 8000874:	1e85      	subs	r5, r0, #2
 8000876:	1909      	adds	r1, r1, r4
 8000878:	1a88      	subs	r0, r1, r2
 800087a:	4649      	mov	r1, r9
 800087c:	f7ff fcc8 	bl	8000210 <__aeabi_uidivmod>
 8000880:	0409      	lsls	r1, r1, #16
 8000882:	468c      	mov	ip, r1
 8000884:	0431      	lsls	r1, r6, #16
 8000886:	4666      	mov	r6, ip
 8000888:	9a01      	ldr	r2, [sp, #4]
 800088a:	0c09      	lsrs	r1, r1, #16
 800088c:	4342      	muls	r2, r0
 800088e:	0003      	movs	r3, r0
 8000890:	4331      	orrs	r1, r6
 8000892:	428a      	cmp	r2, r1
 8000894:	d907      	bls.n	80008a6 <__aeabi_ddiv+0x3a2>
 8000896:	1909      	adds	r1, r1, r4
 8000898:	3b01      	subs	r3, #1
 800089a:	428c      	cmp	r4, r1
 800089c:	d803      	bhi.n	80008a6 <__aeabi_ddiv+0x3a2>
 800089e:	428a      	cmp	r2, r1
 80008a0:	d901      	bls.n	80008a6 <__aeabi_ddiv+0x3a2>
 80008a2:	1e83      	subs	r3, r0, #2
 80008a4:	1909      	adds	r1, r1, r4
 80008a6:	9e03      	ldr	r6, [sp, #12]
 80008a8:	1a89      	subs	r1, r1, r2
 80008aa:	0032      	movs	r2, r6
 80008ac:	042d      	lsls	r5, r5, #16
 80008ae:	431d      	orrs	r5, r3
 80008b0:	9f02      	ldr	r7, [sp, #8]
 80008b2:	042b      	lsls	r3, r5, #16
 80008b4:	0c1b      	lsrs	r3, r3, #16
 80008b6:	435a      	muls	r2, r3
 80008b8:	437b      	muls	r3, r7
 80008ba:	469c      	mov	ip, r3
 80008bc:	0c28      	lsrs	r0, r5, #16
 80008be:	4346      	muls	r6, r0
 80008c0:	0c13      	lsrs	r3, r2, #16
 80008c2:	44b4      	add	ip, r6
 80008c4:	4463      	add	r3, ip
 80008c6:	4378      	muls	r0, r7
 80008c8:	429e      	cmp	r6, r3
 80008ca:	d903      	bls.n	80008d4 <__aeabi_ddiv+0x3d0>
 80008cc:	2680      	movs	r6, #128	; 0x80
 80008ce:	0276      	lsls	r6, r6, #9
 80008d0:	46b4      	mov	ip, r6
 80008d2:	4460      	add	r0, ip
 80008d4:	0c1e      	lsrs	r6, r3, #16
 80008d6:	0412      	lsls	r2, r2, #16
 80008d8:	041b      	lsls	r3, r3, #16
 80008da:	0c12      	lsrs	r2, r2, #16
 80008dc:	1830      	adds	r0, r6, r0
 80008de:	189b      	adds	r3, r3, r2
 80008e0:	4281      	cmp	r1, r0
 80008e2:	d306      	bcc.n	80008f2 <__aeabi_ddiv+0x3ee>
 80008e4:	d002      	beq.n	80008ec <__aeabi_ddiv+0x3e8>
 80008e6:	2301      	movs	r3, #1
 80008e8:	431d      	orrs	r5, r3
 80008ea:	e6ce      	b.n	800068a <__aeabi_ddiv+0x186>
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d100      	bne.n	80008f2 <__aeabi_ddiv+0x3ee>
 80008f0:	e6cb      	b.n	800068a <__aeabi_ddiv+0x186>
 80008f2:	1861      	adds	r1, r4, r1
 80008f4:	1e6e      	subs	r6, r5, #1
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	d200      	bcs.n	80008fc <__aeabi_ddiv+0x3f8>
 80008fa:	e0a4      	b.n	8000a46 <__aeabi_ddiv+0x542>
 80008fc:	4281      	cmp	r1, r0
 80008fe:	d200      	bcs.n	8000902 <__aeabi_ddiv+0x3fe>
 8000900:	e0c9      	b.n	8000a96 <__aeabi_ddiv+0x592>
 8000902:	d100      	bne.n	8000906 <__aeabi_ddiv+0x402>
 8000904:	e0d9      	b.n	8000aba <__aeabi_ddiv+0x5b6>
 8000906:	0035      	movs	r5, r6
 8000908:	e7ed      	b.n	80008e6 <__aeabi_ddiv+0x3e2>
 800090a:	2501      	movs	r5, #1
 800090c:	426d      	negs	r5, r5
 800090e:	2101      	movs	r1, #1
 8000910:	1a89      	subs	r1, r1, r2
 8000912:	2938      	cmp	r1, #56	; 0x38
 8000914:	dd00      	ble.n	8000918 <__aeabi_ddiv+0x414>
 8000916:	e64c      	b.n	80005b2 <__aeabi_ddiv+0xae>
 8000918:	291f      	cmp	r1, #31
 800091a:	dc00      	bgt.n	800091e <__aeabi_ddiv+0x41a>
 800091c:	e07f      	b.n	8000a1e <__aeabi_ddiv+0x51a>
 800091e:	231f      	movs	r3, #31
 8000920:	425b      	negs	r3, r3
 8000922:	1a9a      	subs	r2, r3, r2
 8000924:	4643      	mov	r3, r8
 8000926:	40d3      	lsrs	r3, r2
 8000928:	2920      	cmp	r1, #32
 800092a:	d004      	beq.n	8000936 <__aeabi_ddiv+0x432>
 800092c:	4644      	mov	r4, r8
 800092e:	4a65      	ldr	r2, [pc, #404]	; (8000ac4 <__aeabi_ddiv+0x5c0>)
 8000930:	445a      	add	r2, fp
 8000932:	4094      	lsls	r4, r2
 8000934:	4325      	orrs	r5, r4
 8000936:	1e6a      	subs	r2, r5, #1
 8000938:	4195      	sbcs	r5, r2
 800093a:	2207      	movs	r2, #7
 800093c:	432b      	orrs	r3, r5
 800093e:	0015      	movs	r5, r2
 8000940:	2400      	movs	r4, #0
 8000942:	401d      	ands	r5, r3
 8000944:	421a      	tst	r2, r3
 8000946:	d100      	bne.n	800094a <__aeabi_ddiv+0x446>
 8000948:	e0a1      	b.n	8000a8e <__aeabi_ddiv+0x58a>
 800094a:	220f      	movs	r2, #15
 800094c:	2400      	movs	r4, #0
 800094e:	401a      	ands	r2, r3
 8000950:	2a04      	cmp	r2, #4
 8000952:	d100      	bne.n	8000956 <__aeabi_ddiv+0x452>
 8000954:	e098      	b.n	8000a88 <__aeabi_ddiv+0x584>
 8000956:	1d1a      	adds	r2, r3, #4
 8000958:	429a      	cmp	r2, r3
 800095a:	419b      	sbcs	r3, r3
 800095c:	425b      	negs	r3, r3
 800095e:	18e4      	adds	r4, r4, r3
 8000960:	0013      	movs	r3, r2
 8000962:	0222      	lsls	r2, r4, #8
 8000964:	d400      	bmi.n	8000968 <__aeabi_ddiv+0x464>
 8000966:	e08f      	b.n	8000a88 <__aeabi_ddiv+0x584>
 8000968:	2301      	movs	r3, #1
 800096a:	2400      	movs	r4, #0
 800096c:	2500      	movs	r5, #0
 800096e:	e623      	b.n	80005b8 <__aeabi_ddiv+0xb4>
 8000970:	42b5      	cmp	r5, r6
 8000972:	d300      	bcc.n	8000976 <__aeabi_ddiv+0x472>
 8000974:	e764      	b.n	8000840 <__aeabi_ddiv+0x33c>
 8000976:	4643      	mov	r3, r8
 8000978:	1e5a      	subs	r2, r3, #1
 800097a:	9b00      	ldr	r3, [sp, #0]
 800097c:	469c      	mov	ip, r3
 800097e:	4465      	add	r5, ip
 8000980:	001f      	movs	r7, r3
 8000982:	429d      	cmp	r5, r3
 8000984:	419b      	sbcs	r3, r3
 8000986:	425b      	negs	r3, r3
 8000988:	191b      	adds	r3, r3, r4
 800098a:	18c9      	adds	r1, r1, r3
 800098c:	428c      	cmp	r4, r1
 800098e:	d23a      	bcs.n	8000a06 <__aeabi_ddiv+0x502>
 8000990:	4288      	cmp	r0, r1
 8000992:	d863      	bhi.n	8000a5c <__aeabi_ddiv+0x558>
 8000994:	d060      	beq.n	8000a58 <__aeabi_ddiv+0x554>
 8000996:	4690      	mov	r8, r2
 8000998:	e752      	b.n	8000840 <__aeabi_ddiv+0x33c>
 800099a:	42aa      	cmp	r2, r5
 800099c:	d900      	bls.n	80009a0 <__aeabi_ddiv+0x49c>
 800099e:	e6ea      	b.n	8000776 <__aeabi_ddiv+0x272>
 80009a0:	4643      	mov	r3, r8
 80009a2:	07de      	lsls	r6, r3, #31
 80009a4:	0858      	lsrs	r0, r3, #1
 80009a6:	086b      	lsrs	r3, r5, #1
 80009a8:	431e      	orrs	r6, r3
 80009aa:	07ed      	lsls	r5, r5, #31
 80009ac:	e6ea      	b.n	8000784 <__aeabi_ddiv+0x280>
 80009ae:	4648      	mov	r0, r9
 80009b0:	f000 fcde 	bl	8001370 <__clzsi2>
 80009b4:	0001      	movs	r1, r0
 80009b6:	0002      	movs	r2, r0
 80009b8:	3115      	adds	r1, #21
 80009ba:	3220      	adds	r2, #32
 80009bc:	291c      	cmp	r1, #28
 80009be:	dc00      	bgt.n	80009c2 <__aeabi_ddiv+0x4be>
 80009c0:	e61a      	b.n	80005f8 <__aeabi_ddiv+0xf4>
 80009c2:	464b      	mov	r3, r9
 80009c4:	3808      	subs	r0, #8
 80009c6:	4083      	lsls	r3, r0
 80009c8:	2500      	movs	r5, #0
 80009ca:	4698      	mov	r8, r3
 80009cc:	e620      	b.n	8000610 <__aeabi_ddiv+0x10c>
 80009ce:	f000 fccf 	bl	8001370 <__clzsi2>
 80009d2:	0003      	movs	r3, r0
 80009d4:	001a      	movs	r2, r3
 80009d6:	3215      	adds	r2, #21
 80009d8:	3020      	adds	r0, #32
 80009da:	2a1c      	cmp	r2, #28
 80009dc:	dc00      	bgt.n	80009e0 <__aeabi_ddiv+0x4dc>
 80009de:	e630      	b.n	8000642 <__aeabi_ddiv+0x13e>
 80009e0:	4654      	mov	r4, sl
 80009e2:	3b08      	subs	r3, #8
 80009e4:	2200      	movs	r2, #0
 80009e6:	409c      	lsls	r4, r3
 80009e8:	e635      	b.n	8000656 <__aeabi_ddiv+0x152>
 80009ea:	230f      	movs	r3, #15
 80009ec:	402b      	ands	r3, r5
 80009ee:	2b04      	cmp	r3, #4
 80009f0:	d100      	bne.n	80009f4 <__aeabi_ddiv+0x4f0>
 80009f2:	e652      	b.n	800069a <__aeabi_ddiv+0x196>
 80009f4:	2305      	movs	r3, #5
 80009f6:	425b      	negs	r3, r3
 80009f8:	42ab      	cmp	r3, r5
 80009fa:	419b      	sbcs	r3, r3
 80009fc:	3504      	adds	r5, #4
 80009fe:	425b      	negs	r3, r3
 8000a00:	08ed      	lsrs	r5, r5, #3
 8000a02:	4498      	add	r8, r3
 8000a04:	e64a      	b.n	800069c <__aeabi_ddiv+0x198>
 8000a06:	428c      	cmp	r4, r1
 8000a08:	d1c5      	bne.n	8000996 <__aeabi_ddiv+0x492>
 8000a0a:	42af      	cmp	r7, r5
 8000a0c:	d9c0      	bls.n	8000990 <__aeabi_ddiv+0x48c>
 8000a0e:	4690      	mov	r8, r2
 8000a10:	e716      	b.n	8000840 <__aeabi_ddiv+0x33c>
 8000a12:	428a      	cmp	r2, r1
 8000a14:	d800      	bhi.n	8000a18 <__aeabi_ddiv+0x514>
 8000a16:	e6ea      	b.n	80007ee <__aeabi_ddiv+0x2ea>
 8000a18:	1e83      	subs	r3, r0, #2
 8000a1a:	1909      	adds	r1, r1, r4
 8000a1c:	e6e7      	b.n	80007ee <__aeabi_ddiv+0x2ea>
 8000a1e:	4a2a      	ldr	r2, [pc, #168]	; (8000ac8 <__aeabi_ddiv+0x5c4>)
 8000a20:	0028      	movs	r0, r5
 8000a22:	445a      	add	r2, fp
 8000a24:	4643      	mov	r3, r8
 8000a26:	4095      	lsls	r5, r2
 8000a28:	4093      	lsls	r3, r2
 8000a2a:	40c8      	lsrs	r0, r1
 8000a2c:	1e6a      	subs	r2, r5, #1
 8000a2e:	4195      	sbcs	r5, r2
 8000a30:	4644      	mov	r4, r8
 8000a32:	4303      	orrs	r3, r0
 8000a34:	432b      	orrs	r3, r5
 8000a36:	40cc      	lsrs	r4, r1
 8000a38:	075a      	lsls	r2, r3, #29
 8000a3a:	d092      	beq.n	8000962 <__aeabi_ddiv+0x45e>
 8000a3c:	220f      	movs	r2, #15
 8000a3e:	401a      	ands	r2, r3
 8000a40:	2a04      	cmp	r2, #4
 8000a42:	d188      	bne.n	8000956 <__aeabi_ddiv+0x452>
 8000a44:	e78d      	b.n	8000962 <__aeabi_ddiv+0x45e>
 8000a46:	0035      	movs	r5, r6
 8000a48:	4281      	cmp	r1, r0
 8000a4a:	d000      	beq.n	8000a4e <__aeabi_ddiv+0x54a>
 8000a4c:	e74b      	b.n	80008e6 <__aeabi_ddiv+0x3e2>
 8000a4e:	9a00      	ldr	r2, [sp, #0]
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d000      	beq.n	8000a56 <__aeabi_ddiv+0x552>
 8000a54:	e747      	b.n	80008e6 <__aeabi_ddiv+0x3e2>
 8000a56:	e618      	b.n	800068a <__aeabi_ddiv+0x186>
 8000a58:	42ae      	cmp	r6, r5
 8000a5a:	d99c      	bls.n	8000996 <__aeabi_ddiv+0x492>
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	425b      	negs	r3, r3
 8000a60:	469c      	mov	ip, r3
 8000a62:	9b00      	ldr	r3, [sp, #0]
 8000a64:	44e0      	add	r8, ip
 8000a66:	469c      	mov	ip, r3
 8000a68:	4465      	add	r5, ip
 8000a6a:	429d      	cmp	r5, r3
 8000a6c:	419b      	sbcs	r3, r3
 8000a6e:	425b      	negs	r3, r3
 8000a70:	191b      	adds	r3, r3, r4
 8000a72:	18c9      	adds	r1, r1, r3
 8000a74:	e6e4      	b.n	8000840 <__aeabi_ddiv+0x33c>
 8000a76:	4a15      	ldr	r2, [pc, #84]	; (8000acc <__aeabi_ddiv+0x5c8>)
 8000a78:	445a      	add	r2, fp
 8000a7a:	2a00      	cmp	r2, #0
 8000a7c:	dc00      	bgt.n	8000a80 <__aeabi_ddiv+0x57c>
 8000a7e:	e744      	b.n	800090a <__aeabi_ddiv+0x406>
 8000a80:	2301      	movs	r3, #1
 8000a82:	2500      	movs	r5, #0
 8000a84:	4498      	add	r8, r3
 8000a86:	e609      	b.n	800069c <__aeabi_ddiv+0x198>
 8000a88:	0765      	lsls	r5, r4, #29
 8000a8a:	0264      	lsls	r4, r4, #9
 8000a8c:	0b24      	lsrs	r4, r4, #12
 8000a8e:	08db      	lsrs	r3, r3, #3
 8000a90:	431d      	orrs	r5, r3
 8000a92:	2300      	movs	r3, #0
 8000a94:	e590      	b.n	80005b8 <__aeabi_ddiv+0xb4>
 8000a96:	9e00      	ldr	r6, [sp, #0]
 8000a98:	3d02      	subs	r5, #2
 8000a9a:	0072      	lsls	r2, r6, #1
 8000a9c:	42b2      	cmp	r2, r6
 8000a9e:	41bf      	sbcs	r7, r7
 8000aa0:	427f      	negs	r7, r7
 8000aa2:	193c      	adds	r4, r7, r4
 8000aa4:	1909      	adds	r1, r1, r4
 8000aa6:	9200      	str	r2, [sp, #0]
 8000aa8:	e7ce      	b.n	8000a48 <__aeabi_ddiv+0x544>
 8000aaa:	2480      	movs	r4, #128	; 0x80
 8000aac:	4643      	mov	r3, r8
 8000aae:	0324      	lsls	r4, r4, #12
 8000ab0:	431c      	orrs	r4, r3
 8000ab2:	0324      	lsls	r4, r4, #12
 8000ab4:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <__aeabi_ddiv+0x5cc>)
 8000ab6:	0b24      	lsrs	r4, r4, #12
 8000ab8:	e57e      	b.n	80005b8 <__aeabi_ddiv+0xb4>
 8000aba:	9a00      	ldr	r2, [sp, #0]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	d3ea      	bcc.n	8000a96 <__aeabi_ddiv+0x592>
 8000ac0:	0035      	movs	r5, r6
 8000ac2:	e7c4      	b.n	8000a4e <__aeabi_ddiv+0x54a>
 8000ac4:	0000043e 	.word	0x0000043e
 8000ac8:	0000041e 	.word	0x0000041e
 8000acc:	000003ff 	.word	0x000003ff
 8000ad0:	000007ff 	.word	0x000007ff

08000ad4 <__aeabi_dsub>:
 8000ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ad6:	4657      	mov	r7, sl
 8000ad8:	464e      	mov	r6, r9
 8000ada:	4645      	mov	r5, r8
 8000adc:	46de      	mov	lr, fp
 8000ade:	0004      	movs	r4, r0
 8000ae0:	b5e0      	push	{r5, r6, r7, lr}
 8000ae2:	001f      	movs	r7, r3
 8000ae4:	0010      	movs	r0, r2
 8000ae6:	030b      	lsls	r3, r1, #12
 8000ae8:	0f62      	lsrs	r2, r4, #29
 8000aea:	004e      	lsls	r6, r1, #1
 8000aec:	0fcd      	lsrs	r5, r1, #31
 8000aee:	0a5b      	lsrs	r3, r3, #9
 8000af0:	0339      	lsls	r1, r7, #12
 8000af2:	4313      	orrs	r3, r2
 8000af4:	0a49      	lsrs	r1, r1, #9
 8000af6:	00e2      	lsls	r2, r4, #3
 8000af8:	0f44      	lsrs	r4, r0, #29
 8000afa:	4321      	orrs	r1, r4
 8000afc:	4cc2      	ldr	r4, [pc, #776]	; (8000e08 <__aeabi_dsub+0x334>)
 8000afe:	4691      	mov	r9, r2
 8000b00:	4692      	mov	sl, r2
 8000b02:	00c0      	lsls	r0, r0, #3
 8000b04:	007a      	lsls	r2, r7, #1
 8000b06:	4680      	mov	r8, r0
 8000b08:	0d76      	lsrs	r6, r6, #21
 8000b0a:	0d52      	lsrs	r2, r2, #21
 8000b0c:	0fff      	lsrs	r7, r7, #31
 8000b0e:	42a2      	cmp	r2, r4
 8000b10:	d100      	bne.n	8000b14 <__aeabi_dsub+0x40>
 8000b12:	e0b4      	b.n	8000c7e <__aeabi_dsub+0x1aa>
 8000b14:	2401      	movs	r4, #1
 8000b16:	4067      	eors	r7, r4
 8000b18:	46bb      	mov	fp, r7
 8000b1a:	42bd      	cmp	r5, r7
 8000b1c:	d100      	bne.n	8000b20 <__aeabi_dsub+0x4c>
 8000b1e:	e088      	b.n	8000c32 <__aeabi_dsub+0x15e>
 8000b20:	1ab4      	subs	r4, r6, r2
 8000b22:	46a4      	mov	ip, r4
 8000b24:	2c00      	cmp	r4, #0
 8000b26:	dc00      	bgt.n	8000b2a <__aeabi_dsub+0x56>
 8000b28:	e0b2      	b.n	8000c90 <__aeabi_dsub+0x1bc>
 8000b2a:	2a00      	cmp	r2, #0
 8000b2c:	d100      	bne.n	8000b30 <__aeabi_dsub+0x5c>
 8000b2e:	e0c5      	b.n	8000cbc <__aeabi_dsub+0x1e8>
 8000b30:	4ab5      	ldr	r2, [pc, #724]	; (8000e08 <__aeabi_dsub+0x334>)
 8000b32:	4296      	cmp	r6, r2
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dsub+0x64>
 8000b36:	e28b      	b.n	8001050 <__aeabi_dsub+0x57c>
 8000b38:	2280      	movs	r2, #128	; 0x80
 8000b3a:	0412      	lsls	r2, r2, #16
 8000b3c:	4311      	orrs	r1, r2
 8000b3e:	4662      	mov	r2, ip
 8000b40:	2a38      	cmp	r2, #56	; 0x38
 8000b42:	dd00      	ble.n	8000b46 <__aeabi_dsub+0x72>
 8000b44:	e1a1      	b.n	8000e8a <__aeabi_dsub+0x3b6>
 8000b46:	2a1f      	cmp	r2, #31
 8000b48:	dd00      	ble.n	8000b4c <__aeabi_dsub+0x78>
 8000b4a:	e216      	b.n	8000f7a <__aeabi_dsub+0x4a6>
 8000b4c:	2720      	movs	r7, #32
 8000b4e:	000c      	movs	r4, r1
 8000b50:	1abf      	subs	r7, r7, r2
 8000b52:	40bc      	lsls	r4, r7
 8000b54:	0002      	movs	r2, r0
 8000b56:	46a0      	mov	r8, r4
 8000b58:	4664      	mov	r4, ip
 8000b5a:	40b8      	lsls	r0, r7
 8000b5c:	40e2      	lsrs	r2, r4
 8000b5e:	4644      	mov	r4, r8
 8000b60:	4314      	orrs	r4, r2
 8000b62:	0002      	movs	r2, r0
 8000b64:	1e50      	subs	r0, r2, #1
 8000b66:	4182      	sbcs	r2, r0
 8000b68:	4660      	mov	r0, ip
 8000b6a:	40c1      	lsrs	r1, r0
 8000b6c:	4322      	orrs	r2, r4
 8000b6e:	1a5b      	subs	r3, r3, r1
 8000b70:	4649      	mov	r1, r9
 8000b72:	1a8c      	subs	r4, r1, r2
 8000b74:	45a1      	cmp	r9, r4
 8000b76:	4192      	sbcs	r2, r2
 8000b78:	4252      	negs	r2, r2
 8000b7a:	1a9b      	subs	r3, r3, r2
 8000b7c:	4698      	mov	r8, r3
 8000b7e:	4643      	mov	r3, r8
 8000b80:	021b      	lsls	r3, r3, #8
 8000b82:	d400      	bmi.n	8000b86 <__aeabi_dsub+0xb2>
 8000b84:	e117      	b.n	8000db6 <__aeabi_dsub+0x2e2>
 8000b86:	4643      	mov	r3, r8
 8000b88:	025b      	lsls	r3, r3, #9
 8000b8a:	0a5b      	lsrs	r3, r3, #9
 8000b8c:	4698      	mov	r8, r3
 8000b8e:	4643      	mov	r3, r8
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d100      	bne.n	8000b96 <__aeabi_dsub+0xc2>
 8000b94:	e16c      	b.n	8000e70 <__aeabi_dsub+0x39c>
 8000b96:	4640      	mov	r0, r8
 8000b98:	f000 fbea 	bl	8001370 <__clzsi2>
 8000b9c:	0002      	movs	r2, r0
 8000b9e:	3a08      	subs	r2, #8
 8000ba0:	2120      	movs	r1, #32
 8000ba2:	0020      	movs	r0, r4
 8000ba4:	4643      	mov	r3, r8
 8000ba6:	1a89      	subs	r1, r1, r2
 8000ba8:	4093      	lsls	r3, r2
 8000baa:	40c8      	lsrs	r0, r1
 8000bac:	4094      	lsls	r4, r2
 8000bae:	4303      	orrs	r3, r0
 8000bb0:	4296      	cmp	r6, r2
 8000bb2:	dd00      	ble.n	8000bb6 <__aeabi_dsub+0xe2>
 8000bb4:	e157      	b.n	8000e66 <__aeabi_dsub+0x392>
 8000bb6:	1b96      	subs	r6, r2, r6
 8000bb8:	1c71      	adds	r1, r6, #1
 8000bba:	291f      	cmp	r1, #31
 8000bbc:	dd00      	ble.n	8000bc0 <__aeabi_dsub+0xec>
 8000bbe:	e1cb      	b.n	8000f58 <__aeabi_dsub+0x484>
 8000bc0:	2220      	movs	r2, #32
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	0026      	movs	r6, r4
 8000bc6:	1a52      	subs	r2, r2, r1
 8000bc8:	4094      	lsls	r4, r2
 8000bca:	4090      	lsls	r0, r2
 8000bcc:	40ce      	lsrs	r6, r1
 8000bce:	40cb      	lsrs	r3, r1
 8000bd0:	1e62      	subs	r2, r4, #1
 8000bd2:	4194      	sbcs	r4, r2
 8000bd4:	4330      	orrs	r0, r6
 8000bd6:	4698      	mov	r8, r3
 8000bd8:	2600      	movs	r6, #0
 8000bda:	4304      	orrs	r4, r0
 8000bdc:	0763      	lsls	r3, r4, #29
 8000bde:	d009      	beq.n	8000bf4 <__aeabi_dsub+0x120>
 8000be0:	230f      	movs	r3, #15
 8000be2:	4023      	ands	r3, r4
 8000be4:	2b04      	cmp	r3, #4
 8000be6:	d005      	beq.n	8000bf4 <__aeabi_dsub+0x120>
 8000be8:	1d23      	adds	r3, r4, #4
 8000bea:	42a3      	cmp	r3, r4
 8000bec:	41a4      	sbcs	r4, r4
 8000bee:	4264      	negs	r4, r4
 8000bf0:	44a0      	add	r8, r4
 8000bf2:	001c      	movs	r4, r3
 8000bf4:	4643      	mov	r3, r8
 8000bf6:	021b      	lsls	r3, r3, #8
 8000bf8:	d400      	bmi.n	8000bfc <__aeabi_dsub+0x128>
 8000bfa:	e0df      	b.n	8000dbc <__aeabi_dsub+0x2e8>
 8000bfc:	4b82      	ldr	r3, [pc, #520]	; (8000e08 <__aeabi_dsub+0x334>)
 8000bfe:	3601      	adds	r6, #1
 8000c00:	429e      	cmp	r6, r3
 8000c02:	d100      	bne.n	8000c06 <__aeabi_dsub+0x132>
 8000c04:	e0fb      	b.n	8000dfe <__aeabi_dsub+0x32a>
 8000c06:	4642      	mov	r2, r8
 8000c08:	4b80      	ldr	r3, [pc, #512]	; (8000e0c <__aeabi_dsub+0x338>)
 8000c0a:	08e4      	lsrs	r4, r4, #3
 8000c0c:	401a      	ands	r2, r3
 8000c0e:	0013      	movs	r3, r2
 8000c10:	0571      	lsls	r1, r6, #21
 8000c12:	0752      	lsls	r2, r2, #29
 8000c14:	025b      	lsls	r3, r3, #9
 8000c16:	4322      	orrs	r2, r4
 8000c18:	0b1b      	lsrs	r3, r3, #12
 8000c1a:	0d49      	lsrs	r1, r1, #21
 8000c1c:	0509      	lsls	r1, r1, #20
 8000c1e:	07ed      	lsls	r5, r5, #31
 8000c20:	4319      	orrs	r1, r3
 8000c22:	4329      	orrs	r1, r5
 8000c24:	0010      	movs	r0, r2
 8000c26:	bcf0      	pop	{r4, r5, r6, r7}
 8000c28:	46bb      	mov	fp, r7
 8000c2a:	46b2      	mov	sl, r6
 8000c2c:	46a9      	mov	r9, r5
 8000c2e:	46a0      	mov	r8, r4
 8000c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c32:	1ab4      	subs	r4, r6, r2
 8000c34:	46a4      	mov	ip, r4
 8000c36:	2c00      	cmp	r4, #0
 8000c38:	dd58      	ble.n	8000cec <__aeabi_dsub+0x218>
 8000c3a:	2a00      	cmp	r2, #0
 8000c3c:	d100      	bne.n	8000c40 <__aeabi_dsub+0x16c>
 8000c3e:	e09e      	b.n	8000d7e <__aeabi_dsub+0x2aa>
 8000c40:	4a71      	ldr	r2, [pc, #452]	; (8000e08 <__aeabi_dsub+0x334>)
 8000c42:	4296      	cmp	r6, r2
 8000c44:	d100      	bne.n	8000c48 <__aeabi_dsub+0x174>
 8000c46:	e13b      	b.n	8000ec0 <__aeabi_dsub+0x3ec>
 8000c48:	2280      	movs	r2, #128	; 0x80
 8000c4a:	0412      	lsls	r2, r2, #16
 8000c4c:	4311      	orrs	r1, r2
 8000c4e:	4662      	mov	r2, ip
 8000c50:	2a38      	cmp	r2, #56	; 0x38
 8000c52:	dd00      	ble.n	8000c56 <__aeabi_dsub+0x182>
 8000c54:	e0c1      	b.n	8000dda <__aeabi_dsub+0x306>
 8000c56:	2a1f      	cmp	r2, #31
 8000c58:	dc00      	bgt.n	8000c5c <__aeabi_dsub+0x188>
 8000c5a:	e1bb      	b.n	8000fd4 <__aeabi_dsub+0x500>
 8000c5c:	000c      	movs	r4, r1
 8000c5e:	3a20      	subs	r2, #32
 8000c60:	40d4      	lsrs	r4, r2
 8000c62:	0022      	movs	r2, r4
 8000c64:	4664      	mov	r4, ip
 8000c66:	2c20      	cmp	r4, #32
 8000c68:	d004      	beq.n	8000c74 <__aeabi_dsub+0x1a0>
 8000c6a:	2740      	movs	r7, #64	; 0x40
 8000c6c:	1b3f      	subs	r7, r7, r4
 8000c6e:	40b9      	lsls	r1, r7
 8000c70:	4308      	orrs	r0, r1
 8000c72:	4680      	mov	r8, r0
 8000c74:	4644      	mov	r4, r8
 8000c76:	1e61      	subs	r1, r4, #1
 8000c78:	418c      	sbcs	r4, r1
 8000c7a:	4314      	orrs	r4, r2
 8000c7c:	e0b1      	b.n	8000de2 <__aeabi_dsub+0x30e>
 8000c7e:	000c      	movs	r4, r1
 8000c80:	4304      	orrs	r4, r0
 8000c82:	d02a      	beq.n	8000cda <__aeabi_dsub+0x206>
 8000c84:	46bb      	mov	fp, r7
 8000c86:	42bd      	cmp	r5, r7
 8000c88:	d02d      	beq.n	8000ce6 <__aeabi_dsub+0x212>
 8000c8a:	4c61      	ldr	r4, [pc, #388]	; (8000e10 <__aeabi_dsub+0x33c>)
 8000c8c:	46a4      	mov	ip, r4
 8000c8e:	44b4      	add	ip, r6
 8000c90:	4664      	mov	r4, ip
 8000c92:	2c00      	cmp	r4, #0
 8000c94:	d05c      	beq.n	8000d50 <__aeabi_dsub+0x27c>
 8000c96:	1b94      	subs	r4, r2, r6
 8000c98:	46a4      	mov	ip, r4
 8000c9a:	2e00      	cmp	r6, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dsub+0x1cc>
 8000c9e:	e115      	b.n	8000ecc <__aeabi_dsub+0x3f8>
 8000ca0:	464d      	mov	r5, r9
 8000ca2:	431d      	orrs	r5, r3
 8000ca4:	d100      	bne.n	8000ca8 <__aeabi_dsub+0x1d4>
 8000ca6:	e1c3      	b.n	8001030 <__aeabi_dsub+0x55c>
 8000ca8:	1e65      	subs	r5, r4, #1
 8000caa:	2c01      	cmp	r4, #1
 8000cac:	d100      	bne.n	8000cb0 <__aeabi_dsub+0x1dc>
 8000cae:	e20c      	b.n	80010ca <__aeabi_dsub+0x5f6>
 8000cb0:	4e55      	ldr	r6, [pc, #340]	; (8000e08 <__aeabi_dsub+0x334>)
 8000cb2:	42b4      	cmp	r4, r6
 8000cb4:	d100      	bne.n	8000cb8 <__aeabi_dsub+0x1e4>
 8000cb6:	e1f8      	b.n	80010aa <__aeabi_dsub+0x5d6>
 8000cb8:	46ac      	mov	ip, r5
 8000cba:	e10e      	b.n	8000eda <__aeabi_dsub+0x406>
 8000cbc:	000a      	movs	r2, r1
 8000cbe:	4302      	orrs	r2, r0
 8000cc0:	d100      	bne.n	8000cc4 <__aeabi_dsub+0x1f0>
 8000cc2:	e136      	b.n	8000f32 <__aeabi_dsub+0x45e>
 8000cc4:	0022      	movs	r2, r4
 8000cc6:	3a01      	subs	r2, #1
 8000cc8:	2c01      	cmp	r4, #1
 8000cca:	d100      	bne.n	8000cce <__aeabi_dsub+0x1fa>
 8000ccc:	e1c6      	b.n	800105c <__aeabi_dsub+0x588>
 8000cce:	4c4e      	ldr	r4, [pc, #312]	; (8000e08 <__aeabi_dsub+0x334>)
 8000cd0:	45a4      	cmp	ip, r4
 8000cd2:	d100      	bne.n	8000cd6 <__aeabi_dsub+0x202>
 8000cd4:	e0f4      	b.n	8000ec0 <__aeabi_dsub+0x3ec>
 8000cd6:	4694      	mov	ip, r2
 8000cd8:	e731      	b.n	8000b3e <__aeabi_dsub+0x6a>
 8000cda:	2401      	movs	r4, #1
 8000cdc:	4067      	eors	r7, r4
 8000cde:	46bb      	mov	fp, r7
 8000ce0:	42bd      	cmp	r5, r7
 8000ce2:	d000      	beq.n	8000ce6 <__aeabi_dsub+0x212>
 8000ce4:	e71c      	b.n	8000b20 <__aeabi_dsub+0x4c>
 8000ce6:	4c4a      	ldr	r4, [pc, #296]	; (8000e10 <__aeabi_dsub+0x33c>)
 8000ce8:	46a4      	mov	ip, r4
 8000cea:	44b4      	add	ip, r6
 8000cec:	4664      	mov	r4, ip
 8000cee:	2c00      	cmp	r4, #0
 8000cf0:	d100      	bne.n	8000cf4 <__aeabi_dsub+0x220>
 8000cf2:	e0cf      	b.n	8000e94 <__aeabi_dsub+0x3c0>
 8000cf4:	1b94      	subs	r4, r2, r6
 8000cf6:	46a4      	mov	ip, r4
 8000cf8:	2e00      	cmp	r6, #0
 8000cfa:	d100      	bne.n	8000cfe <__aeabi_dsub+0x22a>
 8000cfc:	e15c      	b.n	8000fb8 <__aeabi_dsub+0x4e4>
 8000cfe:	4e42      	ldr	r6, [pc, #264]	; (8000e08 <__aeabi_dsub+0x334>)
 8000d00:	42b2      	cmp	r2, r6
 8000d02:	d100      	bne.n	8000d06 <__aeabi_dsub+0x232>
 8000d04:	e1ec      	b.n	80010e0 <__aeabi_dsub+0x60c>
 8000d06:	2680      	movs	r6, #128	; 0x80
 8000d08:	0436      	lsls	r6, r6, #16
 8000d0a:	4333      	orrs	r3, r6
 8000d0c:	4664      	mov	r4, ip
 8000d0e:	2c38      	cmp	r4, #56	; 0x38
 8000d10:	dd00      	ble.n	8000d14 <__aeabi_dsub+0x240>
 8000d12:	e1b3      	b.n	800107c <__aeabi_dsub+0x5a8>
 8000d14:	2c1f      	cmp	r4, #31
 8000d16:	dd00      	ble.n	8000d1a <__aeabi_dsub+0x246>
 8000d18:	e238      	b.n	800118c <__aeabi_dsub+0x6b8>
 8000d1a:	2620      	movs	r6, #32
 8000d1c:	1b36      	subs	r6, r6, r4
 8000d1e:	001c      	movs	r4, r3
 8000d20:	40b4      	lsls	r4, r6
 8000d22:	464f      	mov	r7, r9
 8000d24:	46a0      	mov	r8, r4
 8000d26:	4664      	mov	r4, ip
 8000d28:	40e7      	lsrs	r7, r4
 8000d2a:	4644      	mov	r4, r8
 8000d2c:	433c      	orrs	r4, r7
 8000d2e:	464f      	mov	r7, r9
 8000d30:	40b7      	lsls	r7, r6
 8000d32:	003e      	movs	r6, r7
 8000d34:	1e77      	subs	r7, r6, #1
 8000d36:	41be      	sbcs	r6, r7
 8000d38:	4334      	orrs	r4, r6
 8000d3a:	4666      	mov	r6, ip
 8000d3c:	40f3      	lsrs	r3, r6
 8000d3e:	18c9      	adds	r1, r1, r3
 8000d40:	1824      	adds	r4, r4, r0
 8000d42:	4284      	cmp	r4, r0
 8000d44:	419b      	sbcs	r3, r3
 8000d46:	425b      	negs	r3, r3
 8000d48:	4698      	mov	r8, r3
 8000d4a:	0016      	movs	r6, r2
 8000d4c:	4488      	add	r8, r1
 8000d4e:	e04e      	b.n	8000dee <__aeabi_dsub+0x31a>
 8000d50:	4a30      	ldr	r2, [pc, #192]	; (8000e14 <__aeabi_dsub+0x340>)
 8000d52:	1c74      	adds	r4, r6, #1
 8000d54:	4214      	tst	r4, r2
 8000d56:	d000      	beq.n	8000d5a <__aeabi_dsub+0x286>
 8000d58:	e0d6      	b.n	8000f08 <__aeabi_dsub+0x434>
 8000d5a:	464a      	mov	r2, r9
 8000d5c:	431a      	orrs	r2, r3
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	d000      	beq.n	8000d64 <__aeabi_dsub+0x290>
 8000d62:	e15b      	b.n	800101c <__aeabi_dsub+0x548>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	d100      	bne.n	8000d6a <__aeabi_dsub+0x296>
 8000d68:	e1a5      	b.n	80010b6 <__aeabi_dsub+0x5e2>
 8000d6a:	000a      	movs	r2, r1
 8000d6c:	4302      	orrs	r2, r0
 8000d6e:	d000      	beq.n	8000d72 <__aeabi_dsub+0x29e>
 8000d70:	e1bb      	b.n	80010ea <__aeabi_dsub+0x616>
 8000d72:	464a      	mov	r2, r9
 8000d74:	0759      	lsls	r1, r3, #29
 8000d76:	08d2      	lsrs	r2, r2, #3
 8000d78:	430a      	orrs	r2, r1
 8000d7a:	08db      	lsrs	r3, r3, #3
 8000d7c:	e027      	b.n	8000dce <__aeabi_dsub+0x2fa>
 8000d7e:	000a      	movs	r2, r1
 8000d80:	4302      	orrs	r2, r0
 8000d82:	d100      	bne.n	8000d86 <__aeabi_dsub+0x2b2>
 8000d84:	e174      	b.n	8001070 <__aeabi_dsub+0x59c>
 8000d86:	0022      	movs	r2, r4
 8000d88:	3a01      	subs	r2, #1
 8000d8a:	2c01      	cmp	r4, #1
 8000d8c:	d005      	beq.n	8000d9a <__aeabi_dsub+0x2c6>
 8000d8e:	4c1e      	ldr	r4, [pc, #120]	; (8000e08 <__aeabi_dsub+0x334>)
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d100      	bne.n	8000d96 <__aeabi_dsub+0x2c2>
 8000d94:	e094      	b.n	8000ec0 <__aeabi_dsub+0x3ec>
 8000d96:	4694      	mov	ip, r2
 8000d98:	e759      	b.n	8000c4e <__aeabi_dsub+0x17a>
 8000d9a:	4448      	add	r0, r9
 8000d9c:	4548      	cmp	r0, r9
 8000d9e:	4192      	sbcs	r2, r2
 8000da0:	185b      	adds	r3, r3, r1
 8000da2:	4698      	mov	r8, r3
 8000da4:	0004      	movs	r4, r0
 8000da6:	4252      	negs	r2, r2
 8000da8:	4490      	add	r8, r2
 8000daa:	4643      	mov	r3, r8
 8000dac:	2602      	movs	r6, #2
 8000dae:	021b      	lsls	r3, r3, #8
 8000db0:	d500      	bpl.n	8000db4 <__aeabi_dsub+0x2e0>
 8000db2:	e0c4      	b.n	8000f3e <__aeabi_dsub+0x46a>
 8000db4:	3e01      	subs	r6, #1
 8000db6:	0763      	lsls	r3, r4, #29
 8000db8:	d000      	beq.n	8000dbc <__aeabi_dsub+0x2e8>
 8000dba:	e711      	b.n	8000be0 <__aeabi_dsub+0x10c>
 8000dbc:	4643      	mov	r3, r8
 8000dbe:	46b4      	mov	ip, r6
 8000dc0:	0759      	lsls	r1, r3, #29
 8000dc2:	08e2      	lsrs	r2, r4, #3
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	08db      	lsrs	r3, r3, #3
 8000dc8:	490f      	ldr	r1, [pc, #60]	; (8000e08 <__aeabi_dsub+0x334>)
 8000dca:	458c      	cmp	ip, r1
 8000dcc:	d040      	beq.n	8000e50 <__aeabi_dsub+0x37c>
 8000dce:	4661      	mov	r1, ip
 8000dd0:	031b      	lsls	r3, r3, #12
 8000dd2:	0549      	lsls	r1, r1, #21
 8000dd4:	0b1b      	lsrs	r3, r3, #12
 8000dd6:	0d49      	lsrs	r1, r1, #21
 8000dd8:	e720      	b.n	8000c1c <__aeabi_dsub+0x148>
 8000dda:	4301      	orrs	r1, r0
 8000ddc:	000c      	movs	r4, r1
 8000dde:	1e61      	subs	r1, r4, #1
 8000de0:	418c      	sbcs	r4, r1
 8000de2:	444c      	add	r4, r9
 8000de4:	454c      	cmp	r4, r9
 8000de6:	4192      	sbcs	r2, r2
 8000de8:	4252      	negs	r2, r2
 8000dea:	4690      	mov	r8, r2
 8000dec:	4498      	add	r8, r3
 8000dee:	4643      	mov	r3, r8
 8000df0:	021b      	lsls	r3, r3, #8
 8000df2:	d5e0      	bpl.n	8000db6 <__aeabi_dsub+0x2e2>
 8000df4:	4b04      	ldr	r3, [pc, #16]	; (8000e08 <__aeabi_dsub+0x334>)
 8000df6:	3601      	adds	r6, #1
 8000df8:	429e      	cmp	r6, r3
 8000dfa:	d000      	beq.n	8000dfe <__aeabi_dsub+0x32a>
 8000dfc:	e09f      	b.n	8000f3e <__aeabi_dsub+0x46a>
 8000dfe:	0031      	movs	r1, r6
 8000e00:	2300      	movs	r3, #0
 8000e02:	2200      	movs	r2, #0
 8000e04:	e70a      	b.n	8000c1c <__aeabi_dsub+0x148>
 8000e06:	46c0      	nop			; (mov r8, r8)
 8000e08:	000007ff 	.word	0x000007ff
 8000e0c:	ff7fffff 	.word	0xff7fffff
 8000e10:	fffff801 	.word	0xfffff801
 8000e14:	000007fe 	.word	0x000007fe
 8000e18:	2a00      	cmp	r2, #0
 8000e1a:	d100      	bne.n	8000e1e <__aeabi_dsub+0x34a>
 8000e1c:	e160      	b.n	80010e0 <__aeabi_dsub+0x60c>
 8000e1e:	000a      	movs	r2, r1
 8000e20:	4302      	orrs	r2, r0
 8000e22:	d04d      	beq.n	8000ec0 <__aeabi_dsub+0x3ec>
 8000e24:	464a      	mov	r2, r9
 8000e26:	075c      	lsls	r4, r3, #29
 8000e28:	08d2      	lsrs	r2, r2, #3
 8000e2a:	4322      	orrs	r2, r4
 8000e2c:	2480      	movs	r4, #128	; 0x80
 8000e2e:	08db      	lsrs	r3, r3, #3
 8000e30:	0324      	lsls	r4, r4, #12
 8000e32:	4223      	tst	r3, r4
 8000e34:	d007      	beq.n	8000e46 <__aeabi_dsub+0x372>
 8000e36:	08ce      	lsrs	r6, r1, #3
 8000e38:	4226      	tst	r6, r4
 8000e3a:	d104      	bne.n	8000e46 <__aeabi_dsub+0x372>
 8000e3c:	465d      	mov	r5, fp
 8000e3e:	0033      	movs	r3, r6
 8000e40:	08c2      	lsrs	r2, r0, #3
 8000e42:	0749      	lsls	r1, r1, #29
 8000e44:	430a      	orrs	r2, r1
 8000e46:	0f51      	lsrs	r1, r2, #29
 8000e48:	00d2      	lsls	r2, r2, #3
 8000e4a:	08d2      	lsrs	r2, r2, #3
 8000e4c:	0749      	lsls	r1, r1, #29
 8000e4e:	430a      	orrs	r2, r1
 8000e50:	0011      	movs	r1, r2
 8000e52:	4319      	orrs	r1, r3
 8000e54:	d100      	bne.n	8000e58 <__aeabi_dsub+0x384>
 8000e56:	e1c8      	b.n	80011ea <__aeabi_dsub+0x716>
 8000e58:	2180      	movs	r1, #128	; 0x80
 8000e5a:	0309      	lsls	r1, r1, #12
 8000e5c:	430b      	orrs	r3, r1
 8000e5e:	031b      	lsls	r3, r3, #12
 8000e60:	49d5      	ldr	r1, [pc, #852]	; (80011b8 <__aeabi_dsub+0x6e4>)
 8000e62:	0b1b      	lsrs	r3, r3, #12
 8000e64:	e6da      	b.n	8000c1c <__aeabi_dsub+0x148>
 8000e66:	49d5      	ldr	r1, [pc, #852]	; (80011bc <__aeabi_dsub+0x6e8>)
 8000e68:	1ab6      	subs	r6, r6, r2
 8000e6a:	400b      	ands	r3, r1
 8000e6c:	4698      	mov	r8, r3
 8000e6e:	e6b5      	b.n	8000bdc <__aeabi_dsub+0x108>
 8000e70:	0020      	movs	r0, r4
 8000e72:	f000 fa7d 	bl	8001370 <__clzsi2>
 8000e76:	0002      	movs	r2, r0
 8000e78:	3218      	adds	r2, #24
 8000e7a:	2a1f      	cmp	r2, #31
 8000e7c:	dc00      	bgt.n	8000e80 <__aeabi_dsub+0x3ac>
 8000e7e:	e68f      	b.n	8000ba0 <__aeabi_dsub+0xcc>
 8000e80:	0023      	movs	r3, r4
 8000e82:	3808      	subs	r0, #8
 8000e84:	4083      	lsls	r3, r0
 8000e86:	2400      	movs	r4, #0
 8000e88:	e692      	b.n	8000bb0 <__aeabi_dsub+0xdc>
 8000e8a:	4308      	orrs	r0, r1
 8000e8c:	0002      	movs	r2, r0
 8000e8e:	1e50      	subs	r0, r2, #1
 8000e90:	4182      	sbcs	r2, r0
 8000e92:	e66d      	b.n	8000b70 <__aeabi_dsub+0x9c>
 8000e94:	4cca      	ldr	r4, [pc, #808]	; (80011c0 <__aeabi_dsub+0x6ec>)
 8000e96:	1c72      	adds	r2, r6, #1
 8000e98:	4222      	tst	r2, r4
 8000e9a:	d000      	beq.n	8000e9e <__aeabi_dsub+0x3ca>
 8000e9c:	e0ad      	b.n	8000ffa <__aeabi_dsub+0x526>
 8000e9e:	464a      	mov	r2, r9
 8000ea0:	431a      	orrs	r2, r3
 8000ea2:	2e00      	cmp	r6, #0
 8000ea4:	d1b8      	bne.n	8000e18 <__aeabi_dsub+0x344>
 8000ea6:	2a00      	cmp	r2, #0
 8000ea8:	d100      	bne.n	8000eac <__aeabi_dsub+0x3d8>
 8000eaa:	e158      	b.n	800115e <__aeabi_dsub+0x68a>
 8000eac:	000a      	movs	r2, r1
 8000eae:	4302      	orrs	r2, r0
 8000eb0:	d000      	beq.n	8000eb4 <__aeabi_dsub+0x3e0>
 8000eb2:	e159      	b.n	8001168 <__aeabi_dsub+0x694>
 8000eb4:	464a      	mov	r2, r9
 8000eb6:	0759      	lsls	r1, r3, #29
 8000eb8:	08d2      	lsrs	r2, r2, #3
 8000eba:	430a      	orrs	r2, r1
 8000ebc:	08db      	lsrs	r3, r3, #3
 8000ebe:	e786      	b.n	8000dce <__aeabi_dsub+0x2fa>
 8000ec0:	464a      	mov	r2, r9
 8000ec2:	0759      	lsls	r1, r3, #29
 8000ec4:	08d2      	lsrs	r2, r2, #3
 8000ec6:	430a      	orrs	r2, r1
 8000ec8:	08db      	lsrs	r3, r3, #3
 8000eca:	e7c1      	b.n	8000e50 <__aeabi_dsub+0x37c>
 8000ecc:	4dba      	ldr	r5, [pc, #744]	; (80011b8 <__aeabi_dsub+0x6e4>)
 8000ece:	42aa      	cmp	r2, r5
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_dsub+0x400>
 8000ed2:	e11e      	b.n	8001112 <__aeabi_dsub+0x63e>
 8000ed4:	2580      	movs	r5, #128	; 0x80
 8000ed6:	042d      	lsls	r5, r5, #16
 8000ed8:	432b      	orrs	r3, r5
 8000eda:	4664      	mov	r4, ip
 8000edc:	2c38      	cmp	r4, #56	; 0x38
 8000ede:	dc5d      	bgt.n	8000f9c <__aeabi_dsub+0x4c8>
 8000ee0:	2c1f      	cmp	r4, #31
 8000ee2:	dd00      	ble.n	8000ee6 <__aeabi_dsub+0x412>
 8000ee4:	e0d0      	b.n	8001088 <__aeabi_dsub+0x5b4>
 8000ee6:	2520      	movs	r5, #32
 8000ee8:	4667      	mov	r7, ip
 8000eea:	1b2d      	subs	r5, r5, r4
 8000eec:	464e      	mov	r6, r9
 8000eee:	001c      	movs	r4, r3
 8000ef0:	40fe      	lsrs	r6, r7
 8000ef2:	40ac      	lsls	r4, r5
 8000ef4:	4334      	orrs	r4, r6
 8000ef6:	464e      	mov	r6, r9
 8000ef8:	40ae      	lsls	r6, r5
 8000efa:	0035      	movs	r5, r6
 8000efc:	40fb      	lsrs	r3, r7
 8000efe:	1e6e      	subs	r6, r5, #1
 8000f00:	41b5      	sbcs	r5, r6
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	432c      	orrs	r4, r5
 8000f06:	e04e      	b.n	8000fa6 <__aeabi_dsub+0x4d2>
 8000f08:	464a      	mov	r2, r9
 8000f0a:	1a14      	subs	r4, r2, r0
 8000f0c:	45a1      	cmp	r9, r4
 8000f0e:	4192      	sbcs	r2, r2
 8000f10:	4252      	negs	r2, r2
 8000f12:	4690      	mov	r8, r2
 8000f14:	1a5f      	subs	r7, r3, r1
 8000f16:	003a      	movs	r2, r7
 8000f18:	4647      	mov	r7, r8
 8000f1a:	1bd2      	subs	r2, r2, r7
 8000f1c:	4690      	mov	r8, r2
 8000f1e:	0212      	lsls	r2, r2, #8
 8000f20:	d500      	bpl.n	8000f24 <__aeabi_dsub+0x450>
 8000f22:	e08b      	b.n	800103c <__aeabi_dsub+0x568>
 8000f24:	4642      	mov	r2, r8
 8000f26:	4322      	orrs	r2, r4
 8000f28:	d000      	beq.n	8000f2c <__aeabi_dsub+0x458>
 8000f2a:	e630      	b.n	8000b8e <__aeabi_dsub+0xba>
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	2500      	movs	r5, #0
 8000f30:	e74d      	b.n	8000dce <__aeabi_dsub+0x2fa>
 8000f32:	464a      	mov	r2, r9
 8000f34:	0759      	lsls	r1, r3, #29
 8000f36:	08d2      	lsrs	r2, r2, #3
 8000f38:	430a      	orrs	r2, r1
 8000f3a:	08db      	lsrs	r3, r3, #3
 8000f3c:	e744      	b.n	8000dc8 <__aeabi_dsub+0x2f4>
 8000f3e:	4642      	mov	r2, r8
 8000f40:	4b9e      	ldr	r3, [pc, #632]	; (80011bc <__aeabi_dsub+0x6e8>)
 8000f42:	0861      	lsrs	r1, r4, #1
 8000f44:	401a      	ands	r2, r3
 8000f46:	0013      	movs	r3, r2
 8000f48:	2201      	movs	r2, #1
 8000f4a:	4014      	ands	r4, r2
 8000f4c:	430c      	orrs	r4, r1
 8000f4e:	07da      	lsls	r2, r3, #31
 8000f50:	085b      	lsrs	r3, r3, #1
 8000f52:	4698      	mov	r8, r3
 8000f54:	4314      	orrs	r4, r2
 8000f56:	e641      	b.n	8000bdc <__aeabi_dsub+0x108>
 8000f58:	001a      	movs	r2, r3
 8000f5a:	3e1f      	subs	r6, #31
 8000f5c:	40f2      	lsrs	r2, r6
 8000f5e:	0016      	movs	r6, r2
 8000f60:	2920      	cmp	r1, #32
 8000f62:	d003      	beq.n	8000f6c <__aeabi_dsub+0x498>
 8000f64:	2240      	movs	r2, #64	; 0x40
 8000f66:	1a51      	subs	r1, r2, r1
 8000f68:	408b      	lsls	r3, r1
 8000f6a:	431c      	orrs	r4, r3
 8000f6c:	1e62      	subs	r2, r4, #1
 8000f6e:	4194      	sbcs	r4, r2
 8000f70:	2300      	movs	r3, #0
 8000f72:	4334      	orrs	r4, r6
 8000f74:	4698      	mov	r8, r3
 8000f76:	2600      	movs	r6, #0
 8000f78:	e71d      	b.n	8000db6 <__aeabi_dsub+0x2e2>
 8000f7a:	000c      	movs	r4, r1
 8000f7c:	3a20      	subs	r2, #32
 8000f7e:	40d4      	lsrs	r4, r2
 8000f80:	0022      	movs	r2, r4
 8000f82:	4664      	mov	r4, ip
 8000f84:	2c20      	cmp	r4, #32
 8000f86:	d004      	beq.n	8000f92 <__aeabi_dsub+0x4be>
 8000f88:	2740      	movs	r7, #64	; 0x40
 8000f8a:	1b3f      	subs	r7, r7, r4
 8000f8c:	40b9      	lsls	r1, r7
 8000f8e:	4308      	orrs	r0, r1
 8000f90:	4680      	mov	r8, r0
 8000f92:	4644      	mov	r4, r8
 8000f94:	1e61      	subs	r1, r4, #1
 8000f96:	418c      	sbcs	r4, r1
 8000f98:	4322      	orrs	r2, r4
 8000f9a:	e5e9      	b.n	8000b70 <__aeabi_dsub+0x9c>
 8000f9c:	464c      	mov	r4, r9
 8000f9e:	4323      	orrs	r3, r4
 8000fa0:	001c      	movs	r4, r3
 8000fa2:	1e63      	subs	r3, r4, #1
 8000fa4:	419c      	sbcs	r4, r3
 8000fa6:	1b04      	subs	r4, r0, r4
 8000fa8:	42a0      	cmp	r0, r4
 8000faa:	419b      	sbcs	r3, r3
 8000fac:	425b      	negs	r3, r3
 8000fae:	1acb      	subs	r3, r1, r3
 8000fb0:	4698      	mov	r8, r3
 8000fb2:	465d      	mov	r5, fp
 8000fb4:	0016      	movs	r6, r2
 8000fb6:	e5e2      	b.n	8000b7e <__aeabi_dsub+0xaa>
 8000fb8:	464e      	mov	r6, r9
 8000fba:	431e      	orrs	r6, r3
 8000fbc:	d100      	bne.n	8000fc0 <__aeabi_dsub+0x4ec>
 8000fbe:	e0ae      	b.n	800111e <__aeabi_dsub+0x64a>
 8000fc0:	1e66      	subs	r6, r4, #1
 8000fc2:	2c01      	cmp	r4, #1
 8000fc4:	d100      	bne.n	8000fc8 <__aeabi_dsub+0x4f4>
 8000fc6:	e0fd      	b.n	80011c4 <__aeabi_dsub+0x6f0>
 8000fc8:	4f7b      	ldr	r7, [pc, #492]	; (80011b8 <__aeabi_dsub+0x6e4>)
 8000fca:	42bc      	cmp	r4, r7
 8000fcc:	d100      	bne.n	8000fd0 <__aeabi_dsub+0x4fc>
 8000fce:	e107      	b.n	80011e0 <__aeabi_dsub+0x70c>
 8000fd0:	46b4      	mov	ip, r6
 8000fd2:	e69b      	b.n	8000d0c <__aeabi_dsub+0x238>
 8000fd4:	4664      	mov	r4, ip
 8000fd6:	2220      	movs	r2, #32
 8000fd8:	1b12      	subs	r2, r2, r4
 8000fda:	000c      	movs	r4, r1
 8000fdc:	4094      	lsls	r4, r2
 8000fde:	0007      	movs	r7, r0
 8000fe0:	4090      	lsls	r0, r2
 8000fe2:	46a0      	mov	r8, r4
 8000fe4:	4664      	mov	r4, ip
 8000fe6:	1e42      	subs	r2, r0, #1
 8000fe8:	4190      	sbcs	r0, r2
 8000fea:	4662      	mov	r2, ip
 8000fec:	40e7      	lsrs	r7, r4
 8000fee:	4644      	mov	r4, r8
 8000ff0:	40d1      	lsrs	r1, r2
 8000ff2:	433c      	orrs	r4, r7
 8000ff4:	4304      	orrs	r4, r0
 8000ff6:	185b      	adds	r3, r3, r1
 8000ff8:	e6f3      	b.n	8000de2 <__aeabi_dsub+0x30e>
 8000ffa:	4c6f      	ldr	r4, [pc, #444]	; (80011b8 <__aeabi_dsub+0x6e4>)
 8000ffc:	42a2      	cmp	r2, r4
 8000ffe:	d100      	bne.n	8001002 <__aeabi_dsub+0x52e>
 8001000:	e0d5      	b.n	80011ae <__aeabi_dsub+0x6da>
 8001002:	4448      	add	r0, r9
 8001004:	185b      	adds	r3, r3, r1
 8001006:	4548      	cmp	r0, r9
 8001008:	4189      	sbcs	r1, r1
 800100a:	4249      	negs	r1, r1
 800100c:	185b      	adds	r3, r3, r1
 800100e:	07dc      	lsls	r4, r3, #31
 8001010:	0840      	lsrs	r0, r0, #1
 8001012:	085b      	lsrs	r3, r3, #1
 8001014:	4698      	mov	r8, r3
 8001016:	0016      	movs	r6, r2
 8001018:	4304      	orrs	r4, r0
 800101a:	e6cc      	b.n	8000db6 <__aeabi_dsub+0x2e2>
 800101c:	2a00      	cmp	r2, #0
 800101e:	d000      	beq.n	8001022 <__aeabi_dsub+0x54e>
 8001020:	e082      	b.n	8001128 <__aeabi_dsub+0x654>
 8001022:	000a      	movs	r2, r1
 8001024:	4302      	orrs	r2, r0
 8001026:	d140      	bne.n	80010aa <__aeabi_dsub+0x5d6>
 8001028:	2380      	movs	r3, #128	; 0x80
 800102a:	2500      	movs	r5, #0
 800102c:	031b      	lsls	r3, r3, #12
 800102e:	e713      	b.n	8000e58 <__aeabi_dsub+0x384>
 8001030:	074b      	lsls	r3, r1, #29
 8001032:	08c2      	lsrs	r2, r0, #3
 8001034:	431a      	orrs	r2, r3
 8001036:	465d      	mov	r5, fp
 8001038:	08cb      	lsrs	r3, r1, #3
 800103a:	e6c5      	b.n	8000dc8 <__aeabi_dsub+0x2f4>
 800103c:	464a      	mov	r2, r9
 800103e:	1a84      	subs	r4, r0, r2
 8001040:	42a0      	cmp	r0, r4
 8001042:	4192      	sbcs	r2, r2
 8001044:	1acb      	subs	r3, r1, r3
 8001046:	4252      	negs	r2, r2
 8001048:	1a9b      	subs	r3, r3, r2
 800104a:	4698      	mov	r8, r3
 800104c:	465d      	mov	r5, fp
 800104e:	e59e      	b.n	8000b8e <__aeabi_dsub+0xba>
 8001050:	464a      	mov	r2, r9
 8001052:	0759      	lsls	r1, r3, #29
 8001054:	08d2      	lsrs	r2, r2, #3
 8001056:	430a      	orrs	r2, r1
 8001058:	08db      	lsrs	r3, r3, #3
 800105a:	e6f9      	b.n	8000e50 <__aeabi_dsub+0x37c>
 800105c:	464a      	mov	r2, r9
 800105e:	1a14      	subs	r4, r2, r0
 8001060:	45a1      	cmp	r9, r4
 8001062:	4192      	sbcs	r2, r2
 8001064:	1a5b      	subs	r3, r3, r1
 8001066:	4252      	negs	r2, r2
 8001068:	1a9b      	subs	r3, r3, r2
 800106a:	4698      	mov	r8, r3
 800106c:	2601      	movs	r6, #1
 800106e:	e586      	b.n	8000b7e <__aeabi_dsub+0xaa>
 8001070:	464a      	mov	r2, r9
 8001072:	0759      	lsls	r1, r3, #29
 8001074:	08d2      	lsrs	r2, r2, #3
 8001076:	430a      	orrs	r2, r1
 8001078:	08db      	lsrs	r3, r3, #3
 800107a:	e6a5      	b.n	8000dc8 <__aeabi_dsub+0x2f4>
 800107c:	464c      	mov	r4, r9
 800107e:	4323      	orrs	r3, r4
 8001080:	001c      	movs	r4, r3
 8001082:	1e63      	subs	r3, r4, #1
 8001084:	419c      	sbcs	r4, r3
 8001086:	e65b      	b.n	8000d40 <__aeabi_dsub+0x26c>
 8001088:	4665      	mov	r5, ip
 800108a:	001e      	movs	r6, r3
 800108c:	3d20      	subs	r5, #32
 800108e:	40ee      	lsrs	r6, r5
 8001090:	2c20      	cmp	r4, #32
 8001092:	d005      	beq.n	80010a0 <__aeabi_dsub+0x5cc>
 8001094:	2540      	movs	r5, #64	; 0x40
 8001096:	1b2d      	subs	r5, r5, r4
 8001098:	40ab      	lsls	r3, r5
 800109a:	464c      	mov	r4, r9
 800109c:	431c      	orrs	r4, r3
 800109e:	46a2      	mov	sl, r4
 80010a0:	4654      	mov	r4, sl
 80010a2:	1e63      	subs	r3, r4, #1
 80010a4:	419c      	sbcs	r4, r3
 80010a6:	4334      	orrs	r4, r6
 80010a8:	e77d      	b.n	8000fa6 <__aeabi_dsub+0x4d2>
 80010aa:	074b      	lsls	r3, r1, #29
 80010ac:	08c2      	lsrs	r2, r0, #3
 80010ae:	431a      	orrs	r2, r3
 80010b0:	465d      	mov	r5, fp
 80010b2:	08cb      	lsrs	r3, r1, #3
 80010b4:	e6cc      	b.n	8000e50 <__aeabi_dsub+0x37c>
 80010b6:	000a      	movs	r2, r1
 80010b8:	4302      	orrs	r2, r0
 80010ba:	d100      	bne.n	80010be <__aeabi_dsub+0x5ea>
 80010bc:	e736      	b.n	8000f2c <__aeabi_dsub+0x458>
 80010be:	074b      	lsls	r3, r1, #29
 80010c0:	08c2      	lsrs	r2, r0, #3
 80010c2:	431a      	orrs	r2, r3
 80010c4:	465d      	mov	r5, fp
 80010c6:	08cb      	lsrs	r3, r1, #3
 80010c8:	e681      	b.n	8000dce <__aeabi_dsub+0x2fa>
 80010ca:	464a      	mov	r2, r9
 80010cc:	1a84      	subs	r4, r0, r2
 80010ce:	42a0      	cmp	r0, r4
 80010d0:	4192      	sbcs	r2, r2
 80010d2:	1acb      	subs	r3, r1, r3
 80010d4:	4252      	negs	r2, r2
 80010d6:	1a9b      	subs	r3, r3, r2
 80010d8:	4698      	mov	r8, r3
 80010da:	465d      	mov	r5, fp
 80010dc:	2601      	movs	r6, #1
 80010de:	e54e      	b.n	8000b7e <__aeabi_dsub+0xaa>
 80010e0:	074b      	lsls	r3, r1, #29
 80010e2:	08c2      	lsrs	r2, r0, #3
 80010e4:	431a      	orrs	r2, r3
 80010e6:	08cb      	lsrs	r3, r1, #3
 80010e8:	e6b2      	b.n	8000e50 <__aeabi_dsub+0x37c>
 80010ea:	464a      	mov	r2, r9
 80010ec:	1a14      	subs	r4, r2, r0
 80010ee:	45a1      	cmp	r9, r4
 80010f0:	4192      	sbcs	r2, r2
 80010f2:	1a5f      	subs	r7, r3, r1
 80010f4:	4252      	negs	r2, r2
 80010f6:	1aba      	subs	r2, r7, r2
 80010f8:	4690      	mov	r8, r2
 80010fa:	0212      	lsls	r2, r2, #8
 80010fc:	d56b      	bpl.n	80011d6 <__aeabi_dsub+0x702>
 80010fe:	464a      	mov	r2, r9
 8001100:	1a84      	subs	r4, r0, r2
 8001102:	42a0      	cmp	r0, r4
 8001104:	4192      	sbcs	r2, r2
 8001106:	1acb      	subs	r3, r1, r3
 8001108:	4252      	negs	r2, r2
 800110a:	1a9b      	subs	r3, r3, r2
 800110c:	4698      	mov	r8, r3
 800110e:	465d      	mov	r5, fp
 8001110:	e564      	b.n	8000bdc <__aeabi_dsub+0x108>
 8001112:	074b      	lsls	r3, r1, #29
 8001114:	08c2      	lsrs	r2, r0, #3
 8001116:	431a      	orrs	r2, r3
 8001118:	465d      	mov	r5, fp
 800111a:	08cb      	lsrs	r3, r1, #3
 800111c:	e698      	b.n	8000e50 <__aeabi_dsub+0x37c>
 800111e:	074b      	lsls	r3, r1, #29
 8001120:	08c2      	lsrs	r2, r0, #3
 8001122:	431a      	orrs	r2, r3
 8001124:	08cb      	lsrs	r3, r1, #3
 8001126:	e64f      	b.n	8000dc8 <__aeabi_dsub+0x2f4>
 8001128:	000a      	movs	r2, r1
 800112a:	4302      	orrs	r2, r0
 800112c:	d090      	beq.n	8001050 <__aeabi_dsub+0x57c>
 800112e:	464a      	mov	r2, r9
 8001130:	075c      	lsls	r4, r3, #29
 8001132:	08d2      	lsrs	r2, r2, #3
 8001134:	4314      	orrs	r4, r2
 8001136:	2280      	movs	r2, #128	; 0x80
 8001138:	08db      	lsrs	r3, r3, #3
 800113a:	0312      	lsls	r2, r2, #12
 800113c:	4213      	tst	r3, r2
 800113e:	d008      	beq.n	8001152 <__aeabi_dsub+0x67e>
 8001140:	08ce      	lsrs	r6, r1, #3
 8001142:	4216      	tst	r6, r2
 8001144:	d105      	bne.n	8001152 <__aeabi_dsub+0x67e>
 8001146:	08c0      	lsrs	r0, r0, #3
 8001148:	0749      	lsls	r1, r1, #29
 800114a:	4308      	orrs	r0, r1
 800114c:	0004      	movs	r4, r0
 800114e:	465d      	mov	r5, fp
 8001150:	0033      	movs	r3, r6
 8001152:	0f61      	lsrs	r1, r4, #29
 8001154:	00e2      	lsls	r2, r4, #3
 8001156:	0749      	lsls	r1, r1, #29
 8001158:	08d2      	lsrs	r2, r2, #3
 800115a:	430a      	orrs	r2, r1
 800115c:	e678      	b.n	8000e50 <__aeabi_dsub+0x37c>
 800115e:	074b      	lsls	r3, r1, #29
 8001160:	08c2      	lsrs	r2, r0, #3
 8001162:	431a      	orrs	r2, r3
 8001164:	08cb      	lsrs	r3, r1, #3
 8001166:	e632      	b.n	8000dce <__aeabi_dsub+0x2fa>
 8001168:	4448      	add	r0, r9
 800116a:	185b      	adds	r3, r3, r1
 800116c:	4548      	cmp	r0, r9
 800116e:	4192      	sbcs	r2, r2
 8001170:	4698      	mov	r8, r3
 8001172:	4252      	negs	r2, r2
 8001174:	4490      	add	r8, r2
 8001176:	4643      	mov	r3, r8
 8001178:	0004      	movs	r4, r0
 800117a:	021b      	lsls	r3, r3, #8
 800117c:	d400      	bmi.n	8001180 <__aeabi_dsub+0x6ac>
 800117e:	e61a      	b.n	8000db6 <__aeabi_dsub+0x2e2>
 8001180:	4642      	mov	r2, r8
 8001182:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <__aeabi_dsub+0x6e8>)
 8001184:	2601      	movs	r6, #1
 8001186:	401a      	ands	r2, r3
 8001188:	4690      	mov	r8, r2
 800118a:	e614      	b.n	8000db6 <__aeabi_dsub+0x2e2>
 800118c:	4666      	mov	r6, ip
 800118e:	001f      	movs	r7, r3
 8001190:	3e20      	subs	r6, #32
 8001192:	40f7      	lsrs	r7, r6
 8001194:	2c20      	cmp	r4, #32
 8001196:	d005      	beq.n	80011a4 <__aeabi_dsub+0x6d0>
 8001198:	2640      	movs	r6, #64	; 0x40
 800119a:	1b36      	subs	r6, r6, r4
 800119c:	40b3      	lsls	r3, r6
 800119e:	464c      	mov	r4, r9
 80011a0:	431c      	orrs	r4, r3
 80011a2:	46a2      	mov	sl, r4
 80011a4:	4654      	mov	r4, sl
 80011a6:	1e63      	subs	r3, r4, #1
 80011a8:	419c      	sbcs	r4, r3
 80011aa:	433c      	orrs	r4, r7
 80011ac:	e5c8      	b.n	8000d40 <__aeabi_dsub+0x26c>
 80011ae:	0011      	movs	r1, r2
 80011b0:	2300      	movs	r3, #0
 80011b2:	2200      	movs	r2, #0
 80011b4:	e532      	b.n	8000c1c <__aeabi_dsub+0x148>
 80011b6:	46c0      	nop			; (mov r8, r8)
 80011b8:	000007ff 	.word	0x000007ff
 80011bc:	ff7fffff 	.word	0xff7fffff
 80011c0:	000007fe 	.word	0x000007fe
 80011c4:	464a      	mov	r2, r9
 80011c6:	1814      	adds	r4, r2, r0
 80011c8:	4284      	cmp	r4, r0
 80011ca:	4192      	sbcs	r2, r2
 80011cc:	185b      	adds	r3, r3, r1
 80011ce:	4698      	mov	r8, r3
 80011d0:	4252      	negs	r2, r2
 80011d2:	4490      	add	r8, r2
 80011d4:	e5e9      	b.n	8000daa <__aeabi_dsub+0x2d6>
 80011d6:	4642      	mov	r2, r8
 80011d8:	4322      	orrs	r2, r4
 80011da:	d100      	bne.n	80011de <__aeabi_dsub+0x70a>
 80011dc:	e6a6      	b.n	8000f2c <__aeabi_dsub+0x458>
 80011de:	e5ea      	b.n	8000db6 <__aeabi_dsub+0x2e2>
 80011e0:	074b      	lsls	r3, r1, #29
 80011e2:	08c2      	lsrs	r2, r0, #3
 80011e4:	431a      	orrs	r2, r3
 80011e6:	08cb      	lsrs	r3, r1, #3
 80011e8:	e632      	b.n	8000e50 <__aeabi_dsub+0x37c>
 80011ea:	2200      	movs	r2, #0
 80011ec:	4901      	ldr	r1, [pc, #4]	; (80011f4 <__aeabi_dsub+0x720>)
 80011ee:	0013      	movs	r3, r2
 80011f0:	e514      	b.n	8000c1c <__aeabi_dsub+0x148>
 80011f2:	46c0      	nop			; (mov r8, r8)
 80011f4:	000007ff 	.word	0x000007ff

080011f8 <__aeabi_d2iz>:
 80011f8:	000a      	movs	r2, r1
 80011fa:	b530      	push	{r4, r5, lr}
 80011fc:	4c13      	ldr	r4, [pc, #76]	; (800124c <__aeabi_d2iz+0x54>)
 80011fe:	0053      	lsls	r3, r2, #1
 8001200:	0309      	lsls	r1, r1, #12
 8001202:	0005      	movs	r5, r0
 8001204:	0b09      	lsrs	r1, r1, #12
 8001206:	2000      	movs	r0, #0
 8001208:	0d5b      	lsrs	r3, r3, #21
 800120a:	0fd2      	lsrs	r2, r2, #31
 800120c:	42a3      	cmp	r3, r4
 800120e:	dd04      	ble.n	800121a <__aeabi_d2iz+0x22>
 8001210:	480f      	ldr	r0, [pc, #60]	; (8001250 <__aeabi_d2iz+0x58>)
 8001212:	4283      	cmp	r3, r0
 8001214:	dd02      	ble.n	800121c <__aeabi_d2iz+0x24>
 8001216:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <__aeabi_d2iz+0x5c>)
 8001218:	18d0      	adds	r0, r2, r3
 800121a:	bd30      	pop	{r4, r5, pc}
 800121c:	2080      	movs	r0, #128	; 0x80
 800121e:	0340      	lsls	r0, r0, #13
 8001220:	4301      	orrs	r1, r0
 8001222:	480d      	ldr	r0, [pc, #52]	; (8001258 <__aeabi_d2iz+0x60>)
 8001224:	1ac0      	subs	r0, r0, r3
 8001226:	281f      	cmp	r0, #31
 8001228:	dd08      	ble.n	800123c <__aeabi_d2iz+0x44>
 800122a:	480c      	ldr	r0, [pc, #48]	; (800125c <__aeabi_d2iz+0x64>)
 800122c:	1ac3      	subs	r3, r0, r3
 800122e:	40d9      	lsrs	r1, r3
 8001230:	000b      	movs	r3, r1
 8001232:	4258      	negs	r0, r3
 8001234:	2a00      	cmp	r2, #0
 8001236:	d1f0      	bne.n	800121a <__aeabi_d2iz+0x22>
 8001238:	0018      	movs	r0, r3
 800123a:	e7ee      	b.n	800121a <__aeabi_d2iz+0x22>
 800123c:	4c08      	ldr	r4, [pc, #32]	; (8001260 <__aeabi_d2iz+0x68>)
 800123e:	40c5      	lsrs	r5, r0
 8001240:	46a4      	mov	ip, r4
 8001242:	4463      	add	r3, ip
 8001244:	4099      	lsls	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	432b      	orrs	r3, r5
 800124a:	e7f2      	b.n	8001232 <__aeabi_d2iz+0x3a>
 800124c:	000003fe 	.word	0x000003fe
 8001250:	0000041d 	.word	0x0000041d
 8001254:	7fffffff 	.word	0x7fffffff
 8001258:	00000433 	.word	0x00000433
 800125c:	00000413 	.word	0x00000413
 8001260:	fffffbed 	.word	0xfffffbed

08001264 <__aeabi_f2d>:
 8001264:	b570      	push	{r4, r5, r6, lr}
 8001266:	0043      	lsls	r3, r0, #1
 8001268:	0246      	lsls	r6, r0, #9
 800126a:	0fc4      	lsrs	r4, r0, #31
 800126c:	20fe      	movs	r0, #254	; 0xfe
 800126e:	0e1b      	lsrs	r3, r3, #24
 8001270:	1c59      	adds	r1, r3, #1
 8001272:	0a75      	lsrs	r5, r6, #9
 8001274:	4208      	tst	r0, r1
 8001276:	d00c      	beq.n	8001292 <__aeabi_f2d+0x2e>
 8001278:	22e0      	movs	r2, #224	; 0xe0
 800127a:	0092      	lsls	r2, r2, #2
 800127c:	4694      	mov	ip, r2
 800127e:	076d      	lsls	r5, r5, #29
 8001280:	0b36      	lsrs	r6, r6, #12
 8001282:	4463      	add	r3, ip
 8001284:	051b      	lsls	r3, r3, #20
 8001286:	4333      	orrs	r3, r6
 8001288:	07e4      	lsls	r4, r4, #31
 800128a:	4323      	orrs	r3, r4
 800128c:	0028      	movs	r0, r5
 800128e:	0019      	movs	r1, r3
 8001290:	bd70      	pop	{r4, r5, r6, pc}
 8001292:	2b00      	cmp	r3, #0
 8001294:	d114      	bne.n	80012c0 <__aeabi_f2d+0x5c>
 8001296:	2d00      	cmp	r5, #0
 8001298:	d01b      	beq.n	80012d2 <__aeabi_f2d+0x6e>
 800129a:	0028      	movs	r0, r5
 800129c:	f000 f868 	bl	8001370 <__clzsi2>
 80012a0:	280a      	cmp	r0, #10
 80012a2:	dc1c      	bgt.n	80012de <__aeabi_f2d+0x7a>
 80012a4:	230b      	movs	r3, #11
 80012a6:	002a      	movs	r2, r5
 80012a8:	1a1b      	subs	r3, r3, r0
 80012aa:	40da      	lsrs	r2, r3
 80012ac:	0003      	movs	r3, r0
 80012ae:	3315      	adds	r3, #21
 80012b0:	409d      	lsls	r5, r3
 80012b2:	4b0e      	ldr	r3, [pc, #56]	; (80012ec <__aeabi_f2d+0x88>)
 80012b4:	0312      	lsls	r2, r2, #12
 80012b6:	1a1b      	subs	r3, r3, r0
 80012b8:	055b      	lsls	r3, r3, #21
 80012ba:	0b16      	lsrs	r6, r2, #12
 80012bc:	0d5b      	lsrs	r3, r3, #21
 80012be:	e7e1      	b.n	8001284 <__aeabi_f2d+0x20>
 80012c0:	2d00      	cmp	r5, #0
 80012c2:	d009      	beq.n	80012d8 <__aeabi_f2d+0x74>
 80012c4:	0b32      	lsrs	r2, r6, #12
 80012c6:	2680      	movs	r6, #128	; 0x80
 80012c8:	0336      	lsls	r6, r6, #12
 80012ca:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <__aeabi_f2d+0x8c>)
 80012cc:	076d      	lsls	r5, r5, #29
 80012ce:	4316      	orrs	r6, r2
 80012d0:	e7d8      	b.n	8001284 <__aeabi_f2d+0x20>
 80012d2:	2300      	movs	r3, #0
 80012d4:	2600      	movs	r6, #0
 80012d6:	e7d5      	b.n	8001284 <__aeabi_f2d+0x20>
 80012d8:	2600      	movs	r6, #0
 80012da:	4b05      	ldr	r3, [pc, #20]	; (80012f0 <__aeabi_f2d+0x8c>)
 80012dc:	e7d2      	b.n	8001284 <__aeabi_f2d+0x20>
 80012de:	0003      	movs	r3, r0
 80012e0:	002a      	movs	r2, r5
 80012e2:	3b0b      	subs	r3, #11
 80012e4:	409a      	lsls	r2, r3
 80012e6:	2500      	movs	r5, #0
 80012e8:	e7e3      	b.n	80012b2 <__aeabi_f2d+0x4e>
 80012ea:	46c0      	nop			; (mov r8, r8)
 80012ec:	00000389 	.word	0x00000389
 80012f0:	000007ff 	.word	0x000007ff

080012f4 <__aeabi_cdrcmple>:
 80012f4:	4684      	mov	ip, r0
 80012f6:	1c10      	adds	r0, r2, #0
 80012f8:	4662      	mov	r2, ip
 80012fa:	468c      	mov	ip, r1
 80012fc:	1c19      	adds	r1, r3, #0
 80012fe:	4663      	mov	r3, ip
 8001300:	e000      	b.n	8001304 <__aeabi_cdcmpeq>
 8001302:	46c0      	nop			; (mov r8, r8)

08001304 <__aeabi_cdcmpeq>:
 8001304:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001306:	f000 f8ff 	bl	8001508 <__ledf2>
 800130a:	2800      	cmp	r0, #0
 800130c:	d401      	bmi.n	8001312 <__aeabi_cdcmpeq+0xe>
 800130e:	2100      	movs	r1, #0
 8001310:	42c8      	cmn	r0, r1
 8001312:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001314 <__aeabi_dcmpeq>:
 8001314:	b510      	push	{r4, lr}
 8001316:	f000 f849 	bl	80013ac <__eqdf2>
 800131a:	4240      	negs	r0, r0
 800131c:	3001      	adds	r0, #1
 800131e:	bd10      	pop	{r4, pc}

08001320 <__aeabi_dcmplt>:
 8001320:	b510      	push	{r4, lr}
 8001322:	f000 f8f1 	bl	8001508 <__ledf2>
 8001326:	2800      	cmp	r0, #0
 8001328:	db01      	blt.n	800132e <__aeabi_dcmplt+0xe>
 800132a:	2000      	movs	r0, #0
 800132c:	bd10      	pop	{r4, pc}
 800132e:	2001      	movs	r0, #1
 8001330:	bd10      	pop	{r4, pc}
 8001332:	46c0      	nop			; (mov r8, r8)

08001334 <__aeabi_dcmple>:
 8001334:	b510      	push	{r4, lr}
 8001336:	f000 f8e7 	bl	8001508 <__ledf2>
 800133a:	2800      	cmp	r0, #0
 800133c:	dd01      	ble.n	8001342 <__aeabi_dcmple+0xe>
 800133e:	2000      	movs	r0, #0
 8001340:	bd10      	pop	{r4, pc}
 8001342:	2001      	movs	r0, #1
 8001344:	bd10      	pop	{r4, pc}
 8001346:	46c0      	nop			; (mov r8, r8)

08001348 <__aeabi_dcmpgt>:
 8001348:	b510      	push	{r4, lr}
 800134a:	f000 f86b 	bl	8001424 <__gedf2>
 800134e:	2800      	cmp	r0, #0
 8001350:	dc01      	bgt.n	8001356 <__aeabi_dcmpgt+0xe>
 8001352:	2000      	movs	r0, #0
 8001354:	bd10      	pop	{r4, pc}
 8001356:	2001      	movs	r0, #1
 8001358:	bd10      	pop	{r4, pc}
 800135a:	46c0      	nop			; (mov r8, r8)

0800135c <__aeabi_dcmpge>:
 800135c:	b510      	push	{r4, lr}
 800135e:	f000 f861 	bl	8001424 <__gedf2>
 8001362:	2800      	cmp	r0, #0
 8001364:	da01      	bge.n	800136a <__aeabi_dcmpge+0xe>
 8001366:	2000      	movs	r0, #0
 8001368:	bd10      	pop	{r4, pc}
 800136a:	2001      	movs	r0, #1
 800136c:	bd10      	pop	{r4, pc}
 800136e:	46c0      	nop			; (mov r8, r8)

08001370 <__clzsi2>:
 8001370:	211c      	movs	r1, #28
 8001372:	2301      	movs	r3, #1
 8001374:	041b      	lsls	r3, r3, #16
 8001376:	4298      	cmp	r0, r3
 8001378:	d301      	bcc.n	800137e <__clzsi2+0xe>
 800137a:	0c00      	lsrs	r0, r0, #16
 800137c:	3910      	subs	r1, #16
 800137e:	0a1b      	lsrs	r3, r3, #8
 8001380:	4298      	cmp	r0, r3
 8001382:	d301      	bcc.n	8001388 <__clzsi2+0x18>
 8001384:	0a00      	lsrs	r0, r0, #8
 8001386:	3908      	subs	r1, #8
 8001388:	091b      	lsrs	r3, r3, #4
 800138a:	4298      	cmp	r0, r3
 800138c:	d301      	bcc.n	8001392 <__clzsi2+0x22>
 800138e:	0900      	lsrs	r0, r0, #4
 8001390:	3904      	subs	r1, #4
 8001392:	a202      	add	r2, pc, #8	; (adr r2, 800139c <__clzsi2+0x2c>)
 8001394:	5c10      	ldrb	r0, [r2, r0]
 8001396:	1840      	adds	r0, r0, r1
 8001398:	4770      	bx	lr
 800139a:	46c0      	nop			; (mov r8, r8)
 800139c:	02020304 	.word	0x02020304
 80013a0:	01010101 	.word	0x01010101
	...

080013ac <__eqdf2>:
 80013ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013ae:	464f      	mov	r7, r9
 80013b0:	4646      	mov	r6, r8
 80013b2:	46d6      	mov	lr, sl
 80013b4:	4694      	mov	ip, r2
 80013b6:	4691      	mov	r9, r2
 80013b8:	031a      	lsls	r2, r3, #12
 80013ba:	0b12      	lsrs	r2, r2, #12
 80013bc:	4d18      	ldr	r5, [pc, #96]	; (8001420 <__eqdf2+0x74>)
 80013be:	b5c0      	push	{r6, r7, lr}
 80013c0:	004c      	lsls	r4, r1, #1
 80013c2:	030f      	lsls	r7, r1, #12
 80013c4:	4692      	mov	sl, r2
 80013c6:	005a      	lsls	r2, r3, #1
 80013c8:	0006      	movs	r6, r0
 80013ca:	4680      	mov	r8, r0
 80013cc:	0b3f      	lsrs	r7, r7, #12
 80013ce:	2001      	movs	r0, #1
 80013d0:	0d64      	lsrs	r4, r4, #21
 80013d2:	0fc9      	lsrs	r1, r1, #31
 80013d4:	0d52      	lsrs	r2, r2, #21
 80013d6:	0fdb      	lsrs	r3, r3, #31
 80013d8:	42ac      	cmp	r4, r5
 80013da:	d00a      	beq.n	80013f2 <__eqdf2+0x46>
 80013dc:	42aa      	cmp	r2, r5
 80013de:	d003      	beq.n	80013e8 <__eqdf2+0x3c>
 80013e0:	4294      	cmp	r4, r2
 80013e2:	d101      	bne.n	80013e8 <__eqdf2+0x3c>
 80013e4:	4557      	cmp	r7, sl
 80013e6:	d00d      	beq.n	8001404 <__eqdf2+0x58>
 80013e8:	bce0      	pop	{r5, r6, r7}
 80013ea:	46ba      	mov	sl, r7
 80013ec:	46b1      	mov	r9, r6
 80013ee:	46a8      	mov	r8, r5
 80013f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013f2:	003d      	movs	r5, r7
 80013f4:	4335      	orrs	r5, r6
 80013f6:	d1f7      	bne.n	80013e8 <__eqdf2+0x3c>
 80013f8:	42a2      	cmp	r2, r4
 80013fa:	d1f5      	bne.n	80013e8 <__eqdf2+0x3c>
 80013fc:	4652      	mov	r2, sl
 80013fe:	4665      	mov	r5, ip
 8001400:	432a      	orrs	r2, r5
 8001402:	d1f1      	bne.n	80013e8 <__eqdf2+0x3c>
 8001404:	2001      	movs	r0, #1
 8001406:	45c8      	cmp	r8, r9
 8001408:	d1ee      	bne.n	80013e8 <__eqdf2+0x3c>
 800140a:	4299      	cmp	r1, r3
 800140c:	d006      	beq.n	800141c <__eqdf2+0x70>
 800140e:	2c00      	cmp	r4, #0
 8001410:	d1ea      	bne.n	80013e8 <__eqdf2+0x3c>
 8001412:	433e      	orrs	r6, r7
 8001414:	0030      	movs	r0, r6
 8001416:	1e46      	subs	r6, r0, #1
 8001418:	41b0      	sbcs	r0, r6
 800141a:	e7e5      	b.n	80013e8 <__eqdf2+0x3c>
 800141c:	2000      	movs	r0, #0
 800141e:	e7e3      	b.n	80013e8 <__eqdf2+0x3c>
 8001420:	000007ff 	.word	0x000007ff

08001424 <__gedf2>:
 8001424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001426:	464e      	mov	r6, r9
 8001428:	4645      	mov	r5, r8
 800142a:	4657      	mov	r7, sl
 800142c:	46de      	mov	lr, fp
 800142e:	0004      	movs	r4, r0
 8001430:	0018      	movs	r0, r3
 8001432:	b5e0      	push	{r5, r6, r7, lr}
 8001434:	0016      	movs	r6, r2
 8001436:	031b      	lsls	r3, r3, #12
 8001438:	0b1b      	lsrs	r3, r3, #12
 800143a:	4d32      	ldr	r5, [pc, #200]	; (8001504 <__gedf2+0xe0>)
 800143c:	030f      	lsls	r7, r1, #12
 800143e:	004a      	lsls	r2, r1, #1
 8001440:	4699      	mov	r9, r3
 8001442:	0043      	lsls	r3, r0, #1
 8001444:	46a4      	mov	ip, r4
 8001446:	46b0      	mov	r8, r6
 8001448:	0b3f      	lsrs	r7, r7, #12
 800144a:	0d52      	lsrs	r2, r2, #21
 800144c:	0fc9      	lsrs	r1, r1, #31
 800144e:	0d5b      	lsrs	r3, r3, #21
 8001450:	0fc0      	lsrs	r0, r0, #31
 8001452:	42aa      	cmp	r2, r5
 8001454:	d029      	beq.n	80014aa <__gedf2+0x86>
 8001456:	42ab      	cmp	r3, r5
 8001458:	d018      	beq.n	800148c <__gedf2+0x68>
 800145a:	2a00      	cmp	r2, #0
 800145c:	d12a      	bne.n	80014b4 <__gedf2+0x90>
 800145e:	433c      	orrs	r4, r7
 8001460:	46a3      	mov	fp, r4
 8001462:	4265      	negs	r5, r4
 8001464:	4165      	adcs	r5, r4
 8001466:	2b00      	cmp	r3, #0
 8001468:	d102      	bne.n	8001470 <__gedf2+0x4c>
 800146a:	464c      	mov	r4, r9
 800146c:	4326      	orrs	r6, r4
 800146e:	d027      	beq.n	80014c0 <__gedf2+0x9c>
 8001470:	2d00      	cmp	r5, #0
 8001472:	d115      	bne.n	80014a0 <__gedf2+0x7c>
 8001474:	4281      	cmp	r1, r0
 8001476:	d028      	beq.n	80014ca <__gedf2+0xa6>
 8001478:	2002      	movs	r0, #2
 800147a:	3901      	subs	r1, #1
 800147c:	4008      	ands	r0, r1
 800147e:	3801      	subs	r0, #1
 8001480:	bcf0      	pop	{r4, r5, r6, r7}
 8001482:	46bb      	mov	fp, r7
 8001484:	46b2      	mov	sl, r6
 8001486:	46a9      	mov	r9, r5
 8001488:	46a0      	mov	r8, r4
 800148a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800148c:	464d      	mov	r5, r9
 800148e:	432e      	orrs	r6, r5
 8001490:	d12f      	bne.n	80014f2 <__gedf2+0xce>
 8001492:	2a00      	cmp	r2, #0
 8001494:	d1ee      	bne.n	8001474 <__gedf2+0x50>
 8001496:	433c      	orrs	r4, r7
 8001498:	4265      	negs	r5, r4
 800149a:	4165      	adcs	r5, r4
 800149c:	2d00      	cmp	r5, #0
 800149e:	d0e9      	beq.n	8001474 <__gedf2+0x50>
 80014a0:	2800      	cmp	r0, #0
 80014a2:	d1ed      	bne.n	8001480 <__gedf2+0x5c>
 80014a4:	2001      	movs	r0, #1
 80014a6:	4240      	negs	r0, r0
 80014a8:	e7ea      	b.n	8001480 <__gedf2+0x5c>
 80014aa:	003d      	movs	r5, r7
 80014ac:	4325      	orrs	r5, r4
 80014ae:	d120      	bne.n	80014f2 <__gedf2+0xce>
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d0eb      	beq.n	800148c <__gedf2+0x68>
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d1dd      	bne.n	8001474 <__gedf2+0x50>
 80014b8:	464c      	mov	r4, r9
 80014ba:	4326      	orrs	r6, r4
 80014bc:	d1da      	bne.n	8001474 <__gedf2+0x50>
 80014be:	e7db      	b.n	8001478 <__gedf2+0x54>
 80014c0:	465b      	mov	r3, fp
 80014c2:	2000      	movs	r0, #0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d0db      	beq.n	8001480 <__gedf2+0x5c>
 80014c8:	e7d6      	b.n	8001478 <__gedf2+0x54>
 80014ca:	429a      	cmp	r2, r3
 80014cc:	dc0a      	bgt.n	80014e4 <__gedf2+0xc0>
 80014ce:	dbe7      	blt.n	80014a0 <__gedf2+0x7c>
 80014d0:	454f      	cmp	r7, r9
 80014d2:	d8d1      	bhi.n	8001478 <__gedf2+0x54>
 80014d4:	d010      	beq.n	80014f8 <__gedf2+0xd4>
 80014d6:	2000      	movs	r0, #0
 80014d8:	454f      	cmp	r7, r9
 80014da:	d2d1      	bcs.n	8001480 <__gedf2+0x5c>
 80014dc:	2900      	cmp	r1, #0
 80014de:	d0e1      	beq.n	80014a4 <__gedf2+0x80>
 80014e0:	0008      	movs	r0, r1
 80014e2:	e7cd      	b.n	8001480 <__gedf2+0x5c>
 80014e4:	4243      	negs	r3, r0
 80014e6:	4158      	adcs	r0, r3
 80014e8:	2302      	movs	r3, #2
 80014ea:	4240      	negs	r0, r0
 80014ec:	4018      	ands	r0, r3
 80014ee:	3801      	subs	r0, #1
 80014f0:	e7c6      	b.n	8001480 <__gedf2+0x5c>
 80014f2:	2002      	movs	r0, #2
 80014f4:	4240      	negs	r0, r0
 80014f6:	e7c3      	b.n	8001480 <__gedf2+0x5c>
 80014f8:	45c4      	cmp	ip, r8
 80014fa:	d8bd      	bhi.n	8001478 <__gedf2+0x54>
 80014fc:	2000      	movs	r0, #0
 80014fe:	45c4      	cmp	ip, r8
 8001500:	d2be      	bcs.n	8001480 <__gedf2+0x5c>
 8001502:	e7eb      	b.n	80014dc <__gedf2+0xb8>
 8001504:	000007ff 	.word	0x000007ff

08001508 <__ledf2>:
 8001508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800150a:	464e      	mov	r6, r9
 800150c:	4645      	mov	r5, r8
 800150e:	4657      	mov	r7, sl
 8001510:	46de      	mov	lr, fp
 8001512:	0004      	movs	r4, r0
 8001514:	0018      	movs	r0, r3
 8001516:	b5e0      	push	{r5, r6, r7, lr}
 8001518:	0016      	movs	r6, r2
 800151a:	031b      	lsls	r3, r3, #12
 800151c:	0b1b      	lsrs	r3, r3, #12
 800151e:	4d31      	ldr	r5, [pc, #196]	; (80015e4 <__ledf2+0xdc>)
 8001520:	030f      	lsls	r7, r1, #12
 8001522:	004a      	lsls	r2, r1, #1
 8001524:	4699      	mov	r9, r3
 8001526:	0043      	lsls	r3, r0, #1
 8001528:	46a4      	mov	ip, r4
 800152a:	46b0      	mov	r8, r6
 800152c:	0b3f      	lsrs	r7, r7, #12
 800152e:	0d52      	lsrs	r2, r2, #21
 8001530:	0fc9      	lsrs	r1, r1, #31
 8001532:	0d5b      	lsrs	r3, r3, #21
 8001534:	0fc0      	lsrs	r0, r0, #31
 8001536:	42aa      	cmp	r2, r5
 8001538:	d011      	beq.n	800155e <__ledf2+0x56>
 800153a:	42ab      	cmp	r3, r5
 800153c:	d014      	beq.n	8001568 <__ledf2+0x60>
 800153e:	2a00      	cmp	r2, #0
 8001540:	d12f      	bne.n	80015a2 <__ledf2+0x9a>
 8001542:	433c      	orrs	r4, r7
 8001544:	46a3      	mov	fp, r4
 8001546:	4265      	negs	r5, r4
 8001548:	4165      	adcs	r5, r4
 800154a:	2b00      	cmp	r3, #0
 800154c:	d114      	bne.n	8001578 <__ledf2+0x70>
 800154e:	464c      	mov	r4, r9
 8001550:	4326      	orrs	r6, r4
 8001552:	d111      	bne.n	8001578 <__ledf2+0x70>
 8001554:	465b      	mov	r3, fp
 8001556:	2000      	movs	r0, #0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d017      	beq.n	800158c <__ledf2+0x84>
 800155c:	e010      	b.n	8001580 <__ledf2+0x78>
 800155e:	003d      	movs	r5, r7
 8001560:	4325      	orrs	r5, r4
 8001562:	d112      	bne.n	800158a <__ledf2+0x82>
 8001564:	4293      	cmp	r3, r2
 8001566:	d11c      	bne.n	80015a2 <__ledf2+0x9a>
 8001568:	464d      	mov	r5, r9
 800156a:	432e      	orrs	r6, r5
 800156c:	d10d      	bne.n	800158a <__ledf2+0x82>
 800156e:	2a00      	cmp	r2, #0
 8001570:	d104      	bne.n	800157c <__ledf2+0x74>
 8001572:	433c      	orrs	r4, r7
 8001574:	4265      	negs	r5, r4
 8001576:	4165      	adcs	r5, r4
 8001578:	2d00      	cmp	r5, #0
 800157a:	d10d      	bne.n	8001598 <__ledf2+0x90>
 800157c:	4281      	cmp	r1, r0
 800157e:	d016      	beq.n	80015ae <__ledf2+0xa6>
 8001580:	2002      	movs	r0, #2
 8001582:	3901      	subs	r1, #1
 8001584:	4008      	ands	r0, r1
 8001586:	3801      	subs	r0, #1
 8001588:	e000      	b.n	800158c <__ledf2+0x84>
 800158a:	2002      	movs	r0, #2
 800158c:	bcf0      	pop	{r4, r5, r6, r7}
 800158e:	46bb      	mov	fp, r7
 8001590:	46b2      	mov	sl, r6
 8001592:	46a9      	mov	r9, r5
 8001594:	46a0      	mov	r8, r4
 8001596:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001598:	2800      	cmp	r0, #0
 800159a:	d1f7      	bne.n	800158c <__ledf2+0x84>
 800159c:	2001      	movs	r0, #1
 800159e:	4240      	negs	r0, r0
 80015a0:	e7f4      	b.n	800158c <__ledf2+0x84>
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1ea      	bne.n	800157c <__ledf2+0x74>
 80015a6:	464c      	mov	r4, r9
 80015a8:	4326      	orrs	r6, r4
 80015aa:	d1e7      	bne.n	800157c <__ledf2+0x74>
 80015ac:	e7e8      	b.n	8001580 <__ledf2+0x78>
 80015ae:	429a      	cmp	r2, r3
 80015b0:	dd06      	ble.n	80015c0 <__ledf2+0xb8>
 80015b2:	4243      	negs	r3, r0
 80015b4:	4158      	adcs	r0, r3
 80015b6:	2302      	movs	r3, #2
 80015b8:	4240      	negs	r0, r0
 80015ba:	4018      	ands	r0, r3
 80015bc:	3801      	subs	r0, #1
 80015be:	e7e5      	b.n	800158c <__ledf2+0x84>
 80015c0:	429a      	cmp	r2, r3
 80015c2:	dbe9      	blt.n	8001598 <__ledf2+0x90>
 80015c4:	454f      	cmp	r7, r9
 80015c6:	d8db      	bhi.n	8001580 <__ledf2+0x78>
 80015c8:	d006      	beq.n	80015d8 <__ledf2+0xd0>
 80015ca:	2000      	movs	r0, #0
 80015cc:	454f      	cmp	r7, r9
 80015ce:	d2dd      	bcs.n	800158c <__ledf2+0x84>
 80015d0:	2900      	cmp	r1, #0
 80015d2:	d0e3      	beq.n	800159c <__ledf2+0x94>
 80015d4:	0008      	movs	r0, r1
 80015d6:	e7d9      	b.n	800158c <__ledf2+0x84>
 80015d8:	45c4      	cmp	ip, r8
 80015da:	d8d1      	bhi.n	8001580 <__ledf2+0x78>
 80015dc:	2000      	movs	r0, #0
 80015de:	45c4      	cmp	ip, r8
 80015e0:	d2d4      	bcs.n	800158c <__ledf2+0x84>
 80015e2:	e7f5      	b.n	80015d0 <__ledf2+0xc8>
 80015e4:	000007ff 	.word	0x000007ff

080015e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015e8:	b5b0      	push	{r4, r5, r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015ec:	f000 fa5a 	bl	8001aa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015f0:	f000 f84e 	bl	8001690 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 80015f4:	f000 f916 	bl	8001824 <MX_DMA_Init>
  MX_GPIO_Init();
 80015f8:	f000 f932 	bl	8001860 <MX_GPIO_Init>
  MX_ADC1_Init();
 80015fc:	f000 f8a6 	bl	800174c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 8001600:	4b1c      	ldr	r3, [pc, #112]	; (8001674 <main+0x8c>)
 8001602:	0018      	movs	r0, r3
 8001604:	f001 fa1c 	bl	8002a40 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, &valorEntrada, 1);
 8001608:	491b      	ldr	r1, [pc, #108]	; (8001678 <main+0x90>)
 800160a:	4b1a      	ldr	r3, [pc, #104]	; (8001674 <main+0x8c>)
 800160c:	2201      	movs	r2, #1
 800160e:	0018      	movs	r0, r3
 8001610:	f000 fe02 	bl	8002218 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //tensao = 3.3/4095*valorEntrada;
	  tensao = valorEntrada;
 8001614:	4b18      	ldr	r3, [pc, #96]	; (8001678 <main+0x90>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	0018      	movs	r0, r3
 800161a:	f7fe ff37 	bl	800048c <__aeabi_ui2f>
 800161e:	1c02      	adds	r2, r0, #0
 8001620:	4b16      	ldr	r3, [pc, #88]	; (800167c <main+0x94>)
 8001622:	601a      	str	r2, [r3, #0]

	  r2=(tensao* 680)/(3.3 - tensao);
 8001624:	4b15      	ldr	r3, [pc, #84]	; (800167c <main+0x94>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4915      	ldr	r1, [pc, #84]	; (8001680 <main+0x98>)
 800162a:	1c18      	adds	r0, r3, #0
 800162c:	f7fe fe14 	bl	8000258 <__aeabi_fmul>
 8001630:	1c03      	adds	r3, r0, #0
 8001632:	1c18      	adds	r0, r3, #0
 8001634:	f7ff fe16 	bl	8001264 <__aeabi_f2d>
 8001638:	0004      	movs	r4, r0
 800163a:	000d      	movs	r5, r1
 800163c:	4b0f      	ldr	r3, [pc, #60]	; (800167c <main+0x94>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	1c18      	adds	r0, r3, #0
 8001642:	f7ff fe0f 	bl	8001264 <__aeabi_f2d>
 8001646:	0002      	movs	r2, r0
 8001648:	000b      	movs	r3, r1
 800164a:	480e      	ldr	r0, [pc, #56]	; (8001684 <main+0x9c>)
 800164c:	490e      	ldr	r1, [pc, #56]	; (8001688 <main+0xa0>)
 800164e:	f7ff fa41 	bl	8000ad4 <__aeabi_dsub>
 8001652:	0002      	movs	r2, r0
 8001654:	000b      	movs	r3, r1
 8001656:	0020      	movs	r0, r4
 8001658:	0029      	movs	r1, r5
 800165a:	f7fe ff53 	bl	8000504 <__aeabi_ddiv>
 800165e:	0002      	movs	r2, r0
 8001660:	000b      	movs	r3, r1
 8001662:	0010      	movs	r0, r2
 8001664:	0019      	movs	r1, r3
 8001666:	f7fe fdd9 	bl	800021c <__aeabi_d2uiz>
 800166a:	0002      	movs	r2, r0
 800166c:	4b07      	ldr	r3, [pc, #28]	; (800168c <main+0xa4>)
 800166e:	601a      	str	r2, [r3, #0]
	  tensao = valorEntrada;
 8001670:	e7d0      	b.n	8001614 <main+0x2c>
 8001672:	46c0      	nop			; (mov r8, r8)
 8001674:	2000002c 	.word	0x2000002c
 8001678:	200000f4 	.word	0x200000f4
 800167c:	20000028 	.word	0x20000028
 8001680:	442a0000 	.word	0x442a0000
 8001684:	66666666 	.word	0x66666666
 8001688:	400a6666 	.word	0x400a6666
 800168c:	200000f0 	.word	0x200000f0

08001690 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001690:	b590      	push	{r4, r7, lr}
 8001692:	b095      	sub	sp, #84	; 0x54
 8001694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001696:	2414      	movs	r4, #20
 8001698:	193b      	adds	r3, r7, r4
 800169a:	0018      	movs	r0, r3
 800169c:	233c      	movs	r3, #60	; 0x3c
 800169e:	001a      	movs	r2, r3
 80016a0:	2100      	movs	r1, #0
 80016a2:	f002 fec9 	bl	8004438 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016a6:	1d3b      	adds	r3, r7, #4
 80016a8:	0018      	movs	r0, r3
 80016aa:	2310      	movs	r3, #16
 80016ac:	001a      	movs	r2, r3
 80016ae:	2100      	movs	r1, #0
 80016b0:	f002 fec2 	bl	8004438 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016b4:	2380      	movs	r3, #128	; 0x80
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	0018      	movs	r0, r3
 80016ba:	f001 ff2d 	bl	8003518 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016be:	193b      	adds	r3, r7, r4
 80016c0:	2202      	movs	r2, #2
 80016c2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016c4:	193b      	adds	r3, r7, r4
 80016c6:	2280      	movs	r2, #128	; 0x80
 80016c8:	0052      	lsls	r2, r2, #1
 80016ca:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80016cc:	0021      	movs	r1, r4
 80016ce:	187b      	adds	r3, r7, r1
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016d4:	187b      	adds	r3, r7, r1
 80016d6:	2240      	movs	r2, #64	; 0x40
 80016d8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016da:	187b      	adds	r3, r7, r1
 80016dc:	2202      	movs	r2, #2
 80016de:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016e0:	187b      	adds	r3, r7, r1
 80016e2:	2202      	movs	r2, #2
 80016e4:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80016e6:	187b      	adds	r3, r7, r1
 80016e8:	2200      	movs	r2, #0
 80016ea:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 80016ec:	187b      	adds	r3, r7, r1
 80016ee:	2208      	movs	r2, #8
 80016f0:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016f2:	187b      	adds	r3, r7, r1
 80016f4:	2280      	movs	r2, #128	; 0x80
 80016f6:	0292      	lsls	r2, r2, #10
 80016f8:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016fa:	187b      	adds	r3, r7, r1
 80016fc:	2280      	movs	r2, #128	; 0x80
 80016fe:	0492      	lsls	r2, r2, #18
 8001700:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001702:	187b      	adds	r3, r7, r1
 8001704:	2280      	movs	r2, #128	; 0x80
 8001706:	0592      	lsls	r2, r2, #22
 8001708:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800170a:	187b      	adds	r3, r7, r1
 800170c:	0018      	movs	r0, r3
 800170e:	f001 ff43 	bl	8003598 <HAL_RCC_OscConfig>
 8001712:	1e03      	subs	r3, r0, #0
 8001714:	d001      	beq.n	800171a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001716:	f000 f8b9 	bl	800188c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	2207      	movs	r2, #7
 800171e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001720:	1d3b      	adds	r3, r7, #4
 8001722:	2202      	movs	r2, #2
 8001724:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800172c:	1d3b      	adds	r3, r7, #4
 800172e:	2200      	movs	r2, #0
 8001730:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001732:	1d3b      	adds	r3, r7, #4
 8001734:	2102      	movs	r1, #2
 8001736:	0018      	movs	r0, r3
 8001738:	f002 fa94 	bl	8003c64 <HAL_RCC_ClockConfig>
 800173c:	1e03      	subs	r3, r0, #0
 800173e:	d001      	beq.n	8001744 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001740:	f000 f8a4 	bl	800188c <Error_Handler>
  }
}
 8001744:	46c0      	nop			; (mov r8, r8)
 8001746:	46bd      	mov	sp, r7
 8001748:	b015      	add	sp, #84	; 0x54
 800174a:	bd90      	pop	{r4, r7, pc}

0800174c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
void MX_ADC1_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001752:	1d3b      	adds	r3, r7, #4
 8001754:	0018      	movs	r0, r3
 8001756:	230c      	movs	r3, #12
 8001758:	001a      	movs	r2, r3
 800175a:	2100      	movs	r1, #0
 800175c:	f002 fe6c 	bl	8004438 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001760:	4b2d      	ldr	r3, [pc, #180]	; (8001818 <MX_ADC1_Init+0xcc>)
 8001762:	4a2e      	ldr	r2, [pc, #184]	; (800181c <MX_ADC1_Init+0xd0>)
 8001764:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001766:	4b2c      	ldr	r3, [pc, #176]	; (8001818 <MX_ADC1_Init+0xcc>)
 8001768:	2280      	movs	r2, #128	; 0x80
 800176a:	05d2      	lsls	r2, r2, #23
 800176c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800176e:	4b2a      	ldr	r3, [pc, #168]	; (8001818 <MX_ADC1_Init+0xcc>)
 8001770:	2200      	movs	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001774:	4b28      	ldr	r3, [pc, #160]	; (8001818 <MX_ADC1_Init+0xcc>)
 8001776:	2200      	movs	r2, #0
 8001778:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800177a:	4b27      	ldr	r3, [pc, #156]	; (8001818 <MX_ADC1_Init+0xcc>)
 800177c:	2200      	movs	r2, #0
 800177e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001780:	4b25      	ldr	r3, [pc, #148]	; (8001818 <MX_ADC1_Init+0xcc>)
 8001782:	2204      	movs	r2, #4
 8001784:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001786:	4b24      	ldr	r3, [pc, #144]	; (8001818 <MX_ADC1_Init+0xcc>)
 8001788:	2200      	movs	r2, #0
 800178a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800178c:	4b22      	ldr	r3, [pc, #136]	; (8001818 <MX_ADC1_Init+0xcc>)
 800178e:	2200      	movs	r2, #0
 8001790:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001792:	4b21      	ldr	r3, [pc, #132]	; (8001818 <MX_ADC1_Init+0xcc>)
 8001794:	2201      	movs	r2, #1
 8001796:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8001798:	4b1f      	ldr	r3, [pc, #124]	; (8001818 <MX_ADC1_Init+0xcc>)
 800179a:	2201      	movs	r2, #1
 800179c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800179e:	4b1e      	ldr	r3, [pc, #120]	; (8001818 <MX_ADC1_Init+0xcc>)
 80017a0:	2220      	movs	r2, #32
 80017a2:	2100      	movs	r1, #0
 80017a4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017a6:	4b1c      	ldr	r3, [pc, #112]	; (8001818 <MX_ADC1_Init+0xcc>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017ac:	4b1a      	ldr	r3, [pc, #104]	; (8001818 <MX_ADC1_Init+0xcc>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80017b2:	4b19      	ldr	r3, [pc, #100]	; (8001818 <MX_ADC1_Init+0xcc>)
 80017b4:	222c      	movs	r2, #44	; 0x2c
 80017b6:	2101      	movs	r1, #1
 80017b8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80017ba:	4b17      	ldr	r3, [pc, #92]	; (8001818 <MX_ADC1_Init+0xcc>)
 80017bc:	2200      	movs	r2, #0
 80017be:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80017c0:	4b15      	ldr	r3, [pc, #84]	; (8001818 <MX_ADC1_Init+0xcc>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80017c6:	4b14      	ldr	r3, [pc, #80]	; (8001818 <MX_ADC1_Init+0xcc>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80017cc:	4b12      	ldr	r3, [pc, #72]	; (8001818 <MX_ADC1_Init+0xcc>)
 80017ce:	223c      	movs	r2, #60	; 0x3c
 80017d0:	2100      	movs	r1, #0
 80017d2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80017d4:	4b10      	ldr	r3, [pc, #64]	; (8001818 <MX_ADC1_Init+0xcc>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017da:	4b0f      	ldr	r3, [pc, #60]	; (8001818 <MX_ADC1_Init+0xcc>)
 80017dc:	0018      	movs	r0, r3
 80017de:	f000 fb3d 	bl	8001e5c <HAL_ADC_Init>
 80017e2:	1e03      	subs	r3, r0, #0
 80017e4:	d001      	beq.n	80017ea <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80017e6:	f000 f851 	bl	800188c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80017ea:	1d3b      	adds	r3, r7, #4
 80017ec:	4a0c      	ldr	r2, [pc, #48]	; (8001820 <MX_ADC1_Init+0xd4>)
 80017ee:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	2200      	movs	r2, #0
 80017f4:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80017f6:	1d3b      	adds	r3, r7, #4
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017fc:	1d3a      	adds	r2, r7, #4
 80017fe:	4b06      	ldr	r3, [pc, #24]	; (8001818 <MX_ADC1_Init+0xcc>)
 8001800:	0011      	movs	r1, r2
 8001802:	0018      	movs	r0, r3
 8001804:	f000 fdae 	bl	8002364 <HAL_ADC_ConfigChannel>
 8001808:	1e03      	subs	r3, r0, #0
 800180a:	d001      	beq.n	8001810 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 800180c:	f000 f83e 	bl	800188c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001810:	46c0      	nop			; (mov r8, r8)
 8001812:	46bd      	mov	sp, r7
 8001814:	b004      	add	sp, #16
 8001816:	bd80      	pop	{r7, pc}
 8001818:	2000002c 	.word	0x2000002c
 800181c:	40012400 	.word	0x40012400
 8001820:	04000002 	.word	0x04000002

08001824 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800182a:	4b0c      	ldr	r3, [pc, #48]	; (800185c <MX_DMA_Init+0x38>)
 800182c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800182e:	4b0b      	ldr	r3, [pc, #44]	; (800185c <MX_DMA_Init+0x38>)
 8001830:	2101      	movs	r1, #1
 8001832:	430a      	orrs	r2, r1
 8001834:	639a      	str	r2, [r3, #56]	; 0x38
 8001836:	4b09      	ldr	r3, [pc, #36]	; (800185c <MX_DMA_Init+0x38>)
 8001838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800183a:	2201      	movs	r2, #1
 800183c:	4013      	ands	r3, r2
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001842:	2200      	movs	r2, #0
 8001844:	2100      	movs	r1, #0
 8001846:	2009      	movs	r0, #9
 8001848:	f001 fa28 	bl	8002c9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800184c:	2009      	movs	r0, #9
 800184e:	f001 fa3a 	bl	8002cc6 <HAL_NVIC_EnableIRQ>

}
 8001852:	46c0      	nop			; (mov r8, r8)
 8001854:	46bd      	mov	sp, r7
 8001856:	b002      	add	sp, #8
 8001858:	bd80      	pop	{r7, pc}
 800185a:	46c0      	nop			; (mov r8, r8)
 800185c:	40021000 	.word	0x40021000

08001860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001866:	4b08      	ldr	r3, [pc, #32]	; (8001888 <MX_GPIO_Init+0x28>)
 8001868:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800186a:	4b07      	ldr	r3, [pc, #28]	; (8001888 <MX_GPIO_Init+0x28>)
 800186c:	2101      	movs	r1, #1
 800186e:	430a      	orrs	r2, r1
 8001870:	635a      	str	r2, [r3, #52]	; 0x34
 8001872:	4b05      	ldr	r3, [pc, #20]	; (8001888 <MX_GPIO_Init+0x28>)
 8001874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001876:	2201      	movs	r2, #1
 8001878:	4013      	ands	r3, r2
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]

}
 800187e:	46c0      	nop			; (mov r8, r8)
 8001880:	46bd      	mov	sp, r7
 8001882:	b002      	add	sp, #8
 8001884:	bd80      	pop	{r7, pc}
 8001886:	46c0      	nop			; (mov r8, r8)
 8001888:	40021000 	.word	0x40021000

0800188c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001890:	b672      	cpsid	i
}
 8001892:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001894:	e7fe      	b.n	8001894 <Error_Handler+0x8>
	...

08001898 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800189e:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <HAL_MspInit+0x4c>)
 80018a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018a2:	4b10      	ldr	r3, [pc, #64]	; (80018e4 <HAL_MspInit+0x4c>)
 80018a4:	2101      	movs	r1, #1
 80018a6:	430a      	orrs	r2, r1
 80018a8:	641a      	str	r2, [r3, #64]	; 0x40
 80018aa:	4b0e      	ldr	r3, [pc, #56]	; (80018e4 <HAL_MspInit+0x4c>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ae:	2201      	movs	r2, #1
 80018b0:	4013      	ands	r3, r2
 80018b2:	607b      	str	r3, [r7, #4]
 80018b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b6:	4b0b      	ldr	r3, [pc, #44]	; (80018e4 <HAL_MspInit+0x4c>)
 80018b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018ba:	4b0a      	ldr	r3, [pc, #40]	; (80018e4 <HAL_MspInit+0x4c>)
 80018bc:	2180      	movs	r1, #128	; 0x80
 80018be:	0549      	lsls	r1, r1, #21
 80018c0:	430a      	orrs	r2, r1
 80018c2:	63da      	str	r2, [r3, #60]	; 0x3c
 80018c4:	4b07      	ldr	r3, [pc, #28]	; (80018e4 <HAL_MspInit+0x4c>)
 80018c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018c8:	2380      	movs	r3, #128	; 0x80
 80018ca:	055b      	lsls	r3, r3, #21
 80018cc:	4013      	ands	r3, r2
 80018ce:	603b      	str	r3, [r7, #0]
 80018d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80018d2:	23c0      	movs	r3, #192	; 0xc0
 80018d4:	00db      	lsls	r3, r3, #3
 80018d6:	0018      	movs	r0, r3
 80018d8:	f000 f96a 	bl	8001bb0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018dc:	46c0      	nop			; (mov r8, r8)
 80018de:	46bd      	mov	sp, r7
 80018e0:	b002      	add	sp, #8
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	40021000 	.word	0x40021000

080018e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018e8:	b590      	push	{r4, r7, lr}
 80018ea:	b09d      	sub	sp, #116	; 0x74
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f0:	235c      	movs	r3, #92	; 0x5c
 80018f2:	18fb      	adds	r3, r7, r3
 80018f4:	0018      	movs	r0, r3
 80018f6:	2314      	movs	r3, #20
 80018f8:	001a      	movs	r2, r3
 80018fa:	2100      	movs	r1, #0
 80018fc:	f002 fd9c 	bl	8004438 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001900:	2410      	movs	r4, #16
 8001902:	193b      	adds	r3, r7, r4
 8001904:	0018      	movs	r0, r3
 8001906:	234c      	movs	r3, #76	; 0x4c
 8001908:	001a      	movs	r2, r3
 800190a:	2100      	movs	r1, #0
 800190c:	f002 fd94 	bl	8004438 <memset>
  if(hadc->Instance==ADC1)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a35      	ldr	r2, [pc, #212]	; (80019ec <HAL_ADC_MspInit+0x104>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d164      	bne.n	80019e4 <HAL_ADC_MspInit+0xfc>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800191a:	193b      	adds	r3, r7, r4
 800191c:	2280      	movs	r2, #128	; 0x80
 800191e:	01d2      	lsls	r2, r2, #7
 8001920:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001922:	193b      	adds	r3, r7, r4
 8001924:	2200      	movs	r2, #0
 8001926:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001928:	193b      	adds	r3, r7, r4
 800192a:	0018      	movs	r0, r3
 800192c:	f002 fb24 	bl	8003f78 <HAL_RCCEx_PeriphCLKConfig>
 8001930:	1e03      	subs	r3, r0, #0
 8001932:	d001      	beq.n	8001938 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001934:	f7ff ffaa 	bl	800188c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001938:	4b2d      	ldr	r3, [pc, #180]	; (80019f0 <HAL_ADC_MspInit+0x108>)
 800193a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800193c:	4b2c      	ldr	r3, [pc, #176]	; (80019f0 <HAL_ADC_MspInit+0x108>)
 800193e:	2180      	movs	r1, #128	; 0x80
 8001940:	0349      	lsls	r1, r1, #13
 8001942:	430a      	orrs	r2, r1
 8001944:	641a      	str	r2, [r3, #64]	; 0x40
 8001946:	4b2a      	ldr	r3, [pc, #168]	; (80019f0 <HAL_ADC_MspInit+0x108>)
 8001948:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800194a:	2380      	movs	r3, #128	; 0x80
 800194c:	035b      	lsls	r3, r3, #13
 800194e:	4013      	ands	r3, r2
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001954:	4b26      	ldr	r3, [pc, #152]	; (80019f0 <HAL_ADC_MspInit+0x108>)
 8001956:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001958:	4b25      	ldr	r3, [pc, #148]	; (80019f0 <HAL_ADC_MspInit+0x108>)
 800195a:	2101      	movs	r1, #1
 800195c:	430a      	orrs	r2, r1
 800195e:	635a      	str	r2, [r3, #52]	; 0x34
 8001960:	4b23      	ldr	r3, [pc, #140]	; (80019f0 <HAL_ADC_MspInit+0x108>)
 8001962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001964:	2201      	movs	r2, #1
 8001966:	4013      	ands	r3, r2
 8001968:	60bb      	str	r3, [r7, #8]
 800196a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800196c:	215c      	movs	r1, #92	; 0x5c
 800196e:	187b      	adds	r3, r7, r1
 8001970:	2202      	movs	r2, #2
 8001972:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001974:	187b      	adds	r3, r7, r1
 8001976:	2203      	movs	r2, #3
 8001978:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197a:	187b      	adds	r3, r7, r1
 800197c:	2200      	movs	r2, #0
 800197e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001980:	187a      	adds	r2, r7, r1
 8001982:	23a0      	movs	r3, #160	; 0xa0
 8001984:	05db      	lsls	r3, r3, #23
 8001986:	0011      	movs	r1, r2
 8001988:	0018      	movs	r0, r3
 800198a:	f001 fc59 	bl	8003240 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800198e:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <HAL_ADC_MspInit+0x10c>)
 8001990:	4a19      	ldr	r2, [pc, #100]	; (80019f8 <HAL_ADC_MspInit+0x110>)
 8001992:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001994:	4b17      	ldr	r3, [pc, #92]	; (80019f4 <HAL_ADC_MspInit+0x10c>)
 8001996:	2205      	movs	r2, #5
 8001998:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800199a:	4b16      	ldr	r3, [pc, #88]	; (80019f4 <HAL_ADC_MspInit+0x10c>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019a0:	4b14      	ldr	r3, [pc, #80]	; (80019f4 <HAL_ADC_MspInit+0x10c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019a6:	4b13      	ldr	r3, [pc, #76]	; (80019f4 <HAL_ADC_MspInit+0x10c>)
 80019a8:	2280      	movs	r2, #128	; 0x80
 80019aa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019ac:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <HAL_ADC_MspInit+0x10c>)
 80019ae:	2280      	movs	r2, #128	; 0x80
 80019b0:	0092      	lsls	r2, r2, #2
 80019b2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019b4:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <HAL_ADC_MspInit+0x10c>)
 80019b6:	2280      	movs	r2, #128	; 0x80
 80019b8:	00d2      	lsls	r2, r2, #3
 80019ba:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80019bc:	4b0d      	ldr	r3, [pc, #52]	; (80019f4 <HAL_ADC_MspInit+0x10c>)
 80019be:	2220      	movs	r2, #32
 80019c0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80019c2:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <HAL_ADC_MspInit+0x10c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019c8:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <HAL_ADC_MspInit+0x10c>)
 80019ca:	0018      	movs	r0, r3
 80019cc:	f001 f998 	bl	8002d00 <HAL_DMA_Init>
 80019d0:	1e03      	subs	r3, r0, #0
 80019d2:	d001      	beq.n	80019d8 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 80019d4:	f7ff ff5a 	bl	800188c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	4a06      	ldr	r2, [pc, #24]	; (80019f4 <HAL_ADC_MspInit+0x10c>)
 80019dc:	651a      	str	r2, [r3, #80]	; 0x50
 80019de:	4b05      	ldr	r3, [pc, #20]	; (80019f4 <HAL_ADC_MspInit+0x10c>)
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80019e4:	46c0      	nop			; (mov r8, r8)
 80019e6:	46bd      	mov	sp, r7
 80019e8:	b01d      	add	sp, #116	; 0x74
 80019ea:	bd90      	pop	{r4, r7, pc}
 80019ec:	40012400 	.word	0x40012400
 80019f0:	40021000 	.word	0x40021000
 80019f4:	20000090 	.word	0x20000090
 80019f8:	40020008 	.word	0x40020008

080019fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a00:	e7fe      	b.n	8001a00 <NMI_Handler+0x4>

08001a02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a06:	e7fe      	b.n	8001a06 <HardFault_Handler+0x4>

08001a08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001a0c:	46c0      	nop			; (mov r8, r8)
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a16:	46c0      	nop			; (mov r8, r8)
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a20:	f000 f8aa 	bl	8001b78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a24:	46c0      	nop			; (mov r8, r8)
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
	...

08001a2c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a30:	4b03      	ldr	r3, [pc, #12]	; (8001a40 <DMA1_Channel1_IRQHandler+0x14>)
 8001a32:	0018      	movs	r0, r3
 8001a34:	f001 fa96 	bl	8002f64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001a38:	46c0      	nop			; (mov r8, r8)
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	46c0      	nop			; (mov r8, r8)
 8001a40:	20000090 	.word	0x20000090

08001a44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a48:	46c0      	nop			; (mov r8, r8)
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
	...

08001a50 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a50:	480d      	ldr	r0, [pc, #52]	; (8001a88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a52:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a54:	f7ff fff6 	bl	8001a44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a58:	480c      	ldr	r0, [pc, #48]	; (8001a8c <LoopForever+0x6>)
  ldr r1, =_edata
 8001a5a:	490d      	ldr	r1, [pc, #52]	; (8001a90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a5c:	4a0d      	ldr	r2, [pc, #52]	; (8001a94 <LoopForever+0xe>)
  movs r3, #0
 8001a5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a60:	e002      	b.n	8001a68 <LoopCopyDataInit>

08001a62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a66:	3304      	adds	r3, #4

08001a68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a6c:	d3f9      	bcc.n	8001a62 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a6e:	4a0a      	ldr	r2, [pc, #40]	; (8001a98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a70:	4c0a      	ldr	r4, [pc, #40]	; (8001a9c <LoopForever+0x16>)
  movs r3, #0
 8001a72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a74:	e001      	b.n	8001a7a <LoopFillZerobss>

08001a76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a78:	3204      	adds	r2, #4

08001a7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a7c:	d3fb      	bcc.n	8001a76 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001a7e:	f002 fcb7 	bl	80043f0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001a82:	f7ff fdb1 	bl	80015e8 <main>

08001a86 <LoopForever>:

LoopForever:
  b LoopForever
 8001a86:	e7fe      	b.n	8001a86 <LoopForever>
  ldr   r0, =_estack
 8001a88:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8001a8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a90:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001a94:	08004528 	.word	0x08004528
  ldr r2, =_sbss
 8001a98:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001a9c:	200000fc 	.word	0x200000fc

08001aa0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001aa0:	e7fe      	b.n	8001aa0 <ADC1_COMP_IRQHandler>
	...

08001aa4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001aaa:	1dfb      	adds	r3, r7, #7
 8001aac:	2200      	movs	r2, #0
 8001aae:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ab0:	4b0b      	ldr	r3, [pc, #44]	; (8001ae0 <HAL_Init+0x3c>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	4b0a      	ldr	r3, [pc, #40]	; (8001ae0 <HAL_Init+0x3c>)
 8001ab6:	2180      	movs	r1, #128	; 0x80
 8001ab8:	0049      	lsls	r1, r1, #1
 8001aba:	430a      	orrs	r2, r1
 8001abc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001abe:	2003      	movs	r0, #3
 8001ac0:	f000 f810 	bl	8001ae4 <HAL_InitTick>
 8001ac4:	1e03      	subs	r3, r0, #0
 8001ac6:	d003      	beq.n	8001ad0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001ac8:	1dfb      	adds	r3, r7, #7
 8001aca:	2201      	movs	r2, #1
 8001acc:	701a      	strb	r2, [r3, #0]
 8001ace:	e001      	b.n	8001ad4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001ad0:	f7ff fee2 	bl	8001898 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ad4:	1dfb      	adds	r3, r7, #7
 8001ad6:	781b      	ldrb	r3, [r3, #0]
}
 8001ad8:	0018      	movs	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	b002      	add	sp, #8
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40022000 	.word	0x40022000

08001ae4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ae4:	b590      	push	{r4, r7, lr}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001aec:	230f      	movs	r3, #15
 8001aee:	18fb      	adds	r3, r7, r3
 8001af0:	2200      	movs	r2, #0
 8001af2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001af4:	4b1d      	ldr	r3, [pc, #116]	; (8001b6c <HAL_InitTick+0x88>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d02b      	beq.n	8001b54 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001afc:	4b1c      	ldr	r3, [pc, #112]	; (8001b70 <HAL_InitTick+0x8c>)
 8001afe:	681c      	ldr	r4, [r3, #0]
 8001b00:	4b1a      	ldr	r3, [pc, #104]	; (8001b6c <HAL_InitTick+0x88>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	0019      	movs	r1, r3
 8001b06:	23fa      	movs	r3, #250	; 0xfa
 8001b08:	0098      	lsls	r0, r3, #2
 8001b0a:	f7fe fafb 	bl	8000104 <__udivsi3>
 8001b0e:	0003      	movs	r3, r0
 8001b10:	0019      	movs	r1, r3
 8001b12:	0020      	movs	r0, r4
 8001b14:	f7fe faf6 	bl	8000104 <__udivsi3>
 8001b18:	0003      	movs	r3, r0
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	f001 f8e3 	bl	8002ce6 <HAL_SYSTICK_Config>
 8001b20:	1e03      	subs	r3, r0, #0
 8001b22:	d112      	bne.n	8001b4a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b03      	cmp	r3, #3
 8001b28:	d80a      	bhi.n	8001b40 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	425b      	negs	r3, r3
 8001b30:	2200      	movs	r2, #0
 8001b32:	0018      	movs	r0, r3
 8001b34:	f001 f8b2 	bl	8002c9c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b38:	4b0e      	ldr	r3, [pc, #56]	; (8001b74 <HAL_InitTick+0x90>)
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	e00d      	b.n	8001b5c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001b40:	230f      	movs	r3, #15
 8001b42:	18fb      	adds	r3, r7, r3
 8001b44:	2201      	movs	r2, #1
 8001b46:	701a      	strb	r2, [r3, #0]
 8001b48:	e008      	b.n	8001b5c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b4a:	230f      	movs	r3, #15
 8001b4c:	18fb      	adds	r3, r7, r3
 8001b4e:	2201      	movs	r2, #1
 8001b50:	701a      	strb	r2, [r3, #0]
 8001b52:	e003      	b.n	8001b5c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b54:	230f      	movs	r3, #15
 8001b56:	18fb      	adds	r3, r7, r3
 8001b58:	2201      	movs	r2, #1
 8001b5a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001b5c:	230f      	movs	r3, #15
 8001b5e:	18fb      	adds	r3, r7, r3
 8001b60:	781b      	ldrb	r3, [r3, #0]
}
 8001b62:	0018      	movs	r0, r3
 8001b64:	46bd      	mov	sp, r7
 8001b66:	b005      	add	sp, #20
 8001b68:	bd90      	pop	{r4, r7, pc}
 8001b6a:	46c0      	nop			; (mov r8, r8)
 8001b6c:	20000008 	.word	0x20000008
 8001b70:	20000000 	.word	0x20000000
 8001b74:	20000004 	.word	0x20000004

08001b78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b7c:	4b05      	ldr	r3, [pc, #20]	; (8001b94 <HAL_IncTick+0x1c>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	001a      	movs	r2, r3
 8001b82:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <HAL_IncTick+0x20>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	18d2      	adds	r2, r2, r3
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <HAL_IncTick+0x20>)
 8001b8a:	601a      	str	r2, [r3, #0]
}
 8001b8c:	46c0      	nop			; (mov r8, r8)
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	20000008 	.word	0x20000008
 8001b98:	200000f8 	.word	0x200000f8

08001b9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001ba0:	4b02      	ldr	r3, [pc, #8]	; (8001bac <HAL_GetTick+0x10>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
}
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	200000f8 	.word	0x200000f8

08001bb0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a06      	ldr	r2, [pc, #24]	; (8001bd8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	0019      	movs	r1, r3
 8001bc2:	4b04      	ldr	r3, [pc, #16]	; (8001bd4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	601a      	str	r2, [r3, #0]
}
 8001bca:	46c0      	nop			; (mov r8, r8)
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	b002      	add	sp, #8
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	46c0      	nop			; (mov r8, r8)
 8001bd4:	40010000 	.word	0x40010000
 8001bd8:	fffff9ff 	.word	0xfffff9ff

08001bdc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a05      	ldr	r2, [pc, #20]	; (8001c00 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001bec:	401a      	ands	r2, r3
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	431a      	orrs	r2, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	601a      	str	r2, [r3, #0]
}
 8001bf6:	46c0      	nop			; (mov r8, r8)
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	b002      	add	sp, #8
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	46c0      	nop			; (mov r8, r8)
 8001c00:	fe3fffff 	.word	0xfe3fffff

08001c04 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	23e0      	movs	r3, #224	; 0xe0
 8001c12:	045b      	lsls	r3, r3, #17
 8001c14:	4013      	ands	r3, r2
}
 8001c16:	0018      	movs	r0, r3
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	b002      	add	sp, #8
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b084      	sub	sp, #16
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	60f8      	str	r0, [r7, #12]
 8001c26:	60b9      	str	r1, [r7, #8]
 8001c28:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	695b      	ldr	r3, [r3, #20]
 8001c2e:	68ba      	ldr	r2, [r7, #8]
 8001c30:	2104      	movs	r1, #4
 8001c32:	400a      	ands	r2, r1
 8001c34:	2107      	movs	r1, #7
 8001c36:	4091      	lsls	r1, r2
 8001c38:	000a      	movs	r2, r1
 8001c3a:	43d2      	mvns	r2, r2
 8001c3c:	401a      	ands	r2, r3
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	2104      	movs	r1, #4
 8001c42:	400b      	ands	r3, r1
 8001c44:	6879      	ldr	r1, [r7, #4]
 8001c46:	4099      	lsls	r1, r3
 8001c48:	000b      	movs	r3, r1
 8001c4a:	431a      	orrs	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001c50:	46c0      	nop			; (mov r8, r8)
 8001c52:	46bd      	mov	sp, r7
 8001c54:	b004      	add	sp, #16
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	68da      	ldr	r2, [r3, #12]
 8001c64:	23c0      	movs	r3, #192	; 0xc0
 8001c66:	011b      	lsls	r3, r3, #4
 8001c68:	4013      	ands	r3, r2
 8001c6a:	d101      	bne.n	8001c70 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e000      	b.n	8001c72 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001c70:	2300      	movs	r3, #0
}
 8001c72:	0018      	movs	r0, r3
 8001c74:	46bd      	mov	sp, r7
 8001c76:	b002      	add	sp, #8
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b084      	sub	sp, #16
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	60f8      	str	r0, [r7, #12]
 8001c82:	60b9      	str	r1, [r7, #8]
 8001c84:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c8a:	68ba      	ldr	r2, [r7, #8]
 8001c8c:	211f      	movs	r1, #31
 8001c8e:	400a      	ands	r2, r1
 8001c90:	210f      	movs	r1, #15
 8001c92:	4091      	lsls	r1, r2
 8001c94:	000a      	movs	r2, r1
 8001c96:	43d2      	mvns	r2, r2
 8001c98:	401a      	ands	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	0e9b      	lsrs	r3, r3, #26
 8001c9e:	210f      	movs	r1, #15
 8001ca0:	4019      	ands	r1, r3
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	201f      	movs	r0, #31
 8001ca6:	4003      	ands	r3, r0
 8001ca8:	4099      	lsls	r1, r3
 8001caa:	000b      	movs	r3, r1
 8001cac:	431a      	orrs	r2, r3
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001cb2:	46c0      	nop			; (mov r8, r8)
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	b004      	add	sp, #16
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
 8001cc2:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	035b      	lsls	r3, r3, #13
 8001ccc:	0b5b      	lsrs	r3, r3, #13
 8001cce:	431a      	orrs	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001cd4:	46c0      	nop			; (mov r8, r8)
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b002      	add	sp, #8
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	0352      	lsls	r2, r2, #13
 8001cee:	0b52      	lsrs	r2, r2, #13
 8001cf0:	43d2      	mvns	r2, r2
 8001cf2:	401a      	ands	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001cf8:	46c0      	nop			; (mov r8, r8)
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	b002      	add	sp, #8
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	695b      	ldr	r3, [r3, #20]
 8001d10:	68ba      	ldr	r2, [r7, #8]
 8001d12:	0212      	lsls	r2, r2, #8
 8001d14:	43d2      	mvns	r2, r2
 8001d16:	401a      	ands	r2, r3
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	021b      	lsls	r3, r3, #8
 8001d1c:	6879      	ldr	r1, [r7, #4]
 8001d1e:	400b      	ands	r3, r1
 8001d20:	4904      	ldr	r1, [pc, #16]	; (8001d34 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001d22:	400b      	ands	r3, r1
 8001d24:	431a      	orrs	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001d2a:	46c0      	nop			; (mov r8, r8)
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	b004      	add	sp, #16
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	46c0      	nop			; (mov r8, r8)
 8001d34:	07ffff00 	.word	0x07ffff00

08001d38 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	4a05      	ldr	r2, [pc, #20]	; (8001d5c <LL_ADC_EnableInternalRegulator+0x24>)
 8001d46:	4013      	ands	r3, r2
 8001d48:	2280      	movs	r2, #128	; 0x80
 8001d4a:	0552      	lsls	r2, r2, #21
 8001d4c:	431a      	orrs	r2, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001d52:	46c0      	nop			; (mov r8, r8)
 8001d54:	46bd      	mov	sp, r7
 8001d56:	b002      	add	sp, #8
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	46c0      	nop			; (mov r8, r8)
 8001d5c:	6fffffe8 	.word	0x6fffffe8

08001d60 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689a      	ldr	r2, [r3, #8]
 8001d6c:	2380      	movs	r3, #128	; 0x80
 8001d6e:	055b      	lsls	r3, r3, #21
 8001d70:	401a      	ands	r2, r3
 8001d72:	2380      	movs	r3, #128	; 0x80
 8001d74:	055b      	lsls	r3, r3, #21
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d101      	bne.n	8001d7e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e000      	b.n	8001d80 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001d7e:	2300      	movs	r3, #0
}
 8001d80:	0018      	movs	r0, r3
 8001d82:	46bd      	mov	sp, r7
 8001d84:	b002      	add	sp, #8
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	4a04      	ldr	r2, [pc, #16]	; (8001da8 <LL_ADC_Enable+0x20>)
 8001d96:	4013      	ands	r3, r2
 8001d98:	2201      	movs	r2, #1
 8001d9a:	431a      	orrs	r2, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001da0:	46c0      	nop			; (mov r8, r8)
 8001da2:	46bd      	mov	sp, r7
 8001da4:	b002      	add	sp, #8
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	7fffffe8 	.word	0x7fffffe8

08001dac <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	4a04      	ldr	r2, [pc, #16]	; (8001dcc <LL_ADC_Disable+0x20>)
 8001dba:	4013      	ands	r3, r2
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001dc4:	46c0      	nop			; (mov r8, r8)
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	b002      	add	sp, #8
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	7fffffe8 	.word	0x7fffffe8

08001dd0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	4013      	ands	r3, r2
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d101      	bne.n	8001de8 <LL_ADC_IsEnabled+0x18>
 8001de4:	2301      	movs	r3, #1
 8001de6:	e000      	b.n	8001dea <LL_ADC_IsEnabled+0x1a>
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	0018      	movs	r0, r3
 8001dec:	46bd      	mov	sp, r7
 8001dee:	b002      	add	sp, #8
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b082      	sub	sp, #8
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	2202      	movs	r2, #2
 8001e00:	4013      	ands	r3, r2
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d101      	bne.n	8001e0a <LL_ADC_IsDisableOngoing+0x18>
 8001e06:	2301      	movs	r3, #1
 8001e08:	e000      	b.n	8001e0c <LL_ADC_IsDisableOngoing+0x1a>
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b002      	add	sp, #8
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	4a04      	ldr	r2, [pc, #16]	; (8001e34 <LL_ADC_REG_StartConversion+0x20>)
 8001e22:	4013      	ands	r3, r2
 8001e24:	2204      	movs	r2, #4
 8001e26:	431a      	orrs	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001e2c:	46c0      	nop			; (mov r8, r8)
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	b002      	add	sp, #8
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	7fffffe8 	.word	0x7fffffe8

08001e38 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	2204      	movs	r2, #4
 8001e46:	4013      	ands	r3, r2
 8001e48:	2b04      	cmp	r3, #4
 8001e4a:	d101      	bne.n	8001e50 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e000      	b.n	8001e52 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	0018      	movs	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	b002      	add	sp, #8
 8001e58:	bd80      	pop	{r7, pc}
	...

08001e5c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b088      	sub	sp, #32
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e64:	231f      	movs	r3, #31
 8001e66:	18fb      	adds	r3, r7, r3
 8001e68:	2200      	movs	r2, #0
 8001e6a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e1b1      	b.n	80021e6 <HAL_ADC_Init+0x38a>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d10a      	bne.n	8001ea0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	f7ff fd2b 	bl	80018e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2200      	movs	r2, #0
 8001e96:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2254      	movs	r2, #84	; 0x54
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	0018      	movs	r0, r3
 8001ea6:	f7ff ff5b 	bl	8001d60 <LL_ADC_IsInternalRegulatorEnabled>
 8001eaa:	1e03      	subs	r3, r0, #0
 8001eac:	d115      	bne.n	8001eda <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	0018      	movs	r0, r3
 8001eb4:	f7ff ff40 	bl	8001d38 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001eb8:	4bcd      	ldr	r3, [pc, #820]	; (80021f0 <HAL_ADC_Init+0x394>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	49cd      	ldr	r1, [pc, #820]	; (80021f4 <HAL_ADC_Init+0x398>)
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	f7fe f920 	bl	8000104 <__udivsi3>
 8001ec4:	0003      	movs	r3, r0
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001ecc:	e002      	b.n	8001ed4 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	3b01      	subs	r3, #1
 8001ed2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f9      	bne.n	8001ece <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	0018      	movs	r0, r3
 8001ee0:	f7ff ff3e 	bl	8001d60 <LL_ADC_IsInternalRegulatorEnabled>
 8001ee4:	1e03      	subs	r3, r0, #0
 8001ee6:	d10f      	bne.n	8001f08 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eec:	2210      	movs	r2, #16
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ef8:	2201      	movs	r2, #1
 8001efa:	431a      	orrs	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001f00:	231f      	movs	r3, #31
 8001f02:	18fb      	adds	r3, r7, r3
 8001f04:	2201      	movs	r2, #1
 8001f06:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	0018      	movs	r0, r3
 8001f0e:	f7ff ff93 	bl	8001e38 <LL_ADC_REG_IsConversionOngoing>
 8001f12:	0003      	movs	r3, r0
 8001f14:	60fb      	str	r3, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f1a:	2210      	movs	r2, #16
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d000      	beq.n	8001f22 <HAL_ADC_Init+0xc6>
 8001f20:	e154      	b.n	80021cc <HAL_ADC_Init+0x370>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d000      	beq.n	8001f2a <HAL_ADC_Init+0xce>
 8001f28:	e150      	b.n	80021cc <HAL_ADC_Init+0x370>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f2e:	4ab2      	ldr	r2, [pc, #712]	; (80021f8 <HAL_ADC_Init+0x39c>)
 8001f30:	4013      	ands	r3, r2
 8001f32:	2202      	movs	r2, #2
 8001f34:	431a      	orrs	r2, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	0018      	movs	r0, r3
 8001f40:	f7ff ff46 	bl	8001dd0 <LL_ADC_IsEnabled>
 8001f44:	1e03      	subs	r3, r0, #0
 8001f46:	d156      	bne.n	8001ff6 <HAL_ADC_Init+0x19a>
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	2218      	movs	r2, #24
 8001f50:	4393      	bics	r3, r2
 8001f52:	0019      	movs	r1, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	0f9b      	lsrs	r3, r3, #30
 8001f66:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	697a      	ldr	r2, [r7, #20]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	223c      	movs	r2, #60	; 0x3c
 8001f78:	5c9b      	ldrb	r3, [r3, r2]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d111      	bne.n	8001fa2 <HAL_ADC_Init+0x146>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	0f9b      	lsrs	r3, r3, #30
 8001f84:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001f8a:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001f90:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8001f96:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	691b      	ldr	r3, [r3, #16]
 8001fa8:	4a94      	ldr	r2, [pc, #592]	; (80021fc <HAL_ADC_Init+0x3a0>)
 8001faa:	4013      	ands	r3, r2
 8001fac:	0019      	movs	r1, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685a      	ldr	r2, [r3, #4]
 8001fbc:	23c0      	movs	r3, #192	; 0xc0
 8001fbe:	061b      	lsls	r3, r3, #24
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d018      	beq.n	8001ff6 <HAL_ADC_Init+0x19a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001fc8:	2380      	movs	r3, #128	; 0x80
 8001fca:	05db      	lsls	r3, r3, #23
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d012      	beq.n	8001ff6 <HAL_ADC_Init+0x19a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001fd4:	2380      	movs	r3, #128	; 0x80
 8001fd6:	061b      	lsls	r3, r3, #24
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d00c      	beq.n	8001ff6 <HAL_ADC_Init+0x19a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001fdc:	4b88      	ldr	r3, [pc, #544]	; (8002200 <HAL_ADC_Init+0x3a4>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a88      	ldr	r2, [pc, #544]	; (8002204 <HAL_ADC_Init+0x3a8>)
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	0019      	movs	r1, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	23f0      	movs	r3, #240	; 0xf0
 8001fec:	039b      	lsls	r3, r3, #14
 8001fee:	401a      	ands	r2, r3
 8001ff0:	4b83      	ldr	r3, [pc, #524]	; (8002200 <HAL_ADC_Init+0x3a4>)
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	601a      	str	r2, [r3, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	7e1b      	ldrb	r3, [r3, #24]
 8001ffa:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	7e5b      	ldrb	r3, [r3, #25]
 8002000:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002002:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	7e9b      	ldrb	r3, [r3, #26]
 8002008:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800200a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002010:	2b00      	cmp	r3, #0
 8002012:	d002      	beq.n	800201a <HAL_ADC_Init+0x1be>
 8002014:	2380      	movs	r3, #128	; 0x80
 8002016:	015b      	lsls	r3, r3, #5
 8002018:	e000      	b.n	800201c <HAL_ADC_Init+0x1c0>
 800201a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800201c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002022:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	691b      	ldr	r3, [r3, #16]
 8002028:	2b00      	cmp	r3, #0
 800202a:	da04      	bge.n	8002036 <HAL_ADC_Init+0x1da>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	691b      	ldr	r3, [r3, #16]
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	085b      	lsrs	r3, r3, #1
 8002034:	e001      	b.n	800203a <HAL_ADC_Init+0x1de>
 8002036:	2380      	movs	r3, #128	; 0x80
 8002038:	039b      	lsls	r3, r3, #14
                 hadc->Init.DataAlign                                           |
 800203a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	212c      	movs	r1, #44	; 0x2c
 8002040:	5c5b      	ldrb	r3, [r3, r1]
 8002042:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002044:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002046:	69ba      	ldr	r2, [r7, #24]
 8002048:	4313      	orrs	r3, r2
 800204a:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2220      	movs	r2, #32
 8002050:	5c9b      	ldrb	r3, [r3, r2]
 8002052:	2b01      	cmp	r3, #1
 8002054:	d115      	bne.n	8002082 <HAL_ADC_Init+0x226>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	7e9b      	ldrb	r3, [r3, #26]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d105      	bne.n	800206a <HAL_ADC_Init+0x20e>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	2280      	movs	r2, #128	; 0x80
 8002062:	0252      	lsls	r2, r2, #9
 8002064:	4313      	orrs	r3, r2
 8002066:	61bb      	str	r3, [r7, #24]
 8002068:	e00b      	b.n	8002082 <HAL_ADC_Init+0x226>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800206e:	2220      	movs	r2, #32
 8002070:	431a      	orrs	r2, r3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800207a:	2201      	movs	r2, #1
 800207c:	431a      	orrs	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002086:	2b00      	cmp	r3, #0
 8002088:	d00a      	beq.n	80020a0 <HAL_ADC_Init+0x244>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800208e:	23e0      	movs	r3, #224	; 0xe0
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	401a      	ands	r2, r3
                   hadc->Init.ExternalTrigConvEdge);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002098:	4313      	orrs	r3, r2
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	4313      	orrs	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	4a58      	ldr	r2, [pc, #352]	; (8002208 <HAL_ADC_Init+0x3ac>)
 80020a8:	4013      	ands	r3, r2
 80020aa:	0019      	movs	r1, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	430a      	orrs	r2, r1
 80020b4:	60da      	str	r2, [r3, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	4a53      	ldr	r2, [pc, #332]	; (800220c <HAL_ADC_Init+0x3b0>)
 80020be:	4013      	ands	r3, r2
 80020c0:	0019      	movs	r1, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	697a      	ldr	r2, [r7, #20]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	611a      	str	r2, [r3, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6818      	ldr	r0, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020d4:	001a      	movs	r2, r3
 80020d6:	2100      	movs	r1, #0
 80020d8:	f7ff fda1 	bl	8001c1e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6818      	ldr	r0, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e4:	494a      	ldr	r1, [pc, #296]	; (8002210 <HAL_ADC_Init+0x3b4>)
 80020e6:	001a      	movs	r2, r3
 80020e8:	f7ff fd99 	bl	8001c1e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d109      	bne.n	8002108 <HAL_ADC_Init+0x2ac>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2110      	movs	r1, #16
 8002100:	4249      	negs	r1, r1
 8002102:	430a      	orrs	r2, r1
 8002104:	629a      	str	r2, [r3, #40]	; 0x28
 8002106:	e03a      	b.n	800217e <HAL_ADC_Init+0x322>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	691a      	ldr	r2, [r3, #16]
 800210c:	2380      	movs	r3, #128	; 0x80
 800210e:	039b      	lsls	r3, r3, #14
 8002110:	429a      	cmp	r2, r3
 8002112:	d134      	bne.n	800217e <HAL_ADC_Init+0x322>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002114:	2300      	movs	r3, #0
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	e00c      	b.n	8002134 <HAL_ADC_Init+0x2d8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	40da      	lsrs	r2, r3
 8002124:	0013      	movs	r3, r2
 8002126:	220f      	movs	r2, #15
 8002128:	4013      	ands	r3, r2
 800212a:	2b0f      	cmp	r3, #15
 800212c:	d006      	beq.n	800213c <HAL_ADC_Init+0x2e0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	3301      	adds	r3, #1
 8002132:	613b      	str	r3, [r7, #16]
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	2b07      	cmp	r3, #7
 8002138:	d9ef      	bls.n	800211a <HAL_ADC_Init+0x2be>
 800213a:	e000      	b.n	800213e <HAL_ADC_Init+0x2e2>
            ADC_CHSELR_SQ1)
        {
          break;
 800213c:	46c0      	nop			; (mov r8, r8)
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d109      	bne.n	8002158 <HAL_ADC_Init+0x2fc>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2110      	movs	r1, #16
 8002150:	4249      	negs	r1, r1
 8002152:	430a      	orrs	r2, r1
 8002154:	629a      	str	r2, [r3, #40]	; 0x28
 8002156:	e012      	b.n	800217e <HAL_ADC_Init+0x322>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	3b01      	subs	r3, #1
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	221c      	movs	r2, #28
 8002168:	4013      	ands	r3, r2
 800216a:	2210      	movs	r2, #16
 800216c:	4252      	negs	r2, r2
 800216e:	409a      	lsls	r2, r3
 8002170:	0011      	movs	r1, r2
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	430a      	orrs	r2, r1
 800217c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	4a23      	ldr	r2, [pc, #140]	; (8002214 <HAL_ADC_Init+0x3b8>)
 8002186:	4013      	ands	r3, r2
 8002188:	69ba      	ldr	r2, [r7, #24]
 800218a:	429a      	cmp	r2, r3
 800218c:	d10b      	bne.n	80021a6 <HAL_ADC_Init+0x34a>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002198:	2203      	movs	r2, #3
 800219a:	4393      	bics	r3, r2
 800219c:	2201      	movs	r2, #1
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80021a4:	e01c      	b.n	80021e0 <HAL_ADC_Init+0x384>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021aa:	2212      	movs	r2, #18
 80021ac:	4393      	bics	r3, r2
 80021ae:	2210      	movs	r2, #16
 80021b0:	431a      	orrs	r2, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021ba:	2201      	movs	r2, #1
 80021bc:	431a      	orrs	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80021c2:	231f      	movs	r3, #31
 80021c4:	18fb      	adds	r3, r7, r3
 80021c6:	2201      	movs	r2, #1
 80021c8:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80021ca:	e009      	b.n	80021e0 <HAL_ADC_Init+0x384>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d0:	2210      	movs	r2, #16
 80021d2:	431a      	orrs	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80021d8:	231f      	movs	r3, #31
 80021da:	18fb      	adds	r3, r7, r3
 80021dc:	2201      	movs	r2, #1
 80021de:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80021e0:	231f      	movs	r3, #31
 80021e2:	18fb      	adds	r3, r7, r3
 80021e4:	781b      	ldrb	r3, [r3, #0]
}
 80021e6:	0018      	movs	r0, r3
 80021e8:	46bd      	mov	sp, r7
 80021ea:	b008      	add	sp, #32
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	46c0      	nop			; (mov r8, r8)
 80021f0:	20000000 	.word	0x20000000
 80021f4:	00030d40 	.word	0x00030d40
 80021f8:	fffffefd 	.word	0xfffffefd
 80021fc:	1ffffc02 	.word	0x1ffffc02
 8002200:	40012708 	.word	0x40012708
 8002204:	ffc3ffff 	.word	0xffc3ffff
 8002208:	fffe0219 	.word	0xfffe0219
 800220c:	dffffc02 	.word	0xdffffc02
 8002210:	07ffff04 	.word	0x07ffff04
 8002214:	833fffe7 	.word	0x833fffe7

08002218 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002218:	b5b0      	push	{r4, r5, r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	0018      	movs	r0, r3
 800222a:	f7ff fe05 	bl	8001e38 <LL_ADC_REG_IsConversionOngoing>
 800222e:	1e03      	subs	r3, r0, #0
 8002230:	d16c      	bne.n	800230c <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2254      	movs	r2, #84	; 0x54
 8002236:	5c9b      	ldrb	r3, [r3, r2]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d101      	bne.n	8002240 <HAL_ADC_Start_DMA+0x28>
 800223c:	2302      	movs	r3, #2
 800223e:	e06c      	b.n	800231a <HAL_ADC_Start_DMA+0x102>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2254      	movs	r2, #84	; 0x54
 8002244:	2101      	movs	r1, #1
 8002246:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	2201      	movs	r2, #1
 8002250:	4013      	ands	r3, r2
 8002252:	d113      	bne.n	800227c <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	0018      	movs	r0, r3
 800225a:	f7ff fdb9 	bl	8001dd0 <LL_ADC_IsEnabled>
 800225e:	1e03      	subs	r3, r0, #0
 8002260:	d004      	beq.n	800226c <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	0018      	movs	r0, r3
 8002268:	f7ff fda0 	bl	8001dac <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	68da      	ldr	r2, [r3, #12]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2101      	movs	r1, #1
 8002278:	430a      	orrs	r2, r1
 800227a:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800227c:	2517      	movs	r5, #23
 800227e:	197c      	adds	r4, r7, r5
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	0018      	movs	r0, r3
 8002284:	f000 fa46 	bl	8002714 <ADC_Enable>
 8002288:	0003      	movs	r3, r0
 800228a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800228c:	002c      	movs	r4, r5
 800228e:	193b      	adds	r3, r7, r4
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d13e      	bne.n	8002314 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800229a:	4a22      	ldr	r2, [pc, #136]	; (8002324 <HAL_ADC_Start_DMA+0x10c>)
 800229c:	4013      	ands	r3, r2
 800229e:	2280      	movs	r2, #128	; 0x80
 80022a0:	0052      	lsls	r2, r2, #1
 80022a2:	431a      	orrs	r2, r3
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2200      	movs	r2, #0
 80022ac:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022b2:	4a1d      	ldr	r2, [pc, #116]	; (8002328 <HAL_ADC_Start_DMA+0x110>)
 80022b4:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022ba:	4a1c      	ldr	r2, [pc, #112]	; (800232c <HAL_ADC_Start_DMA+0x114>)
 80022bc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022c2:	4a1b      	ldr	r2, [pc, #108]	; (8002330 <HAL_ADC_Start_DMA+0x118>)
 80022c4:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	221c      	movs	r2, #28
 80022cc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2254      	movs	r2, #84	; 0x54
 80022d2:	2100      	movs	r1, #0
 80022d4:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2110      	movs	r1, #16
 80022e2:	430a      	orrs	r2, r1
 80022e4:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	3340      	adds	r3, #64	; 0x40
 80022f0:	0019      	movs	r1, r3
 80022f2:	68ba      	ldr	r2, [r7, #8]
 80022f4:	193c      	adds	r4, r7, r4
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f000 fdae 	bl	8002e58 <HAL_DMA_Start_IT>
 80022fc:	0003      	movs	r3, r0
 80022fe:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	0018      	movs	r0, r3
 8002306:	f7ff fd85 	bl	8001e14 <LL_ADC_REG_StartConversion>
 800230a:	e003      	b.n	8002314 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800230c:	2317      	movs	r3, #23
 800230e:	18fb      	adds	r3, r7, r3
 8002310:	2202      	movs	r2, #2
 8002312:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002314:	2317      	movs	r3, #23
 8002316:	18fb      	adds	r3, r7, r3
 8002318:	781b      	ldrb	r3, [r3, #0]
}
 800231a:	0018      	movs	r0, r3
 800231c:	46bd      	mov	sp, r7
 800231e:	b006      	add	sp, #24
 8002320:	bdb0      	pop	{r4, r5, r7, pc}
 8002322:	46c0      	nop			; (mov r8, r8)
 8002324:	fffff0fe 	.word	0xfffff0fe
 8002328:	080028dd 	.word	0x080028dd
 800232c:	080029a5 	.word	0x080029a5
 8002330:	080029c3 	.word	0x080029c3

08002334 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800233c:	46c0      	nop			; (mov r8, r8)
 800233e:	46bd      	mov	sp, r7
 8002340:	b002      	add	sp, #8
 8002342:	bd80      	pop	{r7, pc}

08002344 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800234c:	46c0      	nop			; (mov r8, r8)
 800234e:	46bd      	mov	sp, r7
 8002350:	b002      	add	sp, #8
 8002352:	bd80      	pop	{r7, pc}

08002354 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800235c:	46c0      	nop			; (mov r8, r8)
 800235e:	46bd      	mov	sp, r7
 8002360:	b002      	add	sp, #8
 8002362:	bd80      	pop	{r7, pc}

08002364 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800236e:	2317      	movs	r3, #23
 8002370:	18fb      	adds	r3, r7, r3
 8002372:	2200      	movs	r2, #0
 8002374:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002376:	2300      	movs	r3, #0
 8002378:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2254      	movs	r2, #84	; 0x54
 800237e:	5c9b      	ldrb	r3, [r3, r2]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d101      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x24>
 8002384:	2302      	movs	r3, #2
 8002386:	e1c0      	b.n	800270a <HAL_ADC_ConfigChannel+0x3a6>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2254      	movs	r2, #84	; 0x54
 800238c:	2101      	movs	r1, #1
 800238e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	0018      	movs	r0, r3
 8002396:	f7ff fd4f 	bl	8001e38 <LL_ADC_REG_IsConversionOngoing>
 800239a:	1e03      	subs	r3, r0, #0
 800239c:	d000      	beq.n	80023a0 <HAL_ADC_ConfigChannel+0x3c>
 800239e:	e1a3      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d100      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x46>
 80023a8:	e143      	b.n	8002632 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	691a      	ldr	r2, [r3, #16]
 80023ae:	2380      	movs	r3, #128	; 0x80
 80023b0:	061b      	lsls	r3, r3, #24
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d004      	beq.n	80023c0 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80023ba:	4ac1      	ldr	r2, [pc, #772]	; (80026c0 <HAL_ADC_ConfigChannel+0x35c>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d108      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	0019      	movs	r1, r3
 80023ca:	0010      	movs	r0, r2
 80023cc:	f7ff fc75 	bl	8001cba <LL_ADC_REG_SetSequencerChAdd>
 80023d0:	e0c9      	b.n	8002566 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	211f      	movs	r1, #31
 80023dc:	400b      	ands	r3, r1
 80023de:	210f      	movs	r1, #15
 80023e0:	4099      	lsls	r1, r3
 80023e2:	000b      	movs	r3, r1
 80023e4:	43db      	mvns	r3, r3
 80023e6:	4013      	ands	r3, r2
 80023e8:	0019      	movs	r1, r3
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	035b      	lsls	r3, r3, #13
 80023f0:	0b5b      	lsrs	r3, r3, #13
 80023f2:	d105      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x9c>
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	0e9b      	lsrs	r3, r3, #26
 80023fa:	221f      	movs	r2, #31
 80023fc:	4013      	ands	r3, r2
 80023fe:	e098      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2201      	movs	r2, #1
 8002406:	4013      	ands	r3, r2
 8002408:	d000      	beq.n	800240c <HAL_ADC_ConfigChannel+0xa8>
 800240a:	e091      	b.n	8002530 <HAL_ADC_ConfigChannel+0x1cc>
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2202      	movs	r2, #2
 8002412:	4013      	ands	r3, r2
 8002414:	d000      	beq.n	8002418 <HAL_ADC_ConfigChannel+0xb4>
 8002416:	e089      	b.n	800252c <HAL_ADC_ConfigChannel+0x1c8>
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2204      	movs	r2, #4
 800241e:	4013      	ands	r3, r2
 8002420:	d000      	beq.n	8002424 <HAL_ADC_ConfigChannel+0xc0>
 8002422:	e081      	b.n	8002528 <HAL_ADC_ConfigChannel+0x1c4>
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2208      	movs	r2, #8
 800242a:	4013      	ands	r3, r2
 800242c:	d000      	beq.n	8002430 <HAL_ADC_ConfigChannel+0xcc>
 800242e:	e079      	b.n	8002524 <HAL_ADC_ConfigChannel+0x1c0>
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2210      	movs	r2, #16
 8002436:	4013      	ands	r3, r2
 8002438:	d000      	beq.n	800243c <HAL_ADC_ConfigChannel+0xd8>
 800243a:	e071      	b.n	8002520 <HAL_ADC_ConfigChannel+0x1bc>
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2220      	movs	r2, #32
 8002442:	4013      	ands	r3, r2
 8002444:	d000      	beq.n	8002448 <HAL_ADC_ConfigChannel+0xe4>
 8002446:	e069      	b.n	800251c <HAL_ADC_ConfigChannel+0x1b8>
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2240      	movs	r2, #64	; 0x40
 800244e:	4013      	ands	r3, r2
 8002450:	d000      	beq.n	8002454 <HAL_ADC_ConfigChannel+0xf0>
 8002452:	e061      	b.n	8002518 <HAL_ADC_ConfigChannel+0x1b4>
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2280      	movs	r2, #128	; 0x80
 800245a:	4013      	ands	r3, r2
 800245c:	d000      	beq.n	8002460 <HAL_ADC_ConfigChannel+0xfc>
 800245e:	e059      	b.n	8002514 <HAL_ADC_ConfigChannel+0x1b0>
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	2380      	movs	r3, #128	; 0x80
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	4013      	ands	r3, r2
 800246a:	d151      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x1ac>
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	2380      	movs	r3, #128	; 0x80
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	4013      	ands	r3, r2
 8002476:	d149      	bne.n	800250c <HAL_ADC_ConfigChannel+0x1a8>
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	2380      	movs	r3, #128	; 0x80
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	4013      	ands	r3, r2
 8002482:	d141      	bne.n	8002508 <HAL_ADC_ConfigChannel+0x1a4>
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	2380      	movs	r3, #128	; 0x80
 800248a:	011b      	lsls	r3, r3, #4
 800248c:	4013      	ands	r3, r2
 800248e:	d139      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x1a0>
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	2380      	movs	r3, #128	; 0x80
 8002496:	015b      	lsls	r3, r3, #5
 8002498:	4013      	ands	r3, r2
 800249a:	d131      	bne.n	8002500 <HAL_ADC_ConfigChannel+0x19c>
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	2380      	movs	r3, #128	; 0x80
 80024a2:	019b      	lsls	r3, r3, #6
 80024a4:	4013      	ands	r3, r2
 80024a6:	d129      	bne.n	80024fc <HAL_ADC_ConfigChannel+0x198>
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	2380      	movs	r3, #128	; 0x80
 80024ae:	01db      	lsls	r3, r3, #7
 80024b0:	4013      	ands	r3, r2
 80024b2:	d121      	bne.n	80024f8 <HAL_ADC_ConfigChannel+0x194>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	2380      	movs	r3, #128	; 0x80
 80024ba:	021b      	lsls	r3, r3, #8
 80024bc:	4013      	ands	r3, r2
 80024be:	d119      	bne.n	80024f4 <HAL_ADC_ConfigChannel+0x190>
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	2380      	movs	r3, #128	; 0x80
 80024c6:	025b      	lsls	r3, r3, #9
 80024c8:	4013      	ands	r3, r2
 80024ca:	d111      	bne.n	80024f0 <HAL_ADC_ConfigChannel+0x18c>
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	2380      	movs	r3, #128	; 0x80
 80024d2:	029b      	lsls	r3, r3, #10
 80024d4:	4013      	ands	r3, r2
 80024d6:	d109      	bne.n	80024ec <HAL_ADC_ConfigChannel+0x188>
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	2380      	movs	r3, #128	; 0x80
 80024de:	02db      	lsls	r3, r3, #11
 80024e0:	4013      	ands	r3, r2
 80024e2:	d001      	beq.n	80024e8 <HAL_ADC_ConfigChannel+0x184>
 80024e4:	2312      	movs	r3, #18
 80024e6:	e024      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 80024e8:	2300      	movs	r3, #0
 80024ea:	e022      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 80024ec:	2311      	movs	r3, #17
 80024ee:	e020      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 80024f0:	2310      	movs	r3, #16
 80024f2:	e01e      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 80024f4:	230f      	movs	r3, #15
 80024f6:	e01c      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 80024f8:	230e      	movs	r3, #14
 80024fa:	e01a      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 80024fc:	230d      	movs	r3, #13
 80024fe:	e018      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002500:	230c      	movs	r3, #12
 8002502:	e016      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002504:	230b      	movs	r3, #11
 8002506:	e014      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002508:	230a      	movs	r3, #10
 800250a:	e012      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 800250c:	2309      	movs	r3, #9
 800250e:	e010      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002510:	2308      	movs	r3, #8
 8002512:	e00e      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002514:	2307      	movs	r3, #7
 8002516:	e00c      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002518:	2306      	movs	r3, #6
 800251a:	e00a      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 800251c:	2305      	movs	r3, #5
 800251e:	e008      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002520:	2304      	movs	r3, #4
 8002522:	e006      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002524:	2303      	movs	r3, #3
 8002526:	e004      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002528:	2302      	movs	r3, #2
 800252a:	e002      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 800252c:	2301      	movs	r3, #1
 800252e:	e000      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002530:	2300      	movs	r3, #0
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	6852      	ldr	r2, [r2, #4]
 8002536:	201f      	movs	r0, #31
 8002538:	4002      	ands	r2, r0
 800253a:	4093      	lsls	r3, r2
 800253c:	000a      	movs	r2, r1
 800253e:	431a      	orrs	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	089b      	lsrs	r3, r3, #2
 800254a:	1c5a      	adds	r2, r3, #1
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	69db      	ldr	r3, [r3, #28]
 8002550:	429a      	cmp	r2, r3
 8002552:	d808      	bhi.n	8002566 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6818      	ldr	r0, [r3, #0]
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	6859      	ldr	r1, [r3, #4]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	001a      	movs	r2, r3
 8002562:	f7ff fb8a 	bl	8001c7a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6818      	ldr	r0, [r3, #0]
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	6819      	ldr	r1, [r3, #0]
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	001a      	movs	r2, r3
 8002574:	f7ff fbc4 	bl	8001d00 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2b00      	cmp	r3, #0
 800257e:	db00      	blt.n	8002582 <HAL_ADC_ConfigChannel+0x21e>
 8002580:	e0bc      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002582:	4b50      	ldr	r3, [pc, #320]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 8002584:	0018      	movs	r0, r3
 8002586:	f7ff fb3d 	bl	8001c04 <LL_ADC_GetCommonPathInternalCh>
 800258a:	0003      	movs	r3, r0
 800258c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a4d      	ldr	r2, [pc, #308]	; (80026c8 <HAL_ADC_ConfigChannel+0x364>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d122      	bne.n	80025de <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	2380      	movs	r3, #128	; 0x80
 800259c:	041b      	lsls	r3, r3, #16
 800259e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80025a0:	d11d      	bne.n	80025de <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	2280      	movs	r2, #128	; 0x80
 80025a6:	0412      	lsls	r2, r2, #16
 80025a8:	4313      	orrs	r3, r2
 80025aa:	4a46      	ldr	r2, [pc, #280]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 80025ac:	0019      	movs	r1, r3
 80025ae:	0010      	movs	r0, r2
 80025b0:	f7ff fb14 	bl	8001bdc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025b4:	4b45      	ldr	r3, [pc, #276]	; (80026cc <HAL_ADC_ConfigChannel+0x368>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4945      	ldr	r1, [pc, #276]	; (80026d0 <HAL_ADC_ConfigChannel+0x36c>)
 80025ba:	0018      	movs	r0, r3
 80025bc:	f7fd fda2 	bl	8000104 <__udivsi3>
 80025c0:	0003      	movs	r3, r0
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	0013      	movs	r3, r2
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	189b      	adds	r3, r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80025ce:	e002      	b.n	80025d6 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1f9      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80025dc:	e08e      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a3c      	ldr	r2, [pc, #240]	; (80026d4 <HAL_ADC_ConfigChannel+0x370>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d10e      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x2a2>
 80025e8:	693a      	ldr	r2, [r7, #16]
 80025ea:	2380      	movs	r3, #128	; 0x80
 80025ec:	045b      	lsls	r3, r3, #17
 80025ee:	4013      	ands	r3, r2
 80025f0:	d109      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	2280      	movs	r2, #128	; 0x80
 80025f6:	0452      	lsls	r2, r2, #17
 80025f8:	4313      	orrs	r3, r2
 80025fa:	4a32      	ldr	r2, [pc, #200]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 80025fc:	0019      	movs	r1, r3
 80025fe:	0010      	movs	r0, r2
 8002600:	f7ff faec 	bl	8001bdc <LL_ADC_SetCommonPathInternalCh>
 8002604:	e07a      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a33      	ldr	r2, [pc, #204]	; (80026d8 <HAL_ADC_ConfigChannel+0x374>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d000      	beq.n	8002612 <HAL_ADC_ConfigChannel+0x2ae>
 8002610:	e074      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	2380      	movs	r3, #128	; 0x80
 8002616:	03db      	lsls	r3, r3, #15
 8002618:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800261a:	d000      	beq.n	800261e <HAL_ADC_ConfigChannel+0x2ba>
 800261c:	e06e      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	2280      	movs	r2, #128	; 0x80
 8002622:	03d2      	lsls	r2, r2, #15
 8002624:	4313      	orrs	r3, r2
 8002626:	4a27      	ldr	r2, [pc, #156]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 8002628:	0019      	movs	r1, r3
 800262a:	0010      	movs	r0, r2
 800262c:	f7ff fad6 	bl	8001bdc <LL_ADC_SetCommonPathInternalCh>
 8002630:	e064      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	691a      	ldr	r2, [r3, #16]
 8002636:	2380      	movs	r3, #128	; 0x80
 8002638:	061b      	lsls	r3, r3, #24
 800263a:	429a      	cmp	r2, r3
 800263c:	d004      	beq.n	8002648 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002642:	4a1f      	ldr	r2, [pc, #124]	; (80026c0 <HAL_ADC_ConfigChannel+0x35c>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d107      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	0019      	movs	r1, r3
 8002652:	0010      	movs	r0, r2
 8002654:	f7ff fb42 	bl	8001cdc <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2b00      	cmp	r3, #0
 800265e:	da4d      	bge.n	80026fc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002660:	4b18      	ldr	r3, [pc, #96]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 8002662:	0018      	movs	r0, r3
 8002664:	f7ff face 	bl	8001c04 <LL_ADC_GetCommonPathInternalCh>
 8002668:	0003      	movs	r3, r0
 800266a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a15      	ldr	r2, [pc, #84]	; (80026c8 <HAL_ADC_ConfigChannel+0x364>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d108      	bne.n	8002688 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	4a18      	ldr	r2, [pc, #96]	; (80026dc <HAL_ADC_ConfigChannel+0x378>)
 800267a:	4013      	ands	r3, r2
 800267c:	4a11      	ldr	r2, [pc, #68]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 800267e:	0019      	movs	r1, r3
 8002680:	0010      	movs	r0, r2
 8002682:	f7ff faab 	bl	8001bdc <LL_ADC_SetCommonPathInternalCh>
 8002686:	e039      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a11      	ldr	r2, [pc, #68]	; (80026d4 <HAL_ADC_ConfigChannel+0x370>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d108      	bne.n	80026a4 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	4a12      	ldr	r2, [pc, #72]	; (80026e0 <HAL_ADC_ConfigChannel+0x37c>)
 8002696:	4013      	ands	r3, r2
 8002698:	4a0a      	ldr	r2, [pc, #40]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 800269a:	0019      	movs	r1, r3
 800269c:	0010      	movs	r0, r2
 800269e:	f7ff fa9d 	bl	8001bdc <LL_ADC_SetCommonPathInternalCh>
 80026a2:	e02b      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a0b      	ldr	r2, [pc, #44]	; (80026d8 <HAL_ADC_ConfigChannel+0x374>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d126      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	4a0c      	ldr	r2, [pc, #48]	; (80026e4 <HAL_ADC_ConfigChannel+0x380>)
 80026b2:	4013      	ands	r3, r2
 80026b4:	4a03      	ldr	r2, [pc, #12]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 80026b6:	0019      	movs	r1, r3
 80026b8:	0010      	movs	r0, r2
 80026ba:	f7ff fa8f 	bl	8001bdc <LL_ADC_SetCommonPathInternalCh>
 80026be:	e01d      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
 80026c0:	80000004 	.word	0x80000004
 80026c4:	40012708 	.word	0x40012708
 80026c8:	b0001000 	.word	0xb0001000
 80026cc:	20000000 	.word	0x20000000
 80026d0:	00030d40 	.word	0x00030d40
 80026d4:	b8004000 	.word	0xb8004000
 80026d8:	b4002000 	.word	0xb4002000
 80026dc:	ff7fffff 	.word	0xff7fffff
 80026e0:	feffffff 	.word	0xfeffffff
 80026e4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ec:	2220      	movs	r2, #32
 80026ee:	431a      	orrs	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80026f4:	2317      	movs	r3, #23
 80026f6:	18fb      	adds	r3, r7, r3
 80026f8:	2201      	movs	r2, #1
 80026fa:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2254      	movs	r2, #84	; 0x54
 8002700:	2100      	movs	r1, #0
 8002702:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002704:	2317      	movs	r3, #23
 8002706:	18fb      	adds	r3, r7, r3
 8002708:	781b      	ldrb	r3, [r3, #0]
}
 800270a:	0018      	movs	r0, r3
 800270c:	46bd      	mov	sp, r7
 800270e:	b006      	add	sp, #24
 8002710:	bd80      	pop	{r7, pc}
 8002712:	46c0      	nop			; (mov r8, r8)

08002714 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800271c:	2300      	movs	r3, #0
 800271e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	0018      	movs	r0, r3
 8002726:	f7ff fb53 	bl	8001dd0 <LL_ADC_IsEnabled>
 800272a:	1e03      	subs	r3, r0, #0
 800272c:	d000      	beq.n	8002730 <ADC_Enable+0x1c>
 800272e:	e069      	b.n	8002804 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	4a36      	ldr	r2, [pc, #216]	; (8002810 <ADC_Enable+0xfc>)
 8002738:	4013      	ands	r3, r2
 800273a:	d00d      	beq.n	8002758 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002740:	2210      	movs	r2, #16
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800274c:	2201      	movs	r2, #1
 800274e:	431a      	orrs	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e056      	b.n	8002806 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	0018      	movs	r0, r3
 800275e:	f7ff fb13 	bl	8001d88 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002762:	4b2c      	ldr	r3, [pc, #176]	; (8002814 <ADC_Enable+0x100>)
 8002764:	0018      	movs	r0, r3
 8002766:	f7ff fa4d 	bl	8001c04 <LL_ADC_GetCommonPathInternalCh>
 800276a:	0002      	movs	r2, r0
 800276c:	2380      	movs	r3, #128	; 0x80
 800276e:	041b      	lsls	r3, r3, #16
 8002770:	4013      	ands	r3, r2
 8002772:	d00f      	beq.n	8002794 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002774:	4b28      	ldr	r3, [pc, #160]	; (8002818 <ADC_Enable+0x104>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4928      	ldr	r1, [pc, #160]	; (800281c <ADC_Enable+0x108>)
 800277a:	0018      	movs	r0, r3
 800277c:	f7fd fcc2 	bl	8000104 <__udivsi3>
 8002780:	0003      	movs	r3, r0
 8002782:	3301      	adds	r3, #1
 8002784:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002786:	e002      	b.n	800278e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	3b01      	subs	r3, #1
 800278c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d1f9      	bne.n	8002788 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	7e5b      	ldrb	r3, [r3, #25]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d033      	beq.n	8002804 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800279c:	f7ff f9fe 	bl	8001b9c <HAL_GetTick>
 80027a0:	0003      	movs	r3, r0
 80027a2:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027a4:	e027      	b.n	80027f6 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	0018      	movs	r0, r3
 80027ac:	f7ff fb10 	bl	8001dd0 <LL_ADC_IsEnabled>
 80027b0:	1e03      	subs	r3, r0, #0
 80027b2:	d104      	bne.n	80027be <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	0018      	movs	r0, r3
 80027ba:	f7ff fae5 	bl	8001d88 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027be:	f7ff f9ed 	bl	8001b9c <HAL_GetTick>
 80027c2:	0002      	movs	r2, r0
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d914      	bls.n	80027f6 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2201      	movs	r2, #1
 80027d4:	4013      	ands	r3, r2
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d00d      	beq.n	80027f6 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027de:	2210      	movs	r2, #16
 80027e0:	431a      	orrs	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ea:	2201      	movs	r2, #1
 80027ec:	431a      	orrs	r2, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e007      	b.n	8002806 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2201      	movs	r2, #1
 80027fe:	4013      	ands	r3, r2
 8002800:	2b01      	cmp	r3, #1
 8002802:	d1d0      	bne.n	80027a6 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002804:	2300      	movs	r3, #0
}
 8002806:	0018      	movs	r0, r3
 8002808:	46bd      	mov	sp, r7
 800280a:	b004      	add	sp, #16
 800280c:	bd80      	pop	{r7, pc}
 800280e:	46c0      	nop			; (mov r8, r8)
 8002810:	80000017 	.word	0x80000017
 8002814:	40012708 	.word	0x40012708
 8002818:	20000000 	.word	0x20000000
 800281c:	00030d40 	.word	0x00030d40

08002820 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	0018      	movs	r0, r3
 800282e:	f7ff fae0 	bl	8001df2 <LL_ADC_IsDisableOngoing>
 8002832:	0003      	movs	r3, r0
 8002834:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	0018      	movs	r0, r3
 800283c:	f7ff fac8 	bl	8001dd0 <LL_ADC_IsEnabled>
 8002840:	1e03      	subs	r3, r0, #0
 8002842:	d046      	beq.n	80028d2 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d143      	bne.n	80028d2 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2205      	movs	r2, #5
 8002852:	4013      	ands	r3, r2
 8002854:	2b01      	cmp	r3, #1
 8002856:	d10d      	bne.n	8002874 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	0018      	movs	r0, r3
 800285e:	f7ff faa5 	bl	8001dac <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2203      	movs	r2, #3
 8002868:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800286a:	f7ff f997 	bl	8001b9c <HAL_GetTick>
 800286e:	0003      	movs	r3, r0
 8002870:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002872:	e028      	b.n	80028c6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002878:	2210      	movs	r2, #16
 800287a:	431a      	orrs	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002884:	2201      	movs	r2, #1
 8002886:	431a      	orrs	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e021      	b.n	80028d4 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002890:	f7ff f984 	bl	8001b9c <HAL_GetTick>
 8002894:	0002      	movs	r2, r0
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d913      	bls.n	80028c6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	2201      	movs	r2, #1
 80028a6:	4013      	ands	r3, r2
 80028a8:	d00d      	beq.n	80028c6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028ae:	2210      	movs	r2, #16
 80028b0:	431a      	orrs	r2, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ba:	2201      	movs	r2, #1
 80028bc:	431a      	orrs	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e006      	b.n	80028d4 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	2201      	movs	r2, #1
 80028ce:	4013      	ands	r3, r2
 80028d0:	d1de      	bne.n	8002890 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b004      	add	sp, #16
 80028da:	bd80      	pop	{r7, pc}

080028dc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028ee:	2250      	movs	r2, #80	; 0x50
 80028f0:	4013      	ands	r3, r2
 80028f2:	d141      	bne.n	8002978 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028f8:	2280      	movs	r2, #128	; 0x80
 80028fa:	0092      	lsls	r2, r2, #2
 80028fc:	431a      	orrs	r2, r3
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	0018      	movs	r0, r3
 8002908:	f7ff f9a6 	bl	8001c58 <LL_ADC_REG_IsTriggerSourceSWStart>
 800290c:	1e03      	subs	r3, r0, #0
 800290e:	d02e      	beq.n	800296e <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	7e9b      	ldrb	r3, [r3, #26]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d12a      	bne.n	800296e <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2208      	movs	r2, #8
 8002920:	4013      	ands	r3, r2
 8002922:	2b08      	cmp	r3, #8
 8002924:	d123      	bne.n	800296e <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	0018      	movs	r0, r3
 800292c:	f7ff fa84 	bl	8001e38 <LL_ADC_REG_IsConversionOngoing>
 8002930:	1e03      	subs	r3, r0, #0
 8002932:	d110      	bne.n	8002956 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	210c      	movs	r1, #12
 8002940:	438a      	bics	r2, r1
 8002942:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002948:	4a15      	ldr	r2, [pc, #84]	; (80029a0 <ADC_DMAConvCplt+0xc4>)
 800294a:	4013      	ands	r3, r2
 800294c:	2201      	movs	r2, #1
 800294e:	431a      	orrs	r2, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	659a      	str	r2, [r3, #88]	; 0x58
 8002954:	e00b      	b.n	800296e <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800295a:	2220      	movs	r2, #32
 800295c:	431a      	orrs	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002966:	2201      	movs	r2, #1
 8002968:	431a      	orrs	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	0018      	movs	r0, r3
 8002972:	f7ff fcdf 	bl	8002334 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002976:	e00f      	b.n	8002998 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297c:	2210      	movs	r2, #16
 800297e:	4013      	ands	r3, r2
 8002980:	d004      	beq.n	800298c <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	0018      	movs	r0, r3
 8002986:	f7ff fce5 	bl	8002354 <HAL_ADC_ErrorCallback>
}
 800298a:	e005      	b.n	8002998 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002990:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	0010      	movs	r0, r2
 8002996:	4798      	blx	r3
}
 8002998:	46c0      	nop			; (mov r8, r8)
 800299a:	46bd      	mov	sp, r7
 800299c:	b004      	add	sp, #16
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	fffffefe 	.word	0xfffffefe

080029a4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	0018      	movs	r0, r3
 80029b6:	f7ff fcc5 	bl	8002344 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029ba:	46c0      	nop			; (mov r8, r8)
 80029bc:	46bd      	mov	sp, r7
 80029be:	b004      	add	sp, #16
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80029c2:	b580      	push	{r7, lr}
 80029c4:	b084      	sub	sp, #16
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ce:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029d4:	2240      	movs	r2, #64	; 0x40
 80029d6:	431a      	orrs	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029e0:	2204      	movs	r2, #4
 80029e2:	431a      	orrs	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	0018      	movs	r0, r3
 80029ec:	f7ff fcb2 	bl	8002354 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80029f0:	46c0      	nop			; (mov r8, r8)
 80029f2:	46bd      	mov	sp, r7
 80029f4:	b004      	add	sp, #16
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <LL_ADC_IsEnabled>:
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	2201      	movs	r2, #1
 8002a06:	4013      	ands	r3, r2
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d101      	bne.n	8002a10 <LL_ADC_IsEnabled+0x18>
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e000      	b.n	8002a12 <LL_ADC_IsEnabled+0x1a>
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	0018      	movs	r0, r3
 8002a14:	46bd      	mov	sp, r7
 8002a16:	b002      	add	sp, #8
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <LL_ADC_IsCalibrationOnGoing>:
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b082      	sub	sp, #8
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	0fdb      	lsrs	r3, r3, #31
 8002a28:	07da      	lsls	r2, r3, #31
 8002a2a:	2380      	movs	r3, #128	; 0x80
 8002a2c:	061b      	lsls	r3, r3, #24
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d101      	bne.n	8002a36 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002a32:	2301      	movs	r3, #1
 8002a34:	e000      	b.n	8002a38 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	0018      	movs	r0, r3
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b002      	add	sp, #8
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8002a40:	b590      	push	{r4, r7, lr}
 8002a42:	b087      	sub	sp, #28
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_adc_dma_transfer; /* Note: Variable not declared as volatile because register read is already declared as volatile */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2254      	movs	r2, #84	; 0x54
 8002a50:	5c9b      	ldrb	r3, [r3, r2]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d101      	bne.n	8002a5a <HAL_ADCEx_Calibration_Start+0x1a>
 8002a56:	2302      	movs	r3, #2
 8002a58:	e06c      	b.n	8002b34 <HAL_ADCEx_Calibration_Start+0xf4>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2254      	movs	r2, #84	; 0x54
 8002a5e:	2101      	movs	r1, #1
 8002a60:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002a62:	2317      	movs	r3, #23
 8002a64:	18fc      	adds	r4, r7, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f7ff fed9 	bl	8002820 <ADC_Disable>
 8002a6e:	0003      	movs	r3, r0
 8002a70:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	0018      	movs	r0, r3
 8002a78:	f7ff ffbe 	bl	80029f8 <LL_ADC_IsEnabled>
 8002a7c:	1e03      	subs	r3, r0, #0
 8002a7e:	d14c      	bne.n	8002b1a <HAL_ADCEx_Calibration_Start+0xda>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a84:	4a2d      	ldr	r2, [pc, #180]	; (8002b3c <HAL_ADCEx_Calibration_Start+0xfc>)
 8002a86:	4013      	ands	r3, r2
 8002a88:	2202      	movs	r2, #2
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	2203      	movs	r2, #3
 8002a98:	4013      	ands	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68da      	ldr	r2, [r3, #12]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2103      	movs	r1, #3
 8002aa8:	438a      	bics	r2, r1
 8002aaa:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689a      	ldr	r2, [r3, #8]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2180      	movs	r1, #128	; 0x80
 8002ab8:	0609      	lsls	r1, r1, #24
 8002aba:	430a      	orrs	r2, r1
 8002abc:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002abe:	e014      	b.n	8002aea <HAL_ADCEx_Calibration_Start+0xaa>
    {
      wait_loop_index++;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	4a1d      	ldr	r2, [pc, #116]	; (8002b40 <HAL_ADCEx_Calibration_Start+0x100>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d90d      	bls.n	8002aea <HAL_ADCEx_Calibration_Start+0xaa>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad2:	2212      	movs	r2, #18
 8002ad4:	4393      	bics	r3, r2
 8002ad6:	2210      	movs	r2, #16
 8002ad8:	431a      	orrs	r2, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        __HAL_UNLOCK(hadc);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2254      	movs	r2, #84	; 0x54
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e024      	b.n	8002b34 <HAL_ADCEx_Calibration_Start+0xf4>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	0018      	movs	r0, r3
 8002af0:	f7ff ff93 	bl	8002a1a <LL_ADC_IsCalibrationOnGoing>
 8002af4:	1e03      	subs	r3, r0, #0
 8002af6:	d1e3      	bne.n	8002ac0 <HAL_ADCEx_Calibration_Start+0x80>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	68d9      	ldr	r1, [r3, #12]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	430a      	orrs	r2, r1
 8002b06:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b0c:	2203      	movs	r2, #3
 8002b0e:	4393      	bics	r3, r2
 8002b10:	2201      	movs	r2, #1
 8002b12:	431a      	orrs	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	659a      	str	r2, [r3, #88]	; 0x58
 8002b18:	e005      	b.n	8002b26 <HAL_ADCEx_Calibration_Start+0xe6>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b1e:	2210      	movs	r2, #16
 8002b20:	431a      	orrs	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2254      	movs	r2, #84	; 0x54
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002b2e:	2317      	movs	r3, #23
 8002b30:	18fb      	adds	r3, r7, r3
 8002b32:	781b      	ldrb	r3, [r3, #0]
}
 8002b34:	0018      	movs	r0, r3
 8002b36:	46bd      	mov	sp, r7
 8002b38:	b007      	add	sp, #28
 8002b3a:	bd90      	pop	{r4, r7, pc}
 8002b3c:	fffffefd 	.word	0xfffffefd
 8002b40:	0002f1ff 	.word	0x0002f1ff

08002b44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	0002      	movs	r2, r0
 8002b4c:	1dfb      	adds	r3, r7, #7
 8002b4e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002b50:	1dfb      	adds	r3, r7, #7
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	2b7f      	cmp	r3, #127	; 0x7f
 8002b56:	d809      	bhi.n	8002b6c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b58:	1dfb      	adds	r3, r7, #7
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	001a      	movs	r2, r3
 8002b5e:	231f      	movs	r3, #31
 8002b60:	401a      	ands	r2, r3
 8002b62:	4b04      	ldr	r3, [pc, #16]	; (8002b74 <__NVIC_EnableIRQ+0x30>)
 8002b64:	2101      	movs	r1, #1
 8002b66:	4091      	lsls	r1, r2
 8002b68:	000a      	movs	r2, r1
 8002b6a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002b6c:	46c0      	nop			; (mov r8, r8)
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	b002      	add	sp, #8
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	e000e100 	.word	0xe000e100

08002b78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b78:	b590      	push	{r4, r7, lr}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	0002      	movs	r2, r0
 8002b80:	6039      	str	r1, [r7, #0]
 8002b82:	1dfb      	adds	r3, r7, #7
 8002b84:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002b86:	1dfb      	adds	r3, r7, #7
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	2b7f      	cmp	r3, #127	; 0x7f
 8002b8c:	d828      	bhi.n	8002be0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b8e:	4a2f      	ldr	r2, [pc, #188]	; (8002c4c <__NVIC_SetPriority+0xd4>)
 8002b90:	1dfb      	adds	r3, r7, #7
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	b25b      	sxtb	r3, r3
 8002b96:	089b      	lsrs	r3, r3, #2
 8002b98:	33c0      	adds	r3, #192	; 0xc0
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	589b      	ldr	r3, [r3, r2]
 8002b9e:	1dfa      	adds	r2, r7, #7
 8002ba0:	7812      	ldrb	r2, [r2, #0]
 8002ba2:	0011      	movs	r1, r2
 8002ba4:	2203      	movs	r2, #3
 8002ba6:	400a      	ands	r2, r1
 8002ba8:	00d2      	lsls	r2, r2, #3
 8002baa:	21ff      	movs	r1, #255	; 0xff
 8002bac:	4091      	lsls	r1, r2
 8002bae:	000a      	movs	r2, r1
 8002bb0:	43d2      	mvns	r2, r2
 8002bb2:	401a      	ands	r2, r3
 8002bb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	019b      	lsls	r3, r3, #6
 8002bba:	22ff      	movs	r2, #255	; 0xff
 8002bbc:	401a      	ands	r2, r3
 8002bbe:	1dfb      	adds	r3, r7, #7
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	4003      	ands	r3, r0
 8002bc8:	00db      	lsls	r3, r3, #3
 8002bca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bcc:	481f      	ldr	r0, [pc, #124]	; (8002c4c <__NVIC_SetPriority+0xd4>)
 8002bce:	1dfb      	adds	r3, r7, #7
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	b25b      	sxtb	r3, r3
 8002bd4:	089b      	lsrs	r3, r3, #2
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	33c0      	adds	r3, #192	; 0xc0
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002bde:	e031      	b.n	8002c44 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002be0:	4a1b      	ldr	r2, [pc, #108]	; (8002c50 <__NVIC_SetPriority+0xd8>)
 8002be2:	1dfb      	adds	r3, r7, #7
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	0019      	movs	r1, r3
 8002be8:	230f      	movs	r3, #15
 8002bea:	400b      	ands	r3, r1
 8002bec:	3b08      	subs	r3, #8
 8002bee:	089b      	lsrs	r3, r3, #2
 8002bf0:	3306      	adds	r3, #6
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	18d3      	adds	r3, r2, r3
 8002bf6:	3304      	adds	r3, #4
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	1dfa      	adds	r2, r7, #7
 8002bfc:	7812      	ldrb	r2, [r2, #0]
 8002bfe:	0011      	movs	r1, r2
 8002c00:	2203      	movs	r2, #3
 8002c02:	400a      	ands	r2, r1
 8002c04:	00d2      	lsls	r2, r2, #3
 8002c06:	21ff      	movs	r1, #255	; 0xff
 8002c08:	4091      	lsls	r1, r2
 8002c0a:	000a      	movs	r2, r1
 8002c0c:	43d2      	mvns	r2, r2
 8002c0e:	401a      	ands	r2, r3
 8002c10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	019b      	lsls	r3, r3, #6
 8002c16:	22ff      	movs	r2, #255	; 0xff
 8002c18:	401a      	ands	r2, r3
 8002c1a:	1dfb      	adds	r3, r7, #7
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	0018      	movs	r0, r3
 8002c20:	2303      	movs	r3, #3
 8002c22:	4003      	ands	r3, r0
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c28:	4809      	ldr	r0, [pc, #36]	; (8002c50 <__NVIC_SetPriority+0xd8>)
 8002c2a:	1dfb      	adds	r3, r7, #7
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	001c      	movs	r4, r3
 8002c30:	230f      	movs	r3, #15
 8002c32:	4023      	ands	r3, r4
 8002c34:	3b08      	subs	r3, #8
 8002c36:	089b      	lsrs	r3, r3, #2
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	3306      	adds	r3, #6
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	18c3      	adds	r3, r0, r3
 8002c40:	3304      	adds	r3, #4
 8002c42:	601a      	str	r2, [r3, #0]
}
 8002c44:	46c0      	nop			; (mov r8, r8)
 8002c46:	46bd      	mov	sp, r7
 8002c48:	b003      	add	sp, #12
 8002c4a:	bd90      	pop	{r4, r7, pc}
 8002c4c:	e000e100 	.word	0xe000e100
 8002c50:	e000ed00 	.word	0xe000ed00

08002c54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	1e5a      	subs	r2, r3, #1
 8002c60:	2380      	movs	r3, #128	; 0x80
 8002c62:	045b      	lsls	r3, r3, #17
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d301      	bcc.n	8002c6c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e010      	b.n	8002c8e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c6c:	4b0a      	ldr	r3, [pc, #40]	; (8002c98 <SysTick_Config+0x44>)
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	3a01      	subs	r2, #1
 8002c72:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c74:	2301      	movs	r3, #1
 8002c76:	425b      	negs	r3, r3
 8002c78:	2103      	movs	r1, #3
 8002c7a:	0018      	movs	r0, r3
 8002c7c:	f7ff ff7c 	bl	8002b78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c80:	4b05      	ldr	r3, [pc, #20]	; (8002c98 <SysTick_Config+0x44>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c86:	4b04      	ldr	r3, [pc, #16]	; (8002c98 <SysTick_Config+0x44>)
 8002c88:	2207      	movs	r2, #7
 8002c8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	0018      	movs	r0, r3
 8002c90:	46bd      	mov	sp, r7
 8002c92:	b002      	add	sp, #8
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	e000e010 	.word	0xe000e010

08002c9c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60b9      	str	r1, [r7, #8]
 8002ca4:	607a      	str	r2, [r7, #4]
 8002ca6:	210f      	movs	r1, #15
 8002ca8:	187b      	adds	r3, r7, r1
 8002caa:	1c02      	adds	r2, r0, #0
 8002cac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002cae:	68ba      	ldr	r2, [r7, #8]
 8002cb0:	187b      	adds	r3, r7, r1
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	b25b      	sxtb	r3, r3
 8002cb6:	0011      	movs	r1, r2
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f7ff ff5d 	bl	8002b78 <__NVIC_SetPriority>
}
 8002cbe:	46c0      	nop			; (mov r8, r8)
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	b004      	add	sp, #16
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b082      	sub	sp, #8
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	0002      	movs	r2, r0
 8002cce:	1dfb      	adds	r3, r7, #7
 8002cd0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cd2:	1dfb      	adds	r3, r7, #7
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	b25b      	sxtb	r3, r3
 8002cd8:	0018      	movs	r0, r3
 8002cda:	f7ff ff33 	bl	8002b44 <__NVIC_EnableIRQ>
}
 8002cde:	46c0      	nop			; (mov r8, r8)
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	b002      	add	sp, #8
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b082      	sub	sp, #8
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	f7ff ffaf 	bl	8002c54 <SysTick_Config>
 8002cf6:	0003      	movs	r3, r0
}
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	b002      	add	sp, #8
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e091      	b.n	8002e36 <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	001a      	movs	r2, r3
 8002d18:	4b49      	ldr	r3, [pc, #292]	; (8002e40 <HAL_DMA_Init+0x140>)
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d810      	bhi.n	8002d40 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a48      	ldr	r2, [pc, #288]	; (8002e44 <HAL_DMA_Init+0x144>)
 8002d24:	4694      	mov	ip, r2
 8002d26:	4463      	add	r3, ip
 8002d28:	2114      	movs	r1, #20
 8002d2a:	0018      	movs	r0, r3
 8002d2c:	f7fd f9ea 	bl	8000104 <__udivsi3>
 8002d30:	0003      	movs	r3, r0
 8002d32:	009a      	lsls	r2, r3, #2
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a43      	ldr	r2, [pc, #268]	; (8002e48 <HAL_DMA_Init+0x148>)
 8002d3c:	641a      	str	r2, [r3, #64]	; 0x40
 8002d3e:	e00f      	b.n	8002d60 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a41      	ldr	r2, [pc, #260]	; (8002e4c <HAL_DMA_Init+0x14c>)
 8002d46:	4694      	mov	ip, r2
 8002d48:	4463      	add	r3, ip
 8002d4a:	2114      	movs	r1, #20
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f7fd f9d9 	bl	8000104 <__udivsi3>
 8002d52:	0003      	movs	r3, r0
 8002d54:	009a      	lsls	r2, r3, #2
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4a3c      	ldr	r2, [pc, #240]	; (8002e50 <HAL_DMA_Init+0x150>)
 8002d5e:	641a      	str	r2, [r3, #64]	; 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2225      	movs	r2, #37	; 0x25
 8002d64:	2102      	movs	r1, #2
 8002d66:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4938      	ldr	r1, [pc, #224]	; (8002e54 <HAL_DMA_Init+0x154>)
 8002d74:	400a      	ands	r2, r1
 8002d76:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6819      	ldr	r1, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	689a      	ldr	r2, [r3, #8]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	431a      	orrs	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	691b      	ldr	r3, [r3, #16]
 8002d8c:	431a      	orrs	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	431a      	orrs	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a1b      	ldr	r3, [r3, #32]
 8002da4:	431a      	orrs	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	430a      	orrs	r2, r1
 8002dac:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	0018      	movs	r0, r3
 8002db2:	f000 f9d7 	bl	8003164 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	2380      	movs	r3, #128	; 0x80
 8002dbc:	01db      	lsls	r3, r3, #7
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d102      	bne.n	8002dc8 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dd0:	217f      	movs	r1, #127	; 0x7f
 8002dd2:	400a      	ands	r2, r1
 8002dd4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002dde:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d011      	beq.n	8002e0c <HAL_DMA_Init+0x10c>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	2b04      	cmp	r3, #4
 8002dee:	d80d      	bhi.n	8002e0c <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	0018      	movs	r0, r3
 8002df4:	f000 fa00 	bl	80031f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002e08:	605a      	str	r2, [r3, #4]
 8002e0a:	e008      	b.n	8002e1e <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2225      	movs	r2, #37	; 0x25
 8002e28:	2101      	movs	r1, #1
 8002e2a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2224      	movs	r2, #36	; 0x24
 8002e30:	2100      	movs	r1, #0
 8002e32:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	0018      	movs	r0, r3
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	b002      	add	sp, #8
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	46c0      	nop			; (mov r8, r8)
 8002e40:	40020407 	.word	0x40020407
 8002e44:	bffdfff8 	.word	0xbffdfff8
 8002e48:	40020000 	.word	0x40020000
 8002e4c:	bffdfbf8 	.word	0xbffdfbf8
 8002e50:	40020400 	.word	0x40020400
 8002e54:	ffff800f 	.word	0xffff800f

08002e58 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b086      	sub	sp, #24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	607a      	str	r2, [r7, #4]
 8002e64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e66:	2317      	movs	r3, #23
 8002e68:	18fb      	adds	r3, r7, r3
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2224      	movs	r2, #36	; 0x24
 8002e72:	5c9b      	ldrb	r3, [r3, r2]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d101      	bne.n	8002e7c <HAL_DMA_Start_IT+0x24>
 8002e78:	2302      	movs	r3, #2
 8002e7a:	e06f      	b.n	8002f5c <HAL_DMA_Start_IT+0x104>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2224      	movs	r2, #36	; 0x24
 8002e80:	2101      	movs	r1, #1
 8002e82:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2225      	movs	r2, #37	; 0x25
 8002e88:	5c9b      	ldrb	r3, [r3, r2]
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d157      	bne.n	8002f40 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2225      	movs	r2, #37	; 0x25
 8002e94:	2102      	movs	r1, #2
 8002e96:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	438a      	bics	r2, r1
 8002eac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	68b9      	ldr	r1, [r7, #8]
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f000 f919 	bl	80030ec <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d008      	beq.n	8002ed4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	210e      	movs	r1, #14
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	601a      	str	r2, [r3, #0]
 8002ed2:	e00f      	b.n	8002ef4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2104      	movs	r1, #4
 8002ee0:	438a      	bics	r2, r1
 8002ee2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	210a      	movs	r1, #10
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	2380      	movs	r3, #128	; 0x80
 8002efc:	025b      	lsls	r3, r3, #9
 8002efe:	4013      	ands	r3, r2
 8002f00:	d008      	beq.n	8002f14 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f0c:	2180      	movs	r1, #128	; 0x80
 8002f0e:	0049      	lsls	r1, r1, #1
 8002f10:	430a      	orrs	r2, r1
 8002f12:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d008      	beq.n	8002f2e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f26:	2180      	movs	r1, #128	; 0x80
 8002f28:	0049      	lsls	r1, r1, #1
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2101      	movs	r1, #1
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	601a      	str	r2, [r3, #0]
 8002f3e:	e00a      	b.n	8002f56 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2280      	movs	r2, #128	; 0x80
 8002f44:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2224      	movs	r2, #36	; 0x24
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8002f4e:	2317      	movs	r3, #23
 8002f50:	18fb      	adds	r3, r7, r3
 8002f52:	2201      	movs	r2, #1
 8002f54:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8002f56:	2317      	movs	r3, #23
 8002f58:	18fb      	adds	r3, r7, r3
 8002f5a:	781b      	ldrb	r3, [r3, #0]
}
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	b006      	add	sp, #24
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f80:	221c      	movs	r2, #28
 8002f82:	4013      	ands	r3, r2
 8002f84:	2204      	movs	r2, #4
 8002f86:	409a      	lsls	r2, r3
 8002f88:	0013      	movs	r3, r2
 8002f8a:	68fa      	ldr	r2, [r7, #12]
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	d026      	beq.n	8002fde <HAL_DMA_IRQHandler+0x7a>
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	2204      	movs	r2, #4
 8002f94:	4013      	ands	r3, r2
 8002f96:	d022      	beq.n	8002fde <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2220      	movs	r2, #32
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	d107      	bne.n	8002fb4 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2104      	movs	r1, #4
 8002fb0:	438a      	bics	r2, r1
 8002fb2:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb8:	221c      	movs	r2, #28
 8002fba:	401a      	ands	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc0:	2104      	movs	r1, #4
 8002fc2:	4091      	lsls	r1, r2
 8002fc4:	000a      	movs	r2, r1
 8002fc6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d100      	bne.n	8002fd2 <HAL_DMA_IRQHandler+0x6e>
 8002fd0:	e080      	b.n	80030d4 <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	0010      	movs	r0, r2
 8002fda:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8002fdc:	e07a      	b.n	80030d4 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe2:	221c      	movs	r2, #28
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	2202      	movs	r2, #2
 8002fe8:	409a      	lsls	r2, r3
 8002fea:	0013      	movs	r3, r2
 8002fec:	68fa      	ldr	r2, [r7, #12]
 8002fee:	4013      	ands	r3, r2
 8002ff0:	d03c      	beq.n	800306c <HAL_DMA_IRQHandler+0x108>
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	2202      	movs	r2, #2
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	d038      	beq.n	800306c <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2220      	movs	r2, #32
 8003002:	4013      	ands	r3, r2
 8003004:	d10b      	bne.n	800301e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	210a      	movs	r1, #10
 8003012:	438a      	bics	r2, r1
 8003014:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2225      	movs	r2, #37	; 0x25
 800301a:	2101      	movs	r1, #1
 800301c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	001a      	movs	r2, r3
 8003024:	4b2e      	ldr	r3, [pc, #184]	; (80030e0 <HAL_DMA_IRQHandler+0x17c>)
 8003026:	429a      	cmp	r2, r3
 8003028:	d909      	bls.n	800303e <HAL_DMA_IRQHandler+0xda>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800302e:	221c      	movs	r2, #28
 8003030:	401a      	ands	r2, r3
 8003032:	4b2c      	ldr	r3, [pc, #176]	; (80030e4 <HAL_DMA_IRQHandler+0x180>)
 8003034:	2102      	movs	r1, #2
 8003036:	4091      	lsls	r1, r2
 8003038:	000a      	movs	r2, r1
 800303a:	605a      	str	r2, [r3, #4]
 800303c:	e008      	b.n	8003050 <HAL_DMA_IRQHandler+0xec>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003042:	221c      	movs	r2, #28
 8003044:	401a      	ands	r2, r3
 8003046:	4b28      	ldr	r3, [pc, #160]	; (80030e8 <HAL_DMA_IRQHandler+0x184>)
 8003048:	2102      	movs	r1, #2
 800304a:	4091      	lsls	r1, r2
 800304c:	000a      	movs	r2, r1
 800304e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2224      	movs	r2, #36	; 0x24
 8003054:	2100      	movs	r1, #0
 8003056:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800305c:	2b00      	cmp	r3, #0
 800305e:	d039      	beq.n	80030d4 <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	0010      	movs	r0, r2
 8003068:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800306a:	e033      	b.n	80030d4 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003070:	221c      	movs	r2, #28
 8003072:	4013      	ands	r3, r2
 8003074:	2208      	movs	r2, #8
 8003076:	409a      	lsls	r2, r3
 8003078:	0013      	movs	r3, r2
 800307a:	68fa      	ldr	r2, [r7, #12]
 800307c:	4013      	ands	r3, r2
 800307e:	d02a      	beq.n	80030d6 <HAL_DMA_IRQHandler+0x172>
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	2208      	movs	r2, #8
 8003084:	4013      	ands	r3, r2
 8003086:	d026      	beq.n	80030d6 <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	210e      	movs	r1, #14
 8003094:	438a      	bics	r2, r1
 8003096:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309c:	221c      	movs	r2, #28
 800309e:	401a      	ands	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a4:	2101      	movs	r1, #1
 80030a6:	4091      	lsls	r1, r2
 80030a8:	000a      	movs	r2, r1
 80030aa:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2225      	movs	r2, #37	; 0x25
 80030b6:	2101      	movs	r1, #1
 80030b8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2224      	movs	r2, #36	; 0x24
 80030be:	2100      	movs	r1, #0
 80030c0:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d005      	beq.n	80030d6 <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	0010      	movs	r0, r2
 80030d2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80030d4:	46c0      	nop			; (mov r8, r8)
 80030d6:	46c0      	nop			; (mov r8, r8)
}
 80030d8:	46bd      	mov	sp, r7
 80030da:	b004      	add	sp, #16
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	46c0      	nop			; (mov r8, r8)
 80030e0:	40020080 	.word	0x40020080
 80030e4:	40020400 	.word	0x40020400
 80030e8:	40020000 	.word	0x40020000

080030ec <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	607a      	str	r2, [r7, #4]
 80030f8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030fe:	68fa      	ldr	r2, [r7, #12]
 8003100:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003102:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003108:	2b00      	cmp	r3, #0
 800310a:	d004      	beq.n	8003116 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003114:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800311a:	221c      	movs	r2, #28
 800311c:	401a      	ands	r2, r3
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003122:	2101      	movs	r1, #1
 8003124:	4091      	lsls	r1, r2
 8003126:	000a      	movs	r2, r1
 8003128:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	683a      	ldr	r2, [r7, #0]
 8003130:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	2b10      	cmp	r3, #16
 8003138:	d108      	bne.n	800314c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	68ba      	ldr	r2, [r7, #8]
 8003148:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800314a:	e007      	b.n	800315c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	60da      	str	r2, [r3, #12]
}
 800315c:	46c0      	nop			; (mov r8, r8)
 800315e:	46bd      	mov	sp, r7
 8003160:	b004      	add	sp, #16
 8003162:	bd80      	pop	{r7, pc}

08003164 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	001a      	movs	r2, r3
 8003172:	4b1d      	ldr	r3, [pc, #116]	; (80031e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8003174:	429a      	cmp	r2, r3
 8003176:	d814      	bhi.n	80031a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800317c:	089b      	lsrs	r3, r3, #2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	4a1a      	ldr	r2, [pc, #104]	; (80031ec <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8003182:	189a      	adds	r2, r3, r2
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	649a      	str	r2, [r3, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	001a      	movs	r2, r3
 800318e:	23ff      	movs	r3, #255	; 0xff
 8003190:	4013      	ands	r3, r2
 8003192:	3b08      	subs	r3, #8
 8003194:	2114      	movs	r1, #20
 8003196:	0018      	movs	r0, r3
 8003198:	f7fc ffb4 	bl	8000104 <__udivsi3>
 800319c:	0003      	movs	r3, r0
 800319e:	60fb      	str	r3, [r7, #12]
 80031a0:	e014      	b.n	80031cc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a6:	089b      	lsrs	r3, r3, #2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	4a11      	ldr	r2, [pc, #68]	; (80031f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80031ac:	189a      	adds	r2, r3, r2
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	649a      	str	r2, [r3, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	001a      	movs	r2, r3
 80031b8:	23ff      	movs	r3, #255	; 0xff
 80031ba:	4013      	ands	r3, r2
 80031bc:	3b08      	subs	r3, #8
 80031be:	2114      	movs	r1, #20
 80031c0:	0018      	movs	r0, r3
 80031c2:	f7fc ff9f 	bl	8000104 <__udivsi3>
 80031c6:	0003      	movs	r3, r0
 80031c8:	3307      	adds	r3, #7
 80031ca:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a09      	ldr	r2, [pc, #36]	; (80031f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 80031d0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	221f      	movs	r2, #31
 80031d6:	4013      	ands	r3, r2
 80031d8:	2201      	movs	r2, #1
 80031da:	409a      	lsls	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	651a      	str	r2, [r3, #80]	; 0x50
}
 80031e0:	46c0      	nop			; (mov r8, r8)
 80031e2:	46bd      	mov	sp, r7
 80031e4:	b004      	add	sp, #16
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	40020407 	.word	0x40020407
 80031ec:	40020800 	.word	0x40020800
 80031f0:	4002081c 	.word	0x4002081c
 80031f4:	40020880 	.word	0x40020880

080031f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	227f      	movs	r2, #127	; 0x7f
 8003206:	4013      	ands	r3, r2
 8003208:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	4a0a      	ldr	r2, [pc, #40]	; (8003238 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800320e:	4694      	mov	ip, r2
 8003210:	4463      	add	r3, ip
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	001a      	movs	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a07      	ldr	r2, [pc, #28]	; (800323c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800321e:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	3b01      	subs	r3, #1
 8003224:	2203      	movs	r2, #3
 8003226:	4013      	ands	r3, r2
 8003228:	2201      	movs	r2, #1
 800322a:	409a      	lsls	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003230:	46c0      	nop			; (mov r8, r8)
 8003232:	46bd      	mov	sp, r7
 8003234:	b004      	add	sp, #16
 8003236:	bd80      	pop	{r7, pc}
 8003238:	1000823f 	.word	0x1000823f
 800323c:	40020940 	.word	0x40020940

08003240 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b086      	sub	sp, #24
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800324a:	2300      	movs	r3, #0
 800324c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800324e:	e14d      	b.n	80034ec <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2101      	movs	r1, #1
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	4091      	lsls	r1, r2
 800325a:	000a      	movs	r2, r1
 800325c:	4013      	ands	r3, r2
 800325e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d100      	bne.n	8003268 <HAL_GPIO_Init+0x28>
 8003266:	e13e      	b.n	80034e6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	2203      	movs	r2, #3
 800326e:	4013      	ands	r3, r2
 8003270:	2b01      	cmp	r3, #1
 8003272:	d005      	beq.n	8003280 <HAL_GPIO_Init+0x40>
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	2203      	movs	r2, #3
 800327a:	4013      	ands	r3, r2
 800327c:	2b02      	cmp	r3, #2
 800327e:	d130      	bne.n	80032e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	2203      	movs	r2, #3
 800328c:	409a      	lsls	r2, r3
 800328e:	0013      	movs	r3, r2
 8003290:	43da      	mvns	r2, r3
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	4013      	ands	r3, r2
 8003296:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	68da      	ldr	r2, [r3, #12]
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	409a      	lsls	r2, r3
 80032a2:	0013      	movs	r3, r2
 80032a4:	693a      	ldr	r2, [r7, #16]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	693a      	ldr	r2, [r7, #16]
 80032ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80032b6:	2201      	movs	r2, #1
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	409a      	lsls	r2, r3
 80032bc:	0013      	movs	r3, r2
 80032be:	43da      	mvns	r2, r3
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	4013      	ands	r3, r2
 80032c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	091b      	lsrs	r3, r3, #4
 80032cc:	2201      	movs	r2, #1
 80032ce:	401a      	ands	r2, r3
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	409a      	lsls	r2, r3
 80032d4:	0013      	movs	r3, r2
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	4313      	orrs	r3, r2
 80032da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	2203      	movs	r2, #3
 80032e8:	4013      	ands	r3, r2
 80032ea:	2b03      	cmp	r3, #3
 80032ec:	d017      	beq.n	800331e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	005b      	lsls	r3, r3, #1
 80032f8:	2203      	movs	r2, #3
 80032fa:	409a      	lsls	r2, r3
 80032fc:	0013      	movs	r3, r2
 80032fe:	43da      	mvns	r2, r3
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	4013      	ands	r3, r2
 8003304:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	689a      	ldr	r2, [r3, #8]
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	409a      	lsls	r2, r3
 8003310:	0013      	movs	r3, r2
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	4313      	orrs	r3, r2
 8003316:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	693a      	ldr	r2, [r7, #16]
 800331c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	2203      	movs	r2, #3
 8003324:	4013      	ands	r3, r2
 8003326:	2b02      	cmp	r3, #2
 8003328:	d123      	bne.n	8003372 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	08da      	lsrs	r2, r3, #3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	3208      	adds	r2, #8
 8003332:	0092      	lsls	r2, r2, #2
 8003334:	58d3      	ldr	r3, [r2, r3]
 8003336:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	2207      	movs	r2, #7
 800333c:	4013      	ands	r3, r2
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	220f      	movs	r2, #15
 8003342:	409a      	lsls	r2, r3
 8003344:	0013      	movs	r3, r2
 8003346:	43da      	mvns	r2, r3
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	4013      	ands	r3, r2
 800334c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	691a      	ldr	r2, [r3, #16]
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	2107      	movs	r1, #7
 8003356:	400b      	ands	r3, r1
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	409a      	lsls	r2, r3
 800335c:	0013      	movs	r3, r2
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	4313      	orrs	r3, r2
 8003362:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	08da      	lsrs	r2, r3, #3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3208      	adds	r2, #8
 800336c:	0092      	lsls	r2, r2, #2
 800336e:	6939      	ldr	r1, [r7, #16]
 8003370:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	2203      	movs	r2, #3
 800337e:	409a      	lsls	r2, r3
 8003380:	0013      	movs	r3, r2
 8003382:	43da      	mvns	r2, r3
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	4013      	ands	r3, r2
 8003388:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2203      	movs	r2, #3
 8003390:	401a      	ands	r2, r3
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	409a      	lsls	r2, r3
 8003398:	0013      	movs	r3, r2
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	4313      	orrs	r3, r2
 800339e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685a      	ldr	r2, [r3, #4]
 80033aa:	23c0      	movs	r3, #192	; 0xc0
 80033ac:	029b      	lsls	r3, r3, #10
 80033ae:	4013      	ands	r3, r2
 80033b0:	d100      	bne.n	80033b4 <HAL_GPIO_Init+0x174>
 80033b2:	e098      	b.n	80034e6 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80033b4:	4a53      	ldr	r2, [pc, #332]	; (8003504 <HAL_GPIO_Init+0x2c4>)
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	089b      	lsrs	r3, r3, #2
 80033ba:	3318      	adds	r3, #24
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	589b      	ldr	r3, [r3, r2]
 80033c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	2203      	movs	r2, #3
 80033c6:	4013      	ands	r3, r2
 80033c8:	00db      	lsls	r3, r3, #3
 80033ca:	220f      	movs	r2, #15
 80033cc:	409a      	lsls	r2, r3
 80033ce:	0013      	movs	r3, r2
 80033d0:	43da      	mvns	r2, r3
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	4013      	ands	r3, r2
 80033d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	23a0      	movs	r3, #160	; 0xa0
 80033dc:	05db      	lsls	r3, r3, #23
 80033de:	429a      	cmp	r2, r3
 80033e0:	d019      	beq.n	8003416 <HAL_GPIO_Init+0x1d6>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a48      	ldr	r2, [pc, #288]	; (8003508 <HAL_GPIO_Init+0x2c8>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d013      	beq.n	8003412 <HAL_GPIO_Init+0x1d2>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a47      	ldr	r2, [pc, #284]	; (800350c <HAL_GPIO_Init+0x2cc>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d00d      	beq.n	800340e <HAL_GPIO_Init+0x1ce>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a46      	ldr	r2, [pc, #280]	; (8003510 <HAL_GPIO_Init+0x2d0>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d007      	beq.n	800340a <HAL_GPIO_Init+0x1ca>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a45      	ldr	r2, [pc, #276]	; (8003514 <HAL_GPIO_Init+0x2d4>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d101      	bne.n	8003406 <HAL_GPIO_Init+0x1c6>
 8003402:	2304      	movs	r3, #4
 8003404:	e008      	b.n	8003418 <HAL_GPIO_Init+0x1d8>
 8003406:	2305      	movs	r3, #5
 8003408:	e006      	b.n	8003418 <HAL_GPIO_Init+0x1d8>
 800340a:	2303      	movs	r3, #3
 800340c:	e004      	b.n	8003418 <HAL_GPIO_Init+0x1d8>
 800340e:	2302      	movs	r3, #2
 8003410:	e002      	b.n	8003418 <HAL_GPIO_Init+0x1d8>
 8003412:	2301      	movs	r3, #1
 8003414:	e000      	b.n	8003418 <HAL_GPIO_Init+0x1d8>
 8003416:	2300      	movs	r3, #0
 8003418:	697a      	ldr	r2, [r7, #20]
 800341a:	2103      	movs	r1, #3
 800341c:	400a      	ands	r2, r1
 800341e:	00d2      	lsls	r2, r2, #3
 8003420:	4093      	lsls	r3, r2
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	4313      	orrs	r3, r2
 8003426:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003428:	4936      	ldr	r1, [pc, #216]	; (8003504 <HAL_GPIO_Init+0x2c4>)
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	089b      	lsrs	r3, r3, #2
 800342e:	3318      	adds	r3, #24
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003436:	4a33      	ldr	r2, [pc, #204]	; (8003504 <HAL_GPIO_Init+0x2c4>)
 8003438:	2380      	movs	r3, #128	; 0x80
 800343a:	58d3      	ldr	r3, [r2, r3]
 800343c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	43da      	mvns	r2, r3
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	4013      	ands	r3, r2
 8003446:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	2380      	movs	r3, #128	; 0x80
 800344e:	025b      	lsls	r3, r3, #9
 8003450:	4013      	ands	r3, r2
 8003452:	d003      	beq.n	800345c <HAL_GPIO_Init+0x21c>
        {
          temp |= iocurrent;
 8003454:	693a      	ldr	r2, [r7, #16]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	4313      	orrs	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800345c:	4929      	ldr	r1, [pc, #164]	; (8003504 <HAL_GPIO_Init+0x2c4>)
 800345e:	2280      	movs	r2, #128	; 0x80
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8003464:	4a27      	ldr	r2, [pc, #156]	; (8003504 <HAL_GPIO_Init+0x2c4>)
 8003466:	2384      	movs	r3, #132	; 0x84
 8003468:	58d3      	ldr	r3, [r2, r3]
 800346a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	43da      	mvns	r2, r3
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	4013      	ands	r3, r2
 8003474:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685a      	ldr	r2, [r3, #4]
 800347a:	2380      	movs	r3, #128	; 0x80
 800347c:	029b      	lsls	r3, r3, #10
 800347e:	4013      	ands	r3, r2
 8003480:	d003      	beq.n	800348a <HAL_GPIO_Init+0x24a>
        {
          temp |= iocurrent;
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	4313      	orrs	r3, r2
 8003488:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800348a:	491e      	ldr	r1, [pc, #120]	; (8003504 <HAL_GPIO_Init+0x2c4>)
 800348c:	2284      	movs	r2, #132	; 0x84
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003492:	4b1c      	ldr	r3, [pc, #112]	; (8003504 <HAL_GPIO_Init+0x2c4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	43da      	mvns	r2, r3
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4013      	ands	r3, r2
 80034a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685a      	ldr	r2, [r3, #4]
 80034a6:	2380      	movs	r3, #128	; 0x80
 80034a8:	035b      	lsls	r3, r3, #13
 80034aa:	4013      	ands	r3, r2
 80034ac:	d003      	beq.n	80034b6 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 80034ae:	693a      	ldr	r2, [r7, #16]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80034b6:	4b13      	ldr	r3, [pc, #76]	; (8003504 <HAL_GPIO_Init+0x2c4>)
 80034b8:	693a      	ldr	r2, [r7, #16]
 80034ba:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80034bc:	4b11      	ldr	r3, [pc, #68]	; (8003504 <HAL_GPIO_Init+0x2c4>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	43da      	mvns	r2, r3
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	4013      	ands	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	2380      	movs	r3, #128	; 0x80
 80034d2:	039b      	lsls	r3, r3, #14
 80034d4:	4013      	ands	r3, r2
 80034d6:	d003      	beq.n	80034e0 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	4313      	orrs	r3, r2
 80034de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80034e0:	4b08      	ldr	r3, [pc, #32]	; (8003504 <HAL_GPIO_Init+0x2c4>)
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	3301      	adds	r3, #1
 80034ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	40da      	lsrs	r2, r3
 80034f4:	1e13      	subs	r3, r2, #0
 80034f6:	d000      	beq.n	80034fa <HAL_GPIO_Init+0x2ba>
 80034f8:	e6aa      	b.n	8003250 <HAL_GPIO_Init+0x10>
  }
}
 80034fa:	46c0      	nop			; (mov r8, r8)
 80034fc:	46c0      	nop			; (mov r8, r8)
 80034fe:	46bd      	mov	sp, r7
 8003500:	b006      	add	sp, #24
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40021800 	.word	0x40021800
 8003508:	50000400 	.word	0x50000400
 800350c:	50000800 	.word	0x50000800
 8003510:	50000c00 	.word	0x50000c00
 8003514:	50001000 	.word	0x50001000

08003518 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003520:	4b19      	ldr	r3, [pc, #100]	; (8003588 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a19      	ldr	r2, [pc, #100]	; (800358c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003526:	4013      	ands	r3, r2
 8003528:	0019      	movs	r1, r3
 800352a:	4b17      	ldr	r3, [pc, #92]	; (8003588 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	430a      	orrs	r2, r1
 8003530:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	2380      	movs	r3, #128	; 0x80
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	429a      	cmp	r2, r3
 800353a:	d11f      	bne.n	800357c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800353c:	4b14      	ldr	r3, [pc, #80]	; (8003590 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	0013      	movs	r3, r2
 8003542:	005b      	lsls	r3, r3, #1
 8003544:	189b      	adds	r3, r3, r2
 8003546:	005b      	lsls	r3, r3, #1
 8003548:	4912      	ldr	r1, [pc, #72]	; (8003594 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800354a:	0018      	movs	r0, r3
 800354c:	f7fc fdda 	bl	8000104 <__udivsi3>
 8003550:	0003      	movs	r3, r0
 8003552:	3301      	adds	r3, #1
 8003554:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003556:	e008      	b.n	800356a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	3b01      	subs	r3, #1
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	e001      	b.n	800356a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e009      	b.n	800357e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800356a:	4b07      	ldr	r3, [pc, #28]	; (8003588 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800356c:	695a      	ldr	r2, [r3, #20]
 800356e:	2380      	movs	r3, #128	; 0x80
 8003570:	00db      	lsls	r3, r3, #3
 8003572:	401a      	ands	r2, r3
 8003574:	2380      	movs	r3, #128	; 0x80
 8003576:	00db      	lsls	r3, r3, #3
 8003578:	429a      	cmp	r2, r3
 800357a:	d0ed      	beq.n	8003558 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	0018      	movs	r0, r3
 8003580:	46bd      	mov	sp, r7
 8003582:	b004      	add	sp, #16
 8003584:	bd80      	pop	{r7, pc}
 8003586:	46c0      	nop			; (mov r8, r8)
 8003588:	40007000 	.word	0x40007000
 800358c:	fffff9ff 	.word	0xfffff9ff
 8003590:	20000000 	.word	0x20000000
 8003594:	000f4240 	.word	0x000f4240

08003598 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b088      	sub	sp, #32
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d102      	bne.n	80035ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	f000 fb56 	bl	8003c58 <HAL_RCC_OscConfig+0x6c0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2201      	movs	r2, #1
 80035b2:	4013      	ands	r3, r2
 80035b4:	d100      	bne.n	80035b8 <HAL_RCC_OscConfig+0x20>
 80035b6:	e07d      	b.n	80036b4 <HAL_RCC_OscConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035b8:	4bc3      	ldr	r3, [pc, #780]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	2238      	movs	r2, #56	; 0x38
 80035be:	4013      	ands	r3, r2
 80035c0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035c2:	4bc1      	ldr	r3, [pc, #772]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	2203      	movs	r2, #3
 80035c8:	4013      	ands	r3, r2
 80035ca:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	2b10      	cmp	r3, #16
 80035d0:	d102      	bne.n	80035d8 <HAL_RCC_OscConfig+0x40>
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	2b03      	cmp	r3, #3
 80035d6:	d002      	beq.n	80035de <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	2b08      	cmp	r3, #8
 80035dc:	d10c      	bne.n	80035f8 <HAL_RCC_OscConfig+0x60>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035de:	4bba      	ldr	r3, [pc, #744]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	2380      	movs	r3, #128	; 0x80
 80035e4:	029b      	lsls	r3, r3, #10
 80035e6:	4013      	ands	r3, r2
 80035e8:	d063      	beq.n	80036b2 <HAL_RCC_OscConfig+0x11a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d15f      	bne.n	80036b2 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	f000 fb30 	bl	8003c58 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	2380      	movs	r3, #128	; 0x80
 80035fe:	025b      	lsls	r3, r3, #9
 8003600:	429a      	cmp	r2, r3
 8003602:	d107      	bne.n	8003614 <HAL_RCC_OscConfig+0x7c>
 8003604:	4bb0      	ldr	r3, [pc, #704]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	4baf      	ldr	r3, [pc, #700]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 800360a:	2180      	movs	r1, #128	; 0x80
 800360c:	0249      	lsls	r1, r1, #9
 800360e:	430a      	orrs	r2, r1
 8003610:	601a      	str	r2, [r3, #0]
 8003612:	e020      	b.n	8003656 <HAL_RCC_OscConfig+0xbe>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685a      	ldr	r2, [r3, #4]
 8003618:	23a0      	movs	r3, #160	; 0xa0
 800361a:	02db      	lsls	r3, r3, #11
 800361c:	429a      	cmp	r2, r3
 800361e:	d10e      	bne.n	800363e <HAL_RCC_OscConfig+0xa6>
 8003620:	4ba9      	ldr	r3, [pc, #676]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	4ba8      	ldr	r3, [pc, #672]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003626:	2180      	movs	r1, #128	; 0x80
 8003628:	02c9      	lsls	r1, r1, #11
 800362a:	430a      	orrs	r2, r1
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	4ba6      	ldr	r3, [pc, #664]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	4ba5      	ldr	r3, [pc, #660]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003634:	2180      	movs	r1, #128	; 0x80
 8003636:	0249      	lsls	r1, r1, #9
 8003638:	430a      	orrs	r2, r1
 800363a:	601a      	str	r2, [r3, #0]
 800363c:	e00b      	b.n	8003656 <HAL_RCC_OscConfig+0xbe>
 800363e:	4ba2      	ldr	r3, [pc, #648]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	4ba1      	ldr	r3, [pc, #644]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003644:	49a1      	ldr	r1, [pc, #644]	; (80038cc <HAL_RCC_OscConfig+0x334>)
 8003646:	400a      	ands	r2, r1
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	4b9f      	ldr	r3, [pc, #636]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	4b9e      	ldr	r3, [pc, #632]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003650:	499f      	ldr	r1, [pc, #636]	; (80038d0 <HAL_RCC_OscConfig+0x338>)
 8003652:	400a      	ands	r2, r1
 8003654:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d014      	beq.n	8003688 <HAL_RCC_OscConfig+0xf0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800365e:	f7fe fa9d 	bl	8001b9c <HAL_GetTick>
 8003662:	0003      	movs	r3, r0
 8003664:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003666:	e008      	b.n	800367a <HAL_RCC_OscConfig+0xe2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003668:	f7fe fa98 	bl	8001b9c <HAL_GetTick>
 800366c:	0002      	movs	r2, r0
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b64      	cmp	r3, #100	; 0x64
 8003674:	d901      	bls.n	800367a <HAL_RCC_OscConfig+0xe2>
          {
            return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e2ee      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800367a:	4b93      	ldr	r3, [pc, #588]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	2380      	movs	r3, #128	; 0x80
 8003680:	029b      	lsls	r3, r3, #10
 8003682:	4013      	ands	r3, r2
 8003684:	d0f0      	beq.n	8003668 <HAL_RCC_OscConfig+0xd0>
 8003686:	e015      	b.n	80036b4 <HAL_RCC_OscConfig+0x11c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003688:	f7fe fa88 	bl	8001b9c <HAL_GetTick>
 800368c:	0003      	movs	r3, r0
 800368e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003690:	e008      	b.n	80036a4 <HAL_RCC_OscConfig+0x10c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003692:	f7fe fa83 	bl	8001b9c <HAL_GetTick>
 8003696:	0002      	movs	r2, r0
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	2b64      	cmp	r3, #100	; 0x64
 800369e:	d901      	bls.n	80036a4 <HAL_RCC_OscConfig+0x10c>
          {
            return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e2d9      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036a4:	4b88      	ldr	r3, [pc, #544]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	2380      	movs	r3, #128	; 0x80
 80036aa:	029b      	lsls	r3, r3, #10
 80036ac:	4013      	ands	r3, r2
 80036ae:	d1f0      	bne.n	8003692 <HAL_RCC_OscConfig+0xfa>
 80036b0:	e000      	b.n	80036b4 <HAL_RCC_OscConfig+0x11c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2202      	movs	r2, #2
 80036ba:	4013      	ands	r3, r2
 80036bc:	d100      	bne.n	80036c0 <HAL_RCC_OscConfig+0x128>
 80036be:	e099      	b.n	80037f4 <HAL_RCC_OscConfig+0x25c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036c0:	4b81      	ldr	r3, [pc, #516]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	2238      	movs	r2, #56	; 0x38
 80036c6:	4013      	ands	r3, r2
 80036c8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036ca:	4b7f      	ldr	r3, [pc, #508]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	2203      	movs	r2, #3
 80036d0:	4013      	ands	r3, r2
 80036d2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	2b10      	cmp	r3, #16
 80036d8:	d102      	bne.n	80036e0 <HAL_RCC_OscConfig+0x148>
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d002      	beq.n	80036e6 <HAL_RCC_OscConfig+0x14e>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80036e0:	69bb      	ldr	r3, [r7, #24]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d135      	bne.n	8003752 <HAL_RCC_OscConfig+0x1ba>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036e6:	4b78      	ldr	r3, [pc, #480]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	2380      	movs	r3, #128	; 0x80
 80036ec:	00db      	lsls	r3, r3, #3
 80036ee:	4013      	ands	r3, r2
 80036f0:	d005      	beq.n	80036fe <HAL_RCC_OscConfig+0x166>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_RCC_OscConfig+0x166>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e2ac      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036fe:	4b72      	ldr	r3, [pc, #456]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	4a74      	ldr	r2, [pc, #464]	; (80038d4 <HAL_RCC_OscConfig+0x33c>)
 8003704:	4013      	ands	r3, r2
 8003706:	0019      	movs	r1, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	695b      	ldr	r3, [r3, #20]
 800370c:	021a      	lsls	r2, r3, #8
 800370e:	4b6e      	ldr	r3, [pc, #440]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003710:	430a      	orrs	r2, r1
 8003712:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d112      	bne.n	8003740 <HAL_RCC_OscConfig+0x1a8>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800371a:	4b6b      	ldr	r3, [pc, #428]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a6e      	ldr	r2, [pc, #440]	; (80038d8 <HAL_RCC_OscConfig+0x340>)
 8003720:	4013      	ands	r3, r2
 8003722:	0019      	movs	r1, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	691a      	ldr	r2, [r3, #16]
 8003728:	4b67      	ldr	r3, [pc, #412]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 800372a:	430a      	orrs	r2, r1
 800372c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800372e:	4b66      	ldr	r3, [pc, #408]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	0adb      	lsrs	r3, r3, #11
 8003734:	2207      	movs	r2, #7
 8003736:	4013      	ands	r3, r2
 8003738:	4a68      	ldr	r2, [pc, #416]	; (80038dc <HAL_RCC_OscConfig+0x344>)
 800373a:	40da      	lsrs	r2, r3
 800373c:	4b68      	ldr	r3, [pc, #416]	; (80038e0 <HAL_RCC_OscConfig+0x348>)
 800373e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003740:	4b68      	ldr	r3, [pc, #416]	; (80038e4 <HAL_RCC_OscConfig+0x34c>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	0018      	movs	r0, r3
 8003746:	f7fe f9cd 	bl	8001ae4 <HAL_InitTick>
 800374a:	1e03      	subs	r3, r0, #0
 800374c:	d051      	beq.n	80037f2 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e282      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d030      	beq.n	80037bc <HAL_RCC_OscConfig+0x224>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800375a:	4b5b      	ldr	r3, [pc, #364]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a5e      	ldr	r2, [pc, #376]	; (80038d8 <HAL_RCC_OscConfig+0x340>)
 8003760:	4013      	ands	r3, r2
 8003762:	0019      	movs	r1, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	691a      	ldr	r2, [r3, #16]
 8003768:	4b57      	ldr	r3, [pc, #348]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 800376a:	430a      	orrs	r2, r1
 800376c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800376e:	4b56      	ldr	r3, [pc, #344]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	4b55      	ldr	r3, [pc, #340]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003774:	2180      	movs	r1, #128	; 0x80
 8003776:	0049      	lsls	r1, r1, #1
 8003778:	430a      	orrs	r2, r1
 800377a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377c:	f7fe fa0e 	bl	8001b9c <HAL_GetTick>
 8003780:	0003      	movs	r3, r0
 8003782:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003784:	e008      	b.n	8003798 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003786:	f7fe fa09 	bl	8001b9c <HAL_GetTick>
 800378a:	0002      	movs	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e25f      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003798:	4b4b      	ldr	r3, [pc, #300]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	2380      	movs	r3, #128	; 0x80
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	4013      	ands	r3, r2
 80037a2:	d0f0      	beq.n	8003786 <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a4:	4b48      	ldr	r3, [pc, #288]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	4a4a      	ldr	r2, [pc, #296]	; (80038d4 <HAL_RCC_OscConfig+0x33c>)
 80037aa:	4013      	ands	r3, r2
 80037ac:	0019      	movs	r1, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	021a      	lsls	r2, r3, #8
 80037b4:	4b44      	ldr	r3, [pc, #272]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80037b6:	430a      	orrs	r2, r1
 80037b8:	605a      	str	r2, [r3, #4]
 80037ba:	e01b      	b.n	80037f4 <HAL_RCC_OscConfig+0x25c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80037bc:	4b42      	ldr	r3, [pc, #264]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	4b41      	ldr	r3, [pc, #260]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80037c2:	4949      	ldr	r1, [pc, #292]	; (80038e8 <HAL_RCC_OscConfig+0x350>)
 80037c4:	400a      	ands	r2, r1
 80037c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c8:	f7fe f9e8 	bl	8001b9c <HAL_GetTick>
 80037cc:	0003      	movs	r3, r0
 80037ce:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037d0:	e008      	b.n	80037e4 <HAL_RCC_OscConfig+0x24c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037d2:	f7fe f9e3 	bl	8001b9c <HAL_GetTick>
 80037d6:	0002      	movs	r2, r0
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d901      	bls.n	80037e4 <HAL_RCC_OscConfig+0x24c>
          {
            return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e239      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037e4:	4b38      	ldr	r3, [pc, #224]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	2380      	movs	r3, #128	; 0x80
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	4013      	ands	r3, r2
 80037ee:	d1f0      	bne.n	80037d2 <HAL_RCC_OscConfig+0x23a>
 80037f0:	e000      	b.n	80037f4 <HAL_RCC_OscConfig+0x25c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037f2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2208      	movs	r2, #8
 80037fa:	4013      	ands	r3, r2
 80037fc:	d047      	beq.n	800388e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80037fe:	4b32      	ldr	r3, [pc, #200]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	2238      	movs	r2, #56	; 0x38
 8003804:	4013      	ands	r3, r2
 8003806:	2b18      	cmp	r3, #24
 8003808:	d10a      	bne.n	8003820 <HAL_RCC_OscConfig+0x288>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800380a:	4b2f      	ldr	r3, [pc, #188]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 800380c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800380e:	2202      	movs	r2, #2
 8003810:	4013      	ands	r3, r2
 8003812:	d03c      	beq.n	800388e <HAL_RCC_OscConfig+0x2f6>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	699b      	ldr	r3, [r3, #24]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d138      	bne.n	800388e <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e21b      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d019      	beq.n	800385c <HAL_RCC_OscConfig+0x2c4>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003828:	4b27      	ldr	r3, [pc, #156]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 800382a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800382c:	4b26      	ldr	r3, [pc, #152]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 800382e:	2101      	movs	r1, #1
 8003830:	430a      	orrs	r2, r1
 8003832:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003834:	f7fe f9b2 	bl	8001b9c <HAL_GetTick>
 8003838:	0003      	movs	r3, r0
 800383a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800383c:	e008      	b.n	8003850 <HAL_RCC_OscConfig+0x2b8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800383e:	f7fe f9ad 	bl	8001b9c <HAL_GetTick>
 8003842:	0002      	movs	r2, r0
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	2b02      	cmp	r3, #2
 800384a:	d901      	bls.n	8003850 <HAL_RCC_OscConfig+0x2b8>
          {
            return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e203      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003850:	4b1d      	ldr	r3, [pc, #116]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003852:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003854:	2202      	movs	r2, #2
 8003856:	4013      	ands	r3, r2
 8003858:	d0f1      	beq.n	800383e <HAL_RCC_OscConfig+0x2a6>
 800385a:	e018      	b.n	800388e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800385c:	4b1a      	ldr	r3, [pc, #104]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 800385e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003860:	4b19      	ldr	r3, [pc, #100]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003862:	2101      	movs	r1, #1
 8003864:	438a      	bics	r2, r1
 8003866:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003868:	f7fe f998 	bl	8001b9c <HAL_GetTick>
 800386c:	0003      	movs	r3, r0
 800386e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x2ec>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003872:	f7fe f993 	bl	8001b9c <HAL_GetTick>
 8003876:	0002      	movs	r2, r0
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x2ec>
          {
            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e1e9      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003884:	4b10      	ldr	r3, [pc, #64]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 8003886:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003888:	2202      	movs	r2, #2
 800388a:	4013      	ands	r3, r2
 800388c:	d1f1      	bne.n	8003872 <HAL_RCC_OscConfig+0x2da>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2204      	movs	r2, #4
 8003894:	4013      	ands	r3, r2
 8003896:	d100      	bne.n	800389a <HAL_RCC_OscConfig+0x302>
 8003898:	e0c6      	b.n	8003a28 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800389a:	231f      	movs	r3, #31
 800389c:	18fb      	adds	r3, r7, r3
 800389e:	2200      	movs	r2, #0
 80038a0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80038a2:	4b09      	ldr	r3, [pc, #36]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	2238      	movs	r2, #56	; 0x38
 80038a8:	4013      	ands	r3, r2
 80038aa:	2b20      	cmp	r3, #32
 80038ac:	d11e      	bne.n	80038ec <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80038ae:	4b06      	ldr	r3, [pc, #24]	; (80038c8 <HAL_RCC_OscConfig+0x330>)
 80038b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b2:	2202      	movs	r2, #2
 80038b4:	4013      	ands	r3, r2
 80038b6:	d100      	bne.n	80038ba <HAL_RCC_OscConfig+0x322>
 80038b8:	e0b6      	b.n	8003a28 <HAL_RCC_OscConfig+0x490>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d000      	beq.n	80038c4 <HAL_RCC_OscConfig+0x32c>
 80038c2:	e0b1      	b.n	8003a28 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e1c7      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
 80038c8:	40021000 	.word	0x40021000
 80038cc:	fffeffff 	.word	0xfffeffff
 80038d0:	fffbffff 	.word	0xfffbffff
 80038d4:	ffff80ff 	.word	0xffff80ff
 80038d8:	ffffc7ff 	.word	0xffffc7ff
 80038dc:	00f42400 	.word	0x00f42400
 80038e0:	20000000 	.word	0x20000000
 80038e4:	20000004 	.word	0x20000004
 80038e8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038ec:	4bb8      	ldr	r3, [pc, #736]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 80038ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038f0:	2380      	movs	r3, #128	; 0x80
 80038f2:	055b      	lsls	r3, r3, #21
 80038f4:	4013      	ands	r3, r2
 80038f6:	d101      	bne.n	80038fc <HAL_RCC_OscConfig+0x364>
 80038f8:	2301      	movs	r3, #1
 80038fa:	e000      	b.n	80038fe <HAL_RCC_OscConfig+0x366>
 80038fc:	2300      	movs	r3, #0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d011      	beq.n	8003926 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003902:	4bb3      	ldr	r3, [pc, #716]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003904:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003906:	4bb2      	ldr	r3, [pc, #712]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003908:	2180      	movs	r1, #128	; 0x80
 800390a:	0549      	lsls	r1, r1, #21
 800390c:	430a      	orrs	r2, r1
 800390e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003910:	4baf      	ldr	r3, [pc, #700]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003912:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003914:	2380      	movs	r3, #128	; 0x80
 8003916:	055b      	lsls	r3, r3, #21
 8003918:	4013      	ands	r3, r2
 800391a:	60fb      	str	r3, [r7, #12]
 800391c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800391e:	231f      	movs	r3, #31
 8003920:	18fb      	adds	r3, r7, r3
 8003922:	2201      	movs	r2, #1
 8003924:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003926:	4bab      	ldr	r3, [pc, #684]	; (8003bd4 <HAL_RCC_OscConfig+0x63c>)
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	2380      	movs	r3, #128	; 0x80
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	4013      	ands	r3, r2
 8003930:	d11a      	bne.n	8003968 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003932:	4ba8      	ldr	r3, [pc, #672]	; (8003bd4 <HAL_RCC_OscConfig+0x63c>)
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	4ba7      	ldr	r3, [pc, #668]	; (8003bd4 <HAL_RCC_OscConfig+0x63c>)
 8003938:	2180      	movs	r1, #128	; 0x80
 800393a:	0049      	lsls	r1, r1, #1
 800393c:	430a      	orrs	r2, r1
 800393e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003940:	f7fe f92c 	bl	8001b9c <HAL_GetTick>
 8003944:	0003      	movs	r3, r0
 8003946:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800394a:	f7fe f927 	bl	8001b9c <HAL_GetTick>
 800394e:	0002      	movs	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e17d      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800395c:	4b9d      	ldr	r3, [pc, #628]	; (8003bd4 <HAL_RCC_OscConfig+0x63c>)
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	2380      	movs	r3, #128	; 0x80
 8003962:	005b      	lsls	r3, r3, #1
 8003964:	4013      	ands	r3, r2
 8003966:	d0f0      	beq.n	800394a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d106      	bne.n	800397e <HAL_RCC_OscConfig+0x3e6>
 8003970:	4b97      	ldr	r3, [pc, #604]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003972:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003974:	4b96      	ldr	r3, [pc, #600]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003976:	2101      	movs	r1, #1
 8003978:	430a      	orrs	r2, r1
 800397a:	65da      	str	r2, [r3, #92]	; 0x5c
 800397c:	e01c      	b.n	80039b8 <HAL_RCC_OscConfig+0x420>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	2b05      	cmp	r3, #5
 8003984:	d10c      	bne.n	80039a0 <HAL_RCC_OscConfig+0x408>
 8003986:	4b92      	ldr	r3, [pc, #584]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003988:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800398a:	4b91      	ldr	r3, [pc, #580]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 800398c:	2104      	movs	r1, #4
 800398e:	430a      	orrs	r2, r1
 8003990:	65da      	str	r2, [r3, #92]	; 0x5c
 8003992:	4b8f      	ldr	r3, [pc, #572]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003994:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003996:	4b8e      	ldr	r3, [pc, #568]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003998:	2101      	movs	r1, #1
 800399a:	430a      	orrs	r2, r1
 800399c:	65da      	str	r2, [r3, #92]	; 0x5c
 800399e:	e00b      	b.n	80039b8 <HAL_RCC_OscConfig+0x420>
 80039a0:	4b8b      	ldr	r3, [pc, #556]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 80039a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80039a4:	4b8a      	ldr	r3, [pc, #552]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 80039a6:	2101      	movs	r1, #1
 80039a8:	438a      	bics	r2, r1
 80039aa:	65da      	str	r2, [r3, #92]	; 0x5c
 80039ac:	4b88      	ldr	r3, [pc, #544]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 80039ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80039b0:	4b87      	ldr	r3, [pc, #540]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 80039b2:	2104      	movs	r1, #4
 80039b4:	438a      	bics	r2, r1
 80039b6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d014      	beq.n	80039ea <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c0:	f7fe f8ec 	bl	8001b9c <HAL_GetTick>
 80039c4:	0003      	movs	r3, r0
 80039c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039c8:	e009      	b.n	80039de <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ca:	f7fe f8e7 	bl	8001b9c <HAL_GetTick>
 80039ce:	0002      	movs	r2, r0
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	4a80      	ldr	r2, [pc, #512]	; (8003bd8 <HAL_RCC_OscConfig+0x640>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e13c      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039de:	4b7c      	ldr	r3, [pc, #496]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 80039e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e2:	2202      	movs	r2, #2
 80039e4:	4013      	ands	r3, r2
 80039e6:	d0f0      	beq.n	80039ca <HAL_RCC_OscConfig+0x432>
 80039e8:	e013      	b.n	8003a12 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ea:	f7fe f8d7 	bl	8001b9c <HAL_GetTick>
 80039ee:	0003      	movs	r3, r0
 80039f0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039f2:	e009      	b.n	8003a08 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039f4:	f7fe f8d2 	bl	8001b9c <HAL_GetTick>
 80039f8:	0002      	movs	r2, r0
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	4a76      	ldr	r2, [pc, #472]	; (8003bd8 <HAL_RCC_OscConfig+0x640>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d901      	bls.n	8003a08 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e127      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a08:	4b71      	ldr	r3, [pc, #452]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003a0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a0c:	2202      	movs	r2, #2
 8003a0e:	4013      	ands	r3, r2
 8003a10:	d1f0      	bne.n	80039f4 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003a12:	231f      	movs	r3, #31
 8003a14:	18fb      	adds	r3, r7, r3
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d105      	bne.n	8003a28 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003a1c:	4b6c      	ldr	r3, [pc, #432]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003a1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a20:	4b6b      	ldr	r3, [pc, #428]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003a22:	496e      	ldr	r1, [pc, #440]	; (8003bdc <HAL_RCC_OscConfig+0x644>)
 8003a24:	400a      	ands	r2, r1
 8003a26:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2220      	movs	r2, #32
 8003a2e:	4013      	ands	r3, r2
 8003a30:	d039      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	69db      	ldr	r3, [r3, #28]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d01b      	beq.n	8003a72 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a3a:	4b65      	ldr	r3, [pc, #404]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	4b64      	ldr	r3, [pc, #400]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003a40:	2180      	movs	r1, #128	; 0x80
 8003a42:	03c9      	lsls	r1, r1, #15
 8003a44:	430a      	orrs	r2, r1
 8003a46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a48:	f7fe f8a8 	bl	8001b9c <HAL_GetTick>
 8003a4c:	0003      	movs	r3, r0
 8003a4e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003a50:	e008      	b.n	8003a64 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a52:	f7fe f8a3 	bl	8001b9c <HAL_GetTick>
 8003a56:	0002      	movs	r2, r0
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e0f9      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003a64:	4b5a      	ldr	r3, [pc, #360]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	2380      	movs	r3, #128	; 0x80
 8003a6a:	041b      	lsls	r3, r3, #16
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	d0f0      	beq.n	8003a52 <HAL_RCC_OscConfig+0x4ba>
 8003a70:	e019      	b.n	8003aa6 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003a72:	4b57      	ldr	r3, [pc, #348]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	4b56      	ldr	r3, [pc, #344]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003a78:	4959      	ldr	r1, [pc, #356]	; (8003be0 <HAL_RCC_OscConfig+0x648>)
 8003a7a:	400a      	ands	r2, r1
 8003a7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a7e:	f7fe f88d 	bl	8001b9c <HAL_GetTick>
 8003a82:	0003      	movs	r3, r0
 8003a84:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a88:	f7fe f888 	bl	8001b9c <HAL_GetTick>
 8003a8c:	0002      	movs	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e0de      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003a9a:	4b4d      	ldr	r3, [pc, #308]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	2380      	movs	r3, #128	; 0x80
 8003aa0:	041b      	lsls	r3, r3, #16
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d100      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x518>
 8003aae:	e0d2      	b.n	8003c56 <HAL_RCC_OscConfig+0x6be>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ab0:	4b47      	ldr	r3, [pc, #284]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	2238      	movs	r2, #56	; 0x38
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	2b10      	cmp	r3, #16
 8003aba:	d100      	bne.n	8003abe <HAL_RCC_OscConfig+0x526>
 8003abc:	e081      	b.n	8003bc2 <HAL_RCC_OscConfig+0x62a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d156      	bne.n	8003b74 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ac6:	4b42      	ldr	r3, [pc, #264]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	4b41      	ldr	r3, [pc, #260]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003acc:	4945      	ldr	r1, [pc, #276]	; (8003be4 <HAL_RCC_OscConfig+0x64c>)
 8003ace:	400a      	ands	r2, r1
 8003ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad2:	f7fe f863 	bl	8001b9c <HAL_GetTick>
 8003ad6:	0003      	movs	r3, r0
 8003ad8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ada:	e008      	b.n	8003aee <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003adc:	f7fe f85e 	bl	8001b9c <HAL_GetTick>
 8003ae0:	0002      	movs	r2, r0
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	d901      	bls.n	8003aee <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e0b4      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aee:	4b38      	ldr	r3, [pc, #224]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	2380      	movs	r3, #128	; 0x80
 8003af4:	049b      	lsls	r3, r3, #18
 8003af6:	4013      	ands	r3, r2
 8003af8:	d1f0      	bne.n	8003adc <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003afa:	4b35      	ldr	r3, [pc, #212]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	4a3a      	ldr	r2, [pc, #232]	; (8003be8 <HAL_RCC_OscConfig+0x650>)
 8003b00:	4013      	ands	r3, r2
 8003b02:	0019      	movs	r1, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b0c:	431a      	orrs	r2, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b12:	021b      	lsls	r3, r3, #8
 8003b14:	431a      	orrs	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b20:	431a      	orrs	r2, r3
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b26:	431a      	orrs	r2, r3
 8003b28:	4b29      	ldr	r3, [pc, #164]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b2e:	4b28      	ldr	r3, [pc, #160]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	4b27      	ldr	r3, [pc, #156]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003b34:	2180      	movs	r1, #128	; 0x80
 8003b36:	0449      	lsls	r1, r1, #17
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003b3c:	4b24      	ldr	r3, [pc, #144]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	4b23      	ldr	r3, [pc, #140]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003b42:	2180      	movs	r1, #128	; 0x80
 8003b44:	0549      	lsls	r1, r1, #21
 8003b46:	430a      	orrs	r2, r1
 8003b48:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b4a:	f7fe f827 	bl	8001b9c <HAL_GetTick>
 8003b4e:	0003      	movs	r3, r0
 8003b50:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b52:	e008      	b.n	8003b66 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b54:	f7fe f822 	bl	8001b9c <HAL_GetTick>
 8003b58:	0002      	movs	r2, r0
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e078      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b66:	4b1a      	ldr	r3, [pc, #104]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	2380      	movs	r3, #128	; 0x80
 8003b6c:	049b      	lsls	r3, r3, #18
 8003b6e:	4013      	ands	r3, r2
 8003b70:	d0f0      	beq.n	8003b54 <HAL_RCC_OscConfig+0x5bc>
 8003b72:	e070      	b.n	8003c56 <HAL_RCC_OscConfig+0x6be>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b74:	4b16      	ldr	r3, [pc, #88]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	4b15      	ldr	r3, [pc, #84]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003b7a:	491a      	ldr	r1, [pc, #104]	; (8003be4 <HAL_RCC_OscConfig+0x64c>)
 8003b7c:	400a      	ands	r2, r1
 8003b7e:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8003b80:	4b13      	ldr	r3, [pc, #76]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003b82:	68da      	ldr	r2, [r3, #12]
 8003b84:	4b12      	ldr	r3, [pc, #72]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003b86:	2103      	movs	r1, #3
 8003b88:	438a      	bics	r2, r1
 8003b8a:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003b8c:	4b10      	ldr	r3, [pc, #64]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003b8e:	68da      	ldr	r2, [r3, #12]
 8003b90:	4b0f      	ldr	r3, [pc, #60]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003b92:	4916      	ldr	r1, [pc, #88]	; (8003bec <HAL_RCC_OscConfig+0x654>)
 8003b94:	400a      	ands	r2, r1
 8003b96:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b98:	f7fe f800 	bl	8001b9c <HAL_GetTick>
 8003b9c:	0003      	movs	r3, r0
 8003b9e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ba0:	e008      	b.n	8003bb4 <HAL_RCC_OscConfig+0x61c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ba2:	f7fd fffb 	bl	8001b9c <HAL_GetTick>
 8003ba6:	0002      	movs	r2, r0
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d901      	bls.n	8003bb4 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e051      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bb4:	4b06      	ldr	r3, [pc, #24]	; (8003bd0 <HAL_RCC_OscConfig+0x638>)
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	2380      	movs	r3, #128	; 0x80
 8003bba:	049b      	lsls	r3, r3, #18
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	d1f0      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x60a>
 8003bc0:	e049      	b.n	8003c56 <HAL_RCC_OscConfig+0x6be>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d112      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x658>
      {
        return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e044      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
 8003bce:	46c0      	nop			; (mov r8, r8)
 8003bd0:	40021000 	.word	0x40021000
 8003bd4:	40007000 	.word	0x40007000
 8003bd8:	00001388 	.word	0x00001388
 8003bdc:	efffffff 	.word	0xefffffff
 8003be0:	ffbfffff 	.word	0xffbfffff
 8003be4:	feffffff 	.word	0xfeffffff
 8003be8:	11c1808c 	.word	0x11c1808c
 8003bec:	eefeffff 	.word	0xeefeffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003bf0:	4b1b      	ldr	r3, [pc, #108]	; (8003c60 <HAL_RCC_OscConfig+0x6c8>)
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	2203      	movs	r2, #3
 8003bfa:	401a      	ands	r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d126      	bne.n	8003c52 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	2270      	movs	r2, #112	; 0x70
 8003c08:	401a      	ands	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d11f      	bne.n	8003c52 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	23fe      	movs	r3, #254	; 0xfe
 8003c16:	01db      	lsls	r3, r3, #7
 8003c18:	401a      	ands	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d116      	bne.n	8003c52 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003c24:	697a      	ldr	r2, [r7, #20]
 8003c26:	23f8      	movs	r3, #248	; 0xf8
 8003c28:	039b      	lsls	r3, r3, #14
 8003c2a:	401a      	ands	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d10e      	bne.n	8003c52 <HAL_RCC_OscConfig+0x6ba>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003c34:	697a      	ldr	r2, [r7, #20]
 8003c36:	23e0      	movs	r3, #224	; 0xe0
 8003c38:	051b      	lsls	r3, r3, #20
 8003c3a:	401a      	ands	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d106      	bne.n	8003c52 <HAL_RCC_OscConfig+0x6ba>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	0f5b      	lsrs	r3, r3, #29
 8003c48:	075a      	lsls	r2, r3, #29
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d001      	beq.n	8003c56 <HAL_RCC_OscConfig+0x6be>
        {
          return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e000      	b.n	8003c58 <HAL_RCC_OscConfig+0x6c0>
        }
      }
    }
  }
  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	0018      	movs	r0, r3
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	b008      	add	sp, #32
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	40021000 	.word	0x40021000

08003c64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d101      	bne.n	8003c78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e0e9      	b.n	8003e4c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c78:	4b76      	ldr	r3, [pc, #472]	; (8003e54 <HAL_RCC_ClockConfig+0x1f0>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2207      	movs	r2, #7
 8003c7e:	4013      	ands	r3, r2
 8003c80:	683a      	ldr	r2, [r7, #0]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d91e      	bls.n	8003cc4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c86:	4b73      	ldr	r3, [pc, #460]	; (8003e54 <HAL_RCC_ClockConfig+0x1f0>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2207      	movs	r2, #7
 8003c8c:	4393      	bics	r3, r2
 8003c8e:	0019      	movs	r1, r3
 8003c90:	4b70      	ldr	r3, [pc, #448]	; (8003e54 <HAL_RCC_ClockConfig+0x1f0>)
 8003c92:	683a      	ldr	r2, [r7, #0]
 8003c94:	430a      	orrs	r2, r1
 8003c96:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003c98:	f7fd ff80 	bl	8001b9c <HAL_GetTick>
 8003c9c:	0003      	movs	r3, r0
 8003c9e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003ca0:	e009      	b.n	8003cb6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ca2:	f7fd ff7b 	bl	8001b9c <HAL_GetTick>
 8003ca6:	0002      	movs	r2, r0
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	4a6a      	ldr	r2, [pc, #424]	; (8003e58 <HAL_RCC_ClockConfig+0x1f4>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e0ca      	b.n	8003e4c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003cb6:	4b67      	ldr	r3, [pc, #412]	; (8003e54 <HAL_RCC_ClockConfig+0x1f0>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	2207      	movs	r2, #7
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	683a      	ldr	r2, [r7, #0]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d1ee      	bne.n	8003ca2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2202      	movs	r2, #2
 8003cca:	4013      	ands	r3, r2
 8003ccc:	d015      	beq.n	8003cfa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2204      	movs	r2, #4
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	d006      	beq.n	8003ce6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003cd8:	4b60      	ldr	r3, [pc, #384]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	4b5f      	ldr	r3, [pc, #380]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003cde:	21e0      	movs	r1, #224	; 0xe0
 8003ce0:	01c9      	lsls	r1, r1, #7
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ce6:	4b5d      	ldr	r3, [pc, #372]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	4a5d      	ldr	r2, [pc, #372]	; (8003e60 <HAL_RCC_ClockConfig+0x1fc>)
 8003cec:	4013      	ands	r3, r2
 8003cee:	0019      	movs	r1, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689a      	ldr	r2, [r3, #8]
 8003cf4:	4b59      	ldr	r3, [pc, #356]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	4013      	ands	r3, r2
 8003d02:	d057      	beq.n	8003db4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d107      	bne.n	8003d1c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d0c:	4b53      	ldr	r3, [pc, #332]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	2380      	movs	r3, #128	; 0x80
 8003d12:	029b      	lsls	r3, r3, #10
 8003d14:	4013      	ands	r3, r2
 8003d16:	d12b      	bne.n	8003d70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e097      	b.n	8003e4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d107      	bne.n	8003d34 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d24:	4b4d      	ldr	r3, [pc, #308]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	2380      	movs	r3, #128	; 0x80
 8003d2a:	049b      	lsls	r3, r3, #18
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	d11f      	bne.n	8003d70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e08b      	b.n	8003e4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d107      	bne.n	8003d4c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d3c:	4b47      	ldr	r3, [pc, #284]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	2380      	movs	r3, #128	; 0x80
 8003d42:	00db      	lsls	r3, r3, #3
 8003d44:	4013      	ands	r3, r2
 8003d46:	d113      	bne.n	8003d70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e07f      	b.n	8003e4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	2b03      	cmp	r3, #3
 8003d52:	d106      	bne.n	8003d62 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d54:	4b41      	ldr	r3, [pc, #260]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d58:	2202      	movs	r2, #2
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	d108      	bne.n	8003d70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e074      	b.n	8003e4c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d62:	4b3e      	ldr	r3, [pc, #248]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003d64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d66:	2202      	movs	r2, #2
 8003d68:	4013      	ands	r3, r2
 8003d6a:	d101      	bne.n	8003d70 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e06d      	b.n	8003e4c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d70:	4b3a      	ldr	r3, [pc, #232]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	2207      	movs	r2, #7
 8003d76:	4393      	bics	r3, r2
 8003d78:	0019      	movs	r1, r3
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	4b37      	ldr	r3, [pc, #220]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003d80:	430a      	orrs	r2, r1
 8003d82:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d84:	f7fd ff0a 	bl	8001b9c <HAL_GetTick>
 8003d88:	0003      	movs	r3, r0
 8003d8a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d8c:	e009      	b.n	8003da2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d8e:	f7fd ff05 	bl	8001b9c <HAL_GetTick>
 8003d92:	0002      	movs	r2, r0
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	4a2f      	ldr	r2, [pc, #188]	; (8003e58 <HAL_RCC_ClockConfig+0x1f4>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e054      	b.n	8003e4c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003da2:	4b2e      	ldr	r3, [pc, #184]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	2238      	movs	r2, #56	; 0x38
 8003da8:	401a      	ands	r2, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	00db      	lsls	r3, r3, #3
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d1ec      	bne.n	8003d8e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003db4:	4b27      	ldr	r3, [pc, #156]	; (8003e54 <HAL_RCC_ClockConfig+0x1f0>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2207      	movs	r2, #7
 8003dba:	4013      	ands	r3, r2
 8003dbc:	683a      	ldr	r2, [r7, #0]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d21e      	bcs.n	8003e00 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dc2:	4b24      	ldr	r3, [pc, #144]	; (8003e54 <HAL_RCC_ClockConfig+0x1f0>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2207      	movs	r2, #7
 8003dc8:	4393      	bics	r3, r2
 8003dca:	0019      	movs	r1, r3
 8003dcc:	4b21      	ldr	r3, [pc, #132]	; (8003e54 <HAL_RCC_ClockConfig+0x1f0>)
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003dd4:	f7fd fee2 	bl	8001b9c <HAL_GetTick>
 8003dd8:	0003      	movs	r3, r0
 8003dda:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003ddc:	e009      	b.n	8003df2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dde:	f7fd fedd 	bl	8001b9c <HAL_GetTick>
 8003de2:	0002      	movs	r2, r0
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	4a1b      	ldr	r2, [pc, #108]	; (8003e58 <HAL_RCC_ClockConfig+0x1f4>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e02c      	b.n	8003e4c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003df2:	4b18      	ldr	r3, [pc, #96]	; (8003e54 <HAL_RCC_ClockConfig+0x1f0>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2207      	movs	r2, #7
 8003df8:	4013      	ands	r3, r2
 8003dfa:	683a      	ldr	r2, [r7, #0]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d1ee      	bne.n	8003dde <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2204      	movs	r2, #4
 8003e06:	4013      	ands	r3, r2
 8003e08:	d009      	beq.n	8003e1e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003e0a:	4b14      	ldr	r3, [pc, #80]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	4a15      	ldr	r2, [pc, #84]	; (8003e64 <HAL_RCC_ClockConfig+0x200>)
 8003e10:	4013      	ands	r3, r2
 8003e12:	0019      	movs	r1, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	68da      	ldr	r2, [r3, #12]
 8003e18:	4b10      	ldr	r3, [pc, #64]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003e1e:	f000 f829 	bl	8003e74 <HAL_RCC_GetSysClockFreq>
 8003e22:	0001      	movs	r1, r0
 8003e24:	4b0d      	ldr	r3, [pc, #52]	; (8003e5c <HAL_RCC_ClockConfig+0x1f8>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	0a1b      	lsrs	r3, r3, #8
 8003e2a:	220f      	movs	r2, #15
 8003e2c:	401a      	ands	r2, r3
 8003e2e:	4b0e      	ldr	r3, [pc, #56]	; (8003e68 <HAL_RCC_ClockConfig+0x204>)
 8003e30:	0092      	lsls	r2, r2, #2
 8003e32:	58d3      	ldr	r3, [r2, r3]
 8003e34:	221f      	movs	r2, #31
 8003e36:	4013      	ands	r3, r2
 8003e38:	000a      	movs	r2, r1
 8003e3a:	40da      	lsrs	r2, r3
 8003e3c:	4b0b      	ldr	r3, [pc, #44]	; (8003e6c <HAL_RCC_ClockConfig+0x208>)
 8003e3e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003e40:	4b0b      	ldr	r3, [pc, #44]	; (8003e70 <HAL_RCC_ClockConfig+0x20c>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	0018      	movs	r0, r3
 8003e46:	f7fd fe4d 	bl	8001ae4 <HAL_InitTick>
 8003e4a:	0003      	movs	r3, r0
}
 8003e4c:	0018      	movs	r0, r3
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	b004      	add	sp, #16
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	40022000 	.word	0x40022000
 8003e58:	00001388 	.word	0x00001388
 8003e5c:	40021000 	.word	0x40021000
 8003e60:	fffff0ff 	.word	0xfffff0ff
 8003e64:	ffff8fff 	.word	0xffff8fff
 8003e68:	080044e0 	.word	0x080044e0
 8003e6c:	20000000 	.word	0x20000000
 8003e70:	20000004 	.word	0x20000004

08003e74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e7a:	4b3c      	ldr	r3, [pc, #240]	; (8003f6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	2238      	movs	r2, #56	; 0x38
 8003e80:	4013      	ands	r3, r2
 8003e82:	d10f      	bne.n	8003ea4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003e84:	4b39      	ldr	r3, [pc, #228]	; (8003f6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	0adb      	lsrs	r3, r3, #11
 8003e8a:	2207      	movs	r2, #7
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	2201      	movs	r2, #1
 8003e90:	409a      	lsls	r2, r3
 8003e92:	0013      	movs	r3, r2
 8003e94:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003e96:	6839      	ldr	r1, [r7, #0]
 8003e98:	4835      	ldr	r0, [pc, #212]	; (8003f70 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003e9a:	f7fc f933 	bl	8000104 <__udivsi3>
 8003e9e:	0003      	movs	r3, r0
 8003ea0:	613b      	str	r3, [r7, #16]
 8003ea2:	e05d      	b.n	8003f60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ea4:	4b31      	ldr	r3, [pc, #196]	; (8003f6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	2238      	movs	r2, #56	; 0x38
 8003eaa:	4013      	ands	r3, r2
 8003eac:	2b08      	cmp	r3, #8
 8003eae:	d102      	bne.n	8003eb6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003eb0:	4b30      	ldr	r3, [pc, #192]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x100>)
 8003eb2:	613b      	str	r3, [r7, #16]
 8003eb4:	e054      	b.n	8003f60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003eb6:	4b2d      	ldr	r3, [pc, #180]	; (8003f6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	2238      	movs	r2, #56	; 0x38
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	2b10      	cmp	r3, #16
 8003ec0:	d138      	bne.n	8003f34 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003ec2:	4b2a      	ldr	r3, [pc, #168]	; (8003f6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	2203      	movs	r2, #3
 8003ec8:	4013      	ands	r3, r2
 8003eca:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ecc:	4b27      	ldr	r3, [pc, #156]	; (8003f6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	091b      	lsrs	r3, r3, #4
 8003ed2:	2207      	movs	r2, #7
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2b03      	cmp	r3, #3
 8003ede:	d10d      	bne.n	8003efc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ee0:	68b9      	ldr	r1, [r7, #8]
 8003ee2:	4824      	ldr	r0, [pc, #144]	; (8003f74 <HAL_RCC_GetSysClockFreq+0x100>)
 8003ee4:	f7fc f90e 	bl	8000104 <__udivsi3>
 8003ee8:	0003      	movs	r3, r0
 8003eea:	0019      	movs	r1, r3
 8003eec:	4b1f      	ldr	r3, [pc, #124]	; (8003f6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	0a1b      	lsrs	r3, r3, #8
 8003ef2:	227f      	movs	r2, #127	; 0x7f
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	434b      	muls	r3, r1
 8003ef8:	617b      	str	r3, [r7, #20]
        break;
 8003efa:	e00d      	b.n	8003f18 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003efc:	68b9      	ldr	r1, [r7, #8]
 8003efe:	481c      	ldr	r0, [pc, #112]	; (8003f70 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003f00:	f7fc f900 	bl	8000104 <__udivsi3>
 8003f04:	0003      	movs	r3, r0
 8003f06:	0019      	movs	r1, r3
 8003f08:	4b18      	ldr	r3, [pc, #96]	; (8003f6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	0a1b      	lsrs	r3, r3, #8
 8003f0e:	227f      	movs	r2, #127	; 0x7f
 8003f10:	4013      	ands	r3, r2
 8003f12:	434b      	muls	r3, r1
 8003f14:	617b      	str	r3, [r7, #20]
        break;
 8003f16:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003f18:	4b14      	ldr	r3, [pc, #80]	; (8003f6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	0f5b      	lsrs	r3, r3, #29
 8003f1e:	2207      	movs	r2, #7
 8003f20:	4013      	ands	r3, r2
 8003f22:	3301      	adds	r3, #1
 8003f24:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003f26:	6879      	ldr	r1, [r7, #4]
 8003f28:	6978      	ldr	r0, [r7, #20]
 8003f2a:	f7fc f8eb 	bl	8000104 <__udivsi3>
 8003f2e:	0003      	movs	r3, r0
 8003f30:	613b      	str	r3, [r7, #16]
 8003f32:	e015      	b.n	8003f60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003f34:	4b0d      	ldr	r3, [pc, #52]	; (8003f6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	2238      	movs	r2, #56	; 0x38
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	2b20      	cmp	r3, #32
 8003f3e:	d103      	bne.n	8003f48 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003f40:	2380      	movs	r3, #128	; 0x80
 8003f42:	021b      	lsls	r3, r3, #8
 8003f44:	613b      	str	r3, [r7, #16]
 8003f46:	e00b      	b.n	8003f60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003f48:	4b08      	ldr	r3, [pc, #32]	; (8003f6c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	2238      	movs	r2, #56	; 0x38
 8003f4e:	4013      	ands	r3, r2
 8003f50:	2b18      	cmp	r3, #24
 8003f52:	d103      	bne.n	8003f5c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003f54:	23fa      	movs	r3, #250	; 0xfa
 8003f56:	01db      	lsls	r3, r3, #7
 8003f58:	613b      	str	r3, [r7, #16]
 8003f5a:	e001      	b.n	8003f60 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003f60:	693b      	ldr	r3, [r7, #16]
}
 8003f62:	0018      	movs	r0, r3
 8003f64:	46bd      	mov	sp, r7
 8003f66:	b006      	add	sp, #24
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	46c0      	nop			; (mov r8, r8)
 8003f6c:	40021000 	.word	0x40021000
 8003f70:	00f42400 	.word	0x00f42400
 8003f74:	007a1200 	.word	0x007a1200

08003f78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003f80:	2313      	movs	r3, #19
 8003f82:	18fb      	adds	r3, r7, r3
 8003f84:	2200      	movs	r2, #0
 8003f86:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f88:	2312      	movs	r3, #18
 8003f8a:	18fb      	adds	r3, r7, r3
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	2380      	movs	r3, #128	; 0x80
 8003f96:	029b      	lsls	r3, r3, #10
 8003f98:	4013      	ands	r3, r2
 8003f9a:	d100      	bne.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003f9c:	e0ad      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f9e:	2011      	movs	r0, #17
 8003fa0:	183b      	adds	r3, r7, r0
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fa6:	4b47      	ldr	r3, [pc, #284]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003fa8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003faa:	2380      	movs	r3, #128	; 0x80
 8003fac:	055b      	lsls	r3, r3, #21
 8003fae:	4013      	ands	r3, r2
 8003fb0:	d110      	bne.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fb2:	4b44      	ldr	r3, [pc, #272]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003fb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003fb6:	4b43      	ldr	r3, [pc, #268]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003fb8:	2180      	movs	r1, #128	; 0x80
 8003fba:	0549      	lsls	r1, r1, #21
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	63da      	str	r2, [r3, #60]	; 0x3c
 8003fc0:	4b40      	ldr	r3, [pc, #256]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003fc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003fc4:	2380      	movs	r3, #128	; 0x80
 8003fc6:	055b      	lsls	r3, r3, #21
 8003fc8:	4013      	ands	r3, r2
 8003fca:	60bb      	str	r3, [r7, #8]
 8003fcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fce:	183b      	adds	r3, r7, r0
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003fd4:	4b3c      	ldr	r3, [pc, #240]	; (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	4b3b      	ldr	r3, [pc, #236]	; (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003fda:	2180      	movs	r1, #128	; 0x80
 8003fdc:	0049      	lsls	r1, r1, #1
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003fe2:	f7fd fddb 	bl	8001b9c <HAL_GetTick>
 8003fe6:	0003      	movs	r3, r0
 8003fe8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fea:	e00b      	b.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fec:	f7fd fdd6 	bl	8001b9c <HAL_GetTick>
 8003ff0:	0002      	movs	r2, r0
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d904      	bls.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003ffa:	2313      	movs	r3, #19
 8003ffc:	18fb      	adds	r3, r7, r3
 8003ffe:	2203      	movs	r2, #3
 8004000:	701a      	strb	r2, [r3, #0]
        break;
 8004002:	e005      	b.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004004:	4b30      	ldr	r3, [pc, #192]	; (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	2380      	movs	r3, #128	; 0x80
 800400a:	005b      	lsls	r3, r3, #1
 800400c:	4013      	ands	r3, r2
 800400e:	d0ed      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004010:	2313      	movs	r3, #19
 8004012:	18fb      	adds	r3, r7, r3
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d15e      	bne.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800401a:	4b2a      	ldr	r3, [pc, #168]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800401c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800401e:	23c0      	movs	r3, #192	; 0xc0
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	4013      	ands	r3, r2
 8004024:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d019      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	429a      	cmp	r2, r3
 8004034:	d014      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004036:	4b23      	ldr	r3, [pc, #140]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800403a:	4a24      	ldr	r2, [pc, #144]	; (80040cc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800403c:	4013      	ands	r3, r2
 800403e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004040:	4b20      	ldr	r3, [pc, #128]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004042:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004044:	4b1f      	ldr	r3, [pc, #124]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004046:	2180      	movs	r1, #128	; 0x80
 8004048:	0249      	lsls	r1, r1, #9
 800404a:	430a      	orrs	r2, r1
 800404c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800404e:	4b1d      	ldr	r3, [pc, #116]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004050:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004052:	4b1c      	ldr	r3, [pc, #112]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004054:	491e      	ldr	r1, [pc, #120]	; (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004056:	400a      	ands	r2, r1
 8004058:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800405a:	4b1a      	ldr	r3, [pc, #104]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	2201      	movs	r2, #1
 8004064:	4013      	ands	r3, r2
 8004066:	d016      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004068:	f7fd fd98 	bl	8001b9c <HAL_GetTick>
 800406c:	0003      	movs	r3, r0
 800406e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004070:	e00c      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004072:	f7fd fd93 	bl	8001b9c <HAL_GetTick>
 8004076:	0002      	movs	r2, r0
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	4a15      	ldr	r2, [pc, #84]	; (80040d4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d904      	bls.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004082:	2313      	movs	r3, #19
 8004084:	18fb      	adds	r3, r7, r3
 8004086:	2203      	movs	r2, #3
 8004088:	701a      	strb	r2, [r3, #0]
            break;
 800408a:	e004      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800408c:	4b0d      	ldr	r3, [pc, #52]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800408e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004090:	2202      	movs	r2, #2
 8004092:	4013      	ands	r3, r2
 8004094:	d0ed      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004096:	2313      	movs	r3, #19
 8004098:	18fb      	adds	r3, r7, r3
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d10a      	bne.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040a0:	4b08      	ldr	r3, [pc, #32]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80040a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040a4:	4a09      	ldr	r2, [pc, #36]	; (80040cc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80040a6:	4013      	ands	r3, r2
 80040a8:	0019      	movs	r1, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040ae:	4b05      	ldr	r3, [pc, #20]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80040b0:	430a      	orrs	r2, r1
 80040b2:	65da      	str	r2, [r3, #92]	; 0x5c
 80040b4:	e016      	b.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80040b6:	2312      	movs	r3, #18
 80040b8:	18fb      	adds	r3, r7, r3
 80040ba:	2213      	movs	r2, #19
 80040bc:	18ba      	adds	r2, r7, r2
 80040be:	7812      	ldrb	r2, [r2, #0]
 80040c0:	701a      	strb	r2, [r3, #0]
 80040c2:	e00f      	b.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80040c4:	40021000 	.word	0x40021000
 80040c8:	40007000 	.word	0x40007000
 80040cc:	fffffcff 	.word	0xfffffcff
 80040d0:	fffeffff 	.word	0xfffeffff
 80040d4:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040d8:	2312      	movs	r3, #18
 80040da:	18fb      	adds	r3, r7, r3
 80040dc:	2213      	movs	r2, #19
 80040de:	18ba      	adds	r2, r7, r2
 80040e0:	7812      	ldrb	r2, [r2, #0]
 80040e2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040e4:	2311      	movs	r3, #17
 80040e6:	18fb      	adds	r3, r7, r3
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d105      	bne.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040ee:	4bb6      	ldr	r3, [pc, #728]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80040f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040f2:	4bb5      	ldr	r3, [pc, #724]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80040f4:	49b5      	ldr	r1, [pc, #724]	; (80043cc <HAL_RCCEx_PeriphCLKConfig+0x454>)
 80040f6:	400a      	ands	r2, r1
 80040f8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2201      	movs	r2, #1
 8004100:	4013      	ands	r3, r2
 8004102:	d009      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004104:	4bb0      	ldr	r3, [pc, #704]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004108:	2203      	movs	r2, #3
 800410a:	4393      	bics	r3, r2
 800410c:	0019      	movs	r1, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	4bad      	ldr	r3, [pc, #692]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004114:	430a      	orrs	r2, r1
 8004116:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2202      	movs	r2, #2
 800411e:	4013      	ands	r3, r2
 8004120:	d009      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004122:	4ba9      	ldr	r3, [pc, #676]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004126:	220c      	movs	r2, #12
 8004128:	4393      	bics	r3, r2
 800412a:	0019      	movs	r1, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689a      	ldr	r2, [r3, #8]
 8004130:	4ba5      	ldr	r3, [pc, #660]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004132:	430a      	orrs	r2, r1
 8004134:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	2204      	movs	r2, #4
 800413c:	4013      	ands	r3, r2
 800413e:	d009      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004140:	4ba1      	ldr	r3, [pc, #644]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004142:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004144:	2230      	movs	r2, #48	; 0x30
 8004146:	4393      	bics	r3, r2
 8004148:	0019      	movs	r1, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	68da      	ldr	r2, [r3, #12]
 800414e:	4b9e      	ldr	r3, [pc, #632]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004150:	430a      	orrs	r2, r1
 8004152:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2210      	movs	r2, #16
 800415a:	4013      	ands	r3, r2
 800415c:	d009      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800415e:	4b9a      	ldr	r3, [pc, #616]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004160:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004162:	4a9b      	ldr	r2, [pc, #620]	; (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8004164:	4013      	ands	r3, r2
 8004166:	0019      	movs	r1, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	691a      	ldr	r2, [r3, #16]
 800416c:	4b96      	ldr	r3, [pc, #600]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800416e:	430a      	orrs	r2, r1
 8004170:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	2380      	movs	r3, #128	; 0x80
 8004178:	015b      	lsls	r3, r3, #5
 800417a:	4013      	ands	r3, r2
 800417c:	d009      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800417e:	4b92      	ldr	r3, [pc, #584]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004180:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004182:	4a94      	ldr	r2, [pc, #592]	; (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004184:	4013      	ands	r3, r2
 8004186:	0019      	movs	r1, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	695a      	ldr	r2, [r3, #20]
 800418c:	4b8e      	ldr	r3, [pc, #568]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800418e:	430a      	orrs	r2, r1
 8004190:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	2380      	movs	r3, #128	; 0x80
 8004198:	009b      	lsls	r3, r3, #2
 800419a:	4013      	ands	r3, r2
 800419c:	d009      	beq.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800419e:	4b8a      	ldr	r3, [pc, #552]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041a2:	4a8d      	ldr	r2, [pc, #564]	; (80043d8 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80041a4:	4013      	ands	r3, r2
 80041a6:	0019      	movs	r1, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041ac:	4b86      	ldr	r3, [pc, #536]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041ae:	430a      	orrs	r2, r1
 80041b0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	2380      	movs	r3, #128	; 0x80
 80041b8:	00db      	lsls	r3, r3, #3
 80041ba:	4013      	ands	r3, r2
 80041bc:	d009      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80041be:	4b82      	ldr	r3, [pc, #520]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c2:	4a86      	ldr	r2, [pc, #536]	; (80043dc <HAL_RCCEx_PeriphCLKConfig+0x464>)
 80041c4:	4013      	ands	r3, r2
 80041c6:	0019      	movs	r1, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041cc:	4b7e      	ldr	r3, [pc, #504]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041ce:	430a      	orrs	r2, r1
 80041d0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2220      	movs	r2, #32
 80041d8:	4013      	ands	r3, r2
 80041da:	d009      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80041dc:	4b7a      	ldr	r3, [pc, #488]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e0:	4a7f      	ldr	r2, [pc, #508]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80041e2:	4013      	ands	r3, r2
 80041e4:	0019      	movs	r1, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	699a      	ldr	r2, [r3, #24]
 80041ea:	4b77      	ldr	r3, [pc, #476]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041ec:	430a      	orrs	r2, r1
 80041ee:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2240      	movs	r2, #64	; 0x40
 80041f6:	4013      	ands	r3, r2
 80041f8:	d009      	beq.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80041fa:	4b73      	ldr	r3, [pc, #460]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80041fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041fe:	4a79      	ldr	r2, [pc, #484]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8004200:	4013      	ands	r3, r2
 8004202:	0019      	movs	r1, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	69da      	ldr	r2, [r3, #28]
 8004208:	4b6f      	ldr	r3, [pc, #444]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800420a:	430a      	orrs	r2, r1
 800420c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	2380      	movs	r3, #128	; 0x80
 8004214:	01db      	lsls	r3, r3, #7
 8004216:	4013      	ands	r3, r2
 8004218:	d015      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800421a:	4b6b      	ldr	r3, [pc, #428]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800421c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	0899      	lsrs	r1, r3, #2
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004226:	4b68      	ldr	r3, [pc, #416]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004228:	430a      	orrs	r2, r1
 800422a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004230:	2380      	movs	r3, #128	; 0x80
 8004232:	05db      	lsls	r3, r3, #23
 8004234:	429a      	cmp	r2, r3
 8004236:	d106      	bne.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004238:	4b63      	ldr	r3, [pc, #396]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800423a:	68da      	ldr	r2, [r3, #12]
 800423c:	4b62      	ldr	r3, [pc, #392]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800423e:	2180      	movs	r1, #128	; 0x80
 8004240:	0249      	lsls	r1, r1, #9
 8004242:	430a      	orrs	r2, r1
 8004244:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	2380      	movs	r3, #128	; 0x80
 800424c:	031b      	lsls	r3, r3, #12
 800424e:	4013      	ands	r3, r2
 8004250:	d009      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004252:	4b5d      	ldr	r3, [pc, #372]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004256:	2240      	movs	r2, #64	; 0x40
 8004258:	4393      	bics	r3, r2
 800425a:	0019      	movs	r1, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004260:	4b59      	ldr	r3, [pc, #356]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004262:	430a      	orrs	r2, r1
 8004264:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	2380      	movs	r3, #128	; 0x80
 800426c:	039b      	lsls	r3, r3, #14
 800426e:	4013      	ands	r3, r2
 8004270:	d016      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004272:	4b55      	ldr	r3, [pc, #340]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004274:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004276:	4a5c      	ldr	r2, [pc, #368]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004278:	4013      	ands	r3, r2
 800427a:	0019      	movs	r1, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004280:	4b51      	ldr	r3, [pc, #324]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004282:	430a      	orrs	r2, r1
 8004284:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800428a:	2380      	movs	r3, #128	; 0x80
 800428c:	03db      	lsls	r3, r3, #15
 800428e:	429a      	cmp	r2, r3
 8004290:	d106      	bne.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004292:	4b4d      	ldr	r3, [pc, #308]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004294:	68da      	ldr	r2, [r3, #12]
 8004296:	4b4c      	ldr	r3, [pc, #304]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004298:	2180      	movs	r1, #128	; 0x80
 800429a:	0449      	lsls	r1, r1, #17
 800429c:	430a      	orrs	r2, r1
 800429e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	2380      	movs	r3, #128	; 0x80
 80042a6:	03db      	lsls	r3, r3, #15
 80042a8:	4013      	ands	r3, r2
 80042aa:	d016      	beq.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80042ac:	4b46      	ldr	r3, [pc, #280]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042b0:	4a4e      	ldr	r2, [pc, #312]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80042b2:	4013      	ands	r3, r2
 80042b4:	0019      	movs	r1, r3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042ba:	4b43      	ldr	r3, [pc, #268]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042bc:	430a      	orrs	r2, r1
 80042be:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042c4:	2380      	movs	r3, #128	; 0x80
 80042c6:	045b      	lsls	r3, r3, #17
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d106      	bne.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80042cc:	4b3e      	ldr	r3, [pc, #248]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042ce:	68da      	ldr	r2, [r3, #12]
 80042d0:	4b3d      	ldr	r3, [pc, #244]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042d2:	2180      	movs	r1, #128	; 0x80
 80042d4:	0449      	lsls	r1, r1, #17
 80042d6:	430a      	orrs	r2, r1
 80042d8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	2380      	movs	r3, #128	; 0x80
 80042e0:	011b      	lsls	r3, r3, #4
 80042e2:	4013      	ands	r3, r2
 80042e4:	d014      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80042e6:	4b38      	ldr	r3, [pc, #224]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ea:	2203      	movs	r2, #3
 80042ec:	4393      	bics	r3, r2
 80042ee:	0019      	movs	r1, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a1a      	ldr	r2, [r3, #32]
 80042f4:	4b34      	ldr	r3, [pc, #208]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80042f6:	430a      	orrs	r2, r1
 80042f8:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d106      	bne.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004302:	4b31      	ldr	r3, [pc, #196]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	4b30      	ldr	r3, [pc, #192]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004308:	2180      	movs	r1, #128	; 0x80
 800430a:	0249      	lsls	r1, r1, #9
 800430c:	430a      	orrs	r2, r1
 800430e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	2380      	movs	r3, #128	; 0x80
 8004316:	019b      	lsls	r3, r3, #6
 8004318:	4013      	ands	r3, r2
 800431a:	d014      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800431c:	4b2a      	ldr	r3, [pc, #168]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800431e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004320:	220c      	movs	r2, #12
 8004322:	4393      	bics	r3, r2
 8004324:	0019      	movs	r1, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800432a:	4b27      	ldr	r3, [pc, #156]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800432c:	430a      	orrs	r2, r1
 800432e:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004334:	2b04      	cmp	r3, #4
 8004336:	d106      	bne.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004338:	4b23      	ldr	r3, [pc, #140]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800433a:	68da      	ldr	r2, [r3, #12]
 800433c:	4b22      	ldr	r3, [pc, #136]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800433e:	2180      	movs	r1, #128	; 0x80
 8004340:	0249      	lsls	r1, r1, #9
 8004342:	430a      	orrs	r2, r1
 8004344:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	2380      	movs	r3, #128	; 0x80
 800434c:	045b      	lsls	r3, r3, #17
 800434e:	4013      	ands	r3, r2
 8004350:	d016      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004352:	4b1d      	ldr	r3, [pc, #116]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004356:	4a22      	ldr	r2, [pc, #136]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004358:	4013      	ands	r3, r2
 800435a:	0019      	movs	r1, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004360:	4b19      	ldr	r3, [pc, #100]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004362:	430a      	orrs	r2, r1
 8004364:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800436a:	2380      	movs	r3, #128	; 0x80
 800436c:	019b      	lsls	r3, r3, #6
 800436e:	429a      	cmp	r2, r3
 8004370:	d106      	bne.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004372:	4b15      	ldr	r3, [pc, #84]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004374:	68da      	ldr	r2, [r3, #12]
 8004376:	4b14      	ldr	r3, [pc, #80]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004378:	2180      	movs	r1, #128	; 0x80
 800437a:	0449      	lsls	r1, r1, #17
 800437c:	430a      	orrs	r2, r1
 800437e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	2380      	movs	r3, #128	; 0x80
 8004386:	049b      	lsls	r3, r3, #18
 8004388:	4013      	ands	r3, r2
 800438a:	d016      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800438c:	4b0e      	ldr	r3, [pc, #56]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800438e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004390:	4a10      	ldr	r2, [pc, #64]	; (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004392:	4013      	ands	r3, r2
 8004394:	0019      	movs	r1, r3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800439a:	4b0b      	ldr	r3, [pc, #44]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800439c:	430a      	orrs	r2, r1
 800439e:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80043a4:	2380      	movs	r3, #128	; 0x80
 80043a6:	005b      	lsls	r3, r3, #1
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d106      	bne.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80043ac:	4b06      	ldr	r3, [pc, #24]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80043ae:	68da      	ldr	r2, [r3, #12]
 80043b0:	4b05      	ldr	r3, [pc, #20]	; (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80043b2:	2180      	movs	r1, #128	; 0x80
 80043b4:	0449      	lsls	r1, r1, #17
 80043b6:	430a      	orrs	r2, r1
 80043b8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80043ba:	2312      	movs	r3, #18
 80043bc:	18fb      	adds	r3, r7, r3
 80043be:	781b      	ldrb	r3, [r3, #0]
}
 80043c0:	0018      	movs	r0, r3
 80043c2:	46bd      	mov	sp, r7
 80043c4:	b006      	add	sp, #24
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	40021000 	.word	0x40021000
 80043cc:	efffffff 	.word	0xefffffff
 80043d0:	fffff3ff 	.word	0xfffff3ff
 80043d4:	fffffcff 	.word	0xfffffcff
 80043d8:	fff3ffff 	.word	0xfff3ffff
 80043dc:	ffcfffff 	.word	0xffcfffff
 80043e0:	ffffcfff 	.word	0xffffcfff
 80043e4:	ffff3fff 	.word	0xffff3fff
 80043e8:	ffbfffff 	.word	0xffbfffff
 80043ec:	feffffff 	.word	0xfeffffff

080043f0 <__libc_init_array>:
 80043f0:	b570      	push	{r4, r5, r6, lr}
 80043f2:	2600      	movs	r6, #0
 80043f4:	4d0c      	ldr	r5, [pc, #48]	; (8004428 <__libc_init_array+0x38>)
 80043f6:	4c0d      	ldr	r4, [pc, #52]	; (800442c <__libc_init_array+0x3c>)
 80043f8:	1b64      	subs	r4, r4, r5
 80043fa:	10a4      	asrs	r4, r4, #2
 80043fc:	42a6      	cmp	r6, r4
 80043fe:	d109      	bne.n	8004414 <__libc_init_array+0x24>
 8004400:	2600      	movs	r6, #0
 8004402:	f000 f821 	bl	8004448 <_init>
 8004406:	4d0a      	ldr	r5, [pc, #40]	; (8004430 <__libc_init_array+0x40>)
 8004408:	4c0a      	ldr	r4, [pc, #40]	; (8004434 <__libc_init_array+0x44>)
 800440a:	1b64      	subs	r4, r4, r5
 800440c:	10a4      	asrs	r4, r4, #2
 800440e:	42a6      	cmp	r6, r4
 8004410:	d105      	bne.n	800441e <__libc_init_array+0x2e>
 8004412:	bd70      	pop	{r4, r5, r6, pc}
 8004414:	00b3      	lsls	r3, r6, #2
 8004416:	58eb      	ldr	r3, [r5, r3]
 8004418:	4798      	blx	r3
 800441a:	3601      	adds	r6, #1
 800441c:	e7ee      	b.n	80043fc <__libc_init_array+0xc>
 800441e:	00b3      	lsls	r3, r6, #2
 8004420:	58eb      	ldr	r3, [r5, r3]
 8004422:	4798      	blx	r3
 8004424:	3601      	adds	r6, #1
 8004426:	e7f2      	b.n	800440e <__libc_init_array+0x1e>
 8004428:	08004520 	.word	0x08004520
 800442c:	08004520 	.word	0x08004520
 8004430:	08004520 	.word	0x08004520
 8004434:	08004524 	.word	0x08004524

08004438 <memset>:
 8004438:	0003      	movs	r3, r0
 800443a:	1882      	adds	r2, r0, r2
 800443c:	4293      	cmp	r3, r2
 800443e:	d100      	bne.n	8004442 <memset+0xa>
 8004440:	4770      	bx	lr
 8004442:	7019      	strb	r1, [r3, #0]
 8004444:	3301      	adds	r3, #1
 8004446:	e7f9      	b.n	800443c <memset+0x4>

08004448 <_init>:
 8004448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800444a:	46c0      	nop			; (mov r8, r8)
 800444c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800444e:	bc08      	pop	{r3}
 8004450:	469e      	mov	lr, r3
 8004452:	4770      	bx	lr

08004454 <_fini>:
 8004454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004456:	46c0      	nop			; (mov r8, r8)
 8004458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800445a:	bc08      	pop	{r3}
 800445c:	469e      	mov	lr, r3
 800445e:	4770      	bx	lr
