device {
	name = "ATmega16HVA"
	prog_size = 0x4000
	eeprom_size = 0x0100
	ram_size = 0x0200
	ram_start = 0x0100
}

interrupts {
	RESET = 0x00            ; External Pin, Power-on Reset, Brown-out Reset and Watchdog Reset
	BPINT = 0x01            ; Battery Protection Interrupt
	VREGMON = 0x02          ; Voltage regulator monitor interrupt
	INT0 = 0x03             ; External Interrupt Request 0
	INT1 = 0x04             ; External Interrupt Request 1
	INT2 = 0x05             ; External Interrupt Request 2
	WDT = 0x06              ; Watchdog Timeout Interrupt
	TIMER1_IC = 0x07        ; Timer 1 Input capture
	TIMER1_COMPA = 0x08     ; Timer 1 Compare Match A
	TIMER1_COMPB = 0x09     ; Timer 1 Compare Match B
	TIMER1_OVF = 0x0a       ; Timer 1 overflow
	TIMER0_IC = 0x0b        ; Timer 0 Input Capture
	TIMER0_COMPA = 0x0c     ; Timer 0 Comapre Match A
	TIMER0_COMPB = 0x0d     ; Timer 0 Compare Match B
	TIMER0_OVF = 0x0e       ; Timer 0 Overflow
	SPI_STC = 0x0f          ; SPI Serial transfer complete
	VADC = 0x10             ; Voltage ADC Conversion Complete
	CCADC_CONV = 0x11       ; Coulomb Counter ADC Conversion Complete
	CCADC_REG_CUR = 0x12    ; Coloumb Counter ADC Regular Current
	CCADC_ACC = 0x13        ; Coloumb Counter ADC Accumulator
	EE_READY = 0x14         ; EEPROM Ready
}

registers {
	PINA(0x00)              ; Port A Input Pins
	DDRA(0x01)              ; Port A Data Direction Register
	PORTA(0x02)             ; Port A Data Register
	PINB(0x03)              ; Input Pins, Port B
	DDRB(0x04)              ; Data Direction Register, Port B
	PORTB(0x05)             ; Data Register, Port B
	PINC(0x06)              ; Port C Input Pins
	PORTC(0x08)             ; Port C Data Register
	TIFR0(0x15) {           ; Timer/Counter Interrupt Flag register
		TOV0 = 0                ; Overflow Flag
		OCF0A = 1               ; Output Compare Flag
		OCF0B = 2               ; Output Compare Flag
		ICF0 = 3                ; Timer/Counter Interrupt Flag Register
	}
	TIFR1(0x16) {           ; Timer/Counter Interrupt Flag register
		TOV1 = 0                ; Timer/Counter1 Overflow Flag
		OCF1A = 1               ; Timer/Counter1 Output Compare Flag A
		OCF1B = 2               ; Timer/Counter1 Output Compare Flag B
		ICF1 = 3                ; Timer/Counter 1 Input Capture Flag
	}
	OSICSR(0x17) {          ; Oscillator Sampling Interface Control and Status Register
		OSIEN = 0               ; Oscillator Sampling Interface Enable
		OSIST = 1               ; Oscillator Sampling Interface Status
		OSISEL0 = 4             ; Oscillator Sampling Interface Select 0
	}
	EIFR(0x1c) {            ; External Interrupt Flag Register
		INTF0 = 0               ; External Interrupt Flags bit 0
		INTF1 = 1               ; External Interrupt Flags bit 1
		INTF2 = 2               ; External Interrupt Flags bit 2
	}
	EIMSK(0x1d) {           ; External Interrupt Mask Register
		INT0 = 0                ; External Interrupt Request 2 Enable bit 0
		INT1 = 1                ; External Interrupt Request 2 Enable bit 1
		INT2 = 2                ; External Interrupt Request 2 Enable bit 2
	}
	GPIOR0(0x1e)            ; General Purpose IO Register 0
	EECR(0x1f) {            ; EEPROM Control Register
		EERE = 0                ; EEPROM Read Enable
		EEPE = 1                ; EEPROM Write Enable
		EEMPE = 2               ; EEPROM Master Write Enable
		EERIE = 3               ; EEProm Ready Interrupt Enable
		EEPM0 = 4               ; 
		EEPM1 = 5               ; 
	}
	EEDR(0x20)              ; EEPROM Data Register
	EEAR(0x21)              ; EEPROM Read/Write Access
	GTCCR(0x23) {           ; General Timer/Counter Control Register
		PSRSYNC = 0             ; Prescaler Reset
		TSM = 7                 ; Timer/Counter Synchronization Mode
	}
	TCCR0A(0x24) {          ; Timer/Counter0 Control Register
		WGM00 = 0               ; Clock Select0 bit 0
		ICS0 = 3                ; Input Capture Select
		ICES0 = 4               ; Input Capture Edge Select
		ICNC0 = 5               ; Input Capture Noise Canceler
		ICEN0 = 6               ; Input Capture Mode Enable
		TCW0 = 7                ; Timer/Counter Width
	}
	TCCR0B(0x25) {          ; Timer/Counter0 Control Register
		CS00 = 0                ; Clock Select0 bit 0
		CS01 = 1                ; Clock Select0 bit 1
		CS02 = 2                ; Clock Select0 bit 2
	}
	TCNT0(0x26, 0x27)       ; Timer Counter 0  Bytes
	OCR0A(0x28)             ; Output compare Register A
	OCR0B(0x29)             ; Output compare Register B
	GPIOR1(0x2a)            ; General Purpose IO Register 1
	GPIOR2(0x2b)            ; General Purpose IO Register 2
	SPCR(0x2c) {            ; SPI Control Register
		SPR0 = 0                ; SPI Clock Rate Selects bit 0
		SPR1 = 1                ; SPI Clock Rate Selects bit 1
		CPHA = 2                ; Clock Phase
		CPOL = 3                ; Clock polarity
		MSTR = 4                ; Master/Slave Select
		DORD = 5                ; Data Order
		SPE = 6                 ; SPI Enable
		SPIE = 7                ; SPI Interrupt Enable
	}
	SPSR(0x2d) {            ; SPI Status Register
		SPI2X = 0               ; Double SPI Speed Bit
		WCOL = 6                ; Write Collision Flag
		SPIF = 7                ; SPI Interrupt Flag
	}
	SPDR(0x2e)              ; SPI Data Register
	SMCR(0x33) {            ; Sleep Mode Control Register
		SE = 0                  ; Sleep Enable
		SM0 = 1                 ; Sleep Mode Select bits bit 0
		SM1 = 2                 ; Sleep Mode Select bits bit 1
		SM2 = 3                 ; Sleep Mode Select bits bit 2
	}
	MCUSR(0x34) {           ; MCU Status Register
		PORF = 0                ; Power-on reset flag
		EXTRF = 1               ; External Reset Flag
		BODRF = 2               ; Brown-out Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
		OCDRF = 4               ; OCD Reset Flag
	}
	MCUCR(0x35) {           ; MCU Control Register
		PUD = 4                 ; Pull-up disable
		CKOE = 5                ; Clock Output Enable
	}
	SPMCSR(0x37) {          ; Store Program Memory Control and Status Register
		SPMEN = 0               ; Store Program Memory Enable
		PGERS = 1               ; Page Erase
		PGWRT = 2               ; Page Write
		RFLB = 3                ; Read Fuse and Lock Bits
		CTPB = 4                ; Clear Temporary Page Buffer
		SIGRD = 5               ; Signature Row Read
	}
	SP(0x3d, 0x3e)          ; Stack Pointer 
	SREG(0x3f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
	WDTCSR(0x60) {          ; Watchdog Timer Control Register
		WDP0 = 0                ; Watchdog Timer Prescaler Bits bit 0
		WDP1 = 1                ; Watchdog Timer Prescaler Bits bit 1
		WDP2 = 2                ; Watchdog Timer Prescaler Bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDCE = 4                ; Watchdog Change Enable
		WDP3 = 5                ; Watchdog Timer Prescaler Bits bit 3
		WDIE = 6                ; Watchdog Timeout Interrupt Enable
		WDIF = 7                ; Watchdog Timeout Interrupt Flag
	}
	CLKPR(0x61) {           ; Clock Prescale Register
		CLKPS0 = 0              ; Clock Prescaler Select Bits bit 0
		CLKPS1 = 1              ; Clock Prescaler Select Bits bit 1
		CLKPCE = 7              ; Clock Prescaler Change Enable
	}
	PRR0(0x64) {            ; Power Reduction Register 0
		PRVADC = 0              ; Power Reduction V-ADC
		PRTIM0 = 1              ; Power Reduction Timer/Counter0
		PRTIM1 = 2              ; Power Reduction Timer/Counter1
		PRSPI = 3               ; Power reduction SPI
		PRVRM = 5               ; Power Reduction Voltage Regulator Monitor
	}
	FOSCCAL(0x66)           ; Fast Oscillator Calibration Value
	EICRA(0x69) {           ; External Interrupt Control Register
		ISC00 = 0               ; External Interrupt Sense Control 0 Bits bit 0
		ISC01 = 1               ; External Interrupt Sense Control 0 Bits bit 1
		ISC10 = 2               ; External Interrupt Sense Control 1 Bits bit 0
		ISC11 = 3               ; External Interrupt Sense Control 1 Bits bit 1
		ISC20 = 4               ; External Interrupt Sense Control 2 Bits bit 0
		ISC21 = 5               ; External Interrupt Sense Control 2 Bits bit 1
	}
	TIMSK0(0x6e) {          ; Timer/Counter Interrupt Mask Register
		TOIE0 = 0               ; Overflow Interrupt Enable
		OCIE0A = 1              ; Output Compare Interrupt Enable
		OCIE0B = 2              ; Output Compare Interrupt Enable
		ICIE0 = 3               ; Timer/Counter n Input Capture Interrupt Enable
	}
	TIMSK1(0x6f) {          ; Timer/Counter Interrupt Mask Register
		TOIE1 = 0               ; Timer/Counter1 Overflow Interrupt Enable
		OCIE1A = 1              ; Timer/Counter1 Output Compare A Interrupt Enable
		OCIE1B = 2              ; Timer/Counter1 Output Compare B Interrupt Enable
		ICIE1 = 3               ; Timer/Counter n Input Capture Interrupt Enable
	}
	VADC(0x78, 0x79)        ; VADC Data Register  Bytes
	VADCSR(0x7a) {          ; The VADC Control and Status register
		VADCCIE = 0             ; VADC Conversion Complete Interrupt Enable
		VADCCIF = 1             ; VADC Conversion Complete Interrupt Flag
		VADSC = 2               ; VADC Satrt Conversion
		VADEN = 3               ; VADC Enable
	}
	VADMUX(0x7c) {          ; The VADC multiplexer Selection Register
		VADMUX0 = 0             ; Analog Channel and Gain Selection Bits bit 0
		VADMUX1 = 1             ; Analog Channel and Gain Selection Bits bit 1
		VADMUX2 = 2             ; Analog Channel and Gain Selection Bits bit 2
		VADMUX3 = 3             ; Analog Channel and Gain Selection Bits bit 3
	}
	DIDR0(0x7e) {           ; Digital Input Disable Register
		PA0DID = 0              ; When this bit is written logic one, the digital input buffer of the corresponding V_ADC pin is disabled.
		PA1DID = 1              ; When this bit is written logic one, the digital input buffer of the corresponding V_ADC pin is disabled.
	}
	TCCR1A(0x80) {          ; Timer/Counter 1 Control Register A
		WGM10 = 0               ; Waveform Generation Mode
		ICS1 = 3                ; Input Capture Select
		ICES1 = 4               ; Input Capture Edge Select
		ICNC1 = 5               ; Input Capture Noise Canceler
		ICEN1 = 6               ; Input Capture Mode Enable
		TCW1 = 7                ; Timer/Counter Width
	}
	TCCR1B(0x81) {          ; Timer/Counter1 Control Register B
		CS0 = 0                 ; Clock Select1 bis bit 0
		CS1 = 1                 ; Clock Select1 bis bit 1
		CS2 = 2                 ; Clock Select1 bis bit 2
	}
	TCNT1(0x84, 0x85)       ; Timer Counter 1  Bytes
	OCR1A(0x88)             ; Output Compare Register 1A
	OCR1B(0x89)             ; Output Compare Register B
	ROCR(0xc8) {            ; Regulator Operating Condition Register
		ROCWIE = 0              ; ROC Warning Interrupt Enable
		ROCWIF = 1              ; ROC Warning Interrupt Flag
		ROCS = 7                ; ROC Status
	}
	BGCCR(0xd0) {           ; Bandgap Calibration Register
		BGCC0 = 0               ; BG Calibration of PTAT Current Bits bit 0
		BGCC1 = 1               ; BG Calibration of PTAT Current Bits bit 1
		BGCC2 = 2               ; BG Calibration of PTAT Current Bits bit 2
		BGCC3 = 3               ; BG Calibration of PTAT Current Bits bit 3
		BGCC4 = 4               ; BG Calibration of PTAT Current Bits bit 4
		BGCC5 = 5               ; BG Calibration of PTAT Current Bits bit 5
		BGD = 7                 ; Setting the BGD bit to one will disable the bandgap voltage reference. This bit must be cleared before enabling CC-ADC or V-ADC, and must remain unset while either ADC is enabled.
	}
	BGCRR(0xd1) {           ; Bandgap Calibration of Resistor Ladder
		BGCR0 = 0               ; Bandgap calibration bits bit 0
		BGCR1 = 1               ; Bandgap calibration bits bit 1
		BGCR2 = 2               ; Bandgap calibration bits bit 2
		BGCR3 = 3               ; Bandgap calibration bits bit 3
		BGCR4 = 4               ; Bandgap calibration bits bit 4
		BGCR5 = 5               ; Bandgap calibration bits bit 5
		BGCR6 = 6               ; Bandgap calibration bits bit 6
		BGCR7 = 7               ; Bandgap calibration bits bit 7
	}
	CADAC0(0xe0)            ; ADC Accumulate Current
	CADAC1(0xe1)            ; ADC Accumulate Current
	CADAC2(0xe2)            ; ADC Accumulate Current
	CADAC3(0xe3)            ; ADC Accumulate Current
	CADCSRA(0xe4) {         ; CC-ADC Control and Status Register A
		CADSE = 0               ; When the CADSE bit is written to one, the ongoing CC-ADC conversion is aborted, and the CC-ADC enters Regular Current detection mode.
		CADSI0 = 1              ; The CADSI bits determine the current sampling interval for the Regular Current detection in Power-down mode. The actual settings remain to be determined. bit 0
		CADSI1 = 2              ; The CADSI bits determine the current sampling interval for the Regular Current detection in Power-down mode. The actual settings remain to be determined. bit 1
		CADAS0 = 3              ; CC_ADC Accumulate Current Select Bits bit 0
		CADAS1 = 4              ; CC_ADC Accumulate Current Select Bits bit 1
		CADUB = 5               ; CC_ADC Update Busy
		CADPOL = 6              ; 
		CADEN = 7               ; When the CADEN bit is cleared (zero), the CC-ADC is disabled. When the CADEN bit is set (one), the CC-ADC will continuously measure the voltage drop over the external sense resistor RSENSE. In Power-down, only the Regular Current detection is active. In Power-off, the CC-ADC is always disabled.
	}
	CADCSRB(0xe5) {         ; CC-ADC Control and Status Register B
		CADICIF = 0             ; CC-ADC Instantaneous Current Interrupt Flag
		CADRCIF = 1             ; CC-ADC Accumulate Current Interrupt Flag
		CADACIF = 2             ; CC-ADC Accumulate Current Interrupt Flag
		CADICIE = 4             ; CAD Instantenous Current Interrupt Enable
		CADRCIE = 5             ; Regular Current Interrupt Enable
		CADACIE = 6             ; 
	}
	CADRC(0xe6)             ; CC-ADC Regular Current
	CADIC(0xe8, 0xe9)       ; CC-ADC Instantaneous Current
	FCSR(0xf0) {            ; FET Control and Status Register
		CFE = 0                 ; Charge FET Enable
		DFE = 1                 ; Discharge FET Enable
		CPS = 2                 ; Current Protection Status
		DUVRD = 3               ; Deep Under-Voltage Recovery Disable
	}
	BPIMSK(0xf2) {          ; Battery Protection Interrupt Mask Register
		CHCIE = 0               ; Charger High-current Protection Activated Interrupt
		DHCIE = 1               ; Discharger High-current Protection Activated Interrupt
		COCIE = 2               ; Charge Over-current Protection Activated Interrupt Enable
		DOCIE = 3               ; Discharge Over-current Protection Activated Interrupt Enable
		SCIE = 4                ; Short-circuit Protection Activated Interrupt Enable
	}
	BPIFR(0xf3) {           ; Battery Protection Interrupt Flag Register
		CHCIF = 0               ; Charge High-current Protection Activated Interrupt
		DHCIF = 1               ; Disharge High-current Protection Activated Interrupt
		COCIF = 2               ; Charge Over-current Protection Activated Interrupt Flag
		DOCIF = 3               ; Discharge Over-current Protection Activated Interrupt Flag
		SCIF = 4                ; Short-circuit Protection Activated Interrupt Flag
	}
	BPSCD(0xf5)             ; Battery Protection Short-Circuit Detection Level Register
	BPDOCD(0xf6)            ; Battery Protection Discharge-Over-current Detection Level Register
	BPCOCD(0xf7)            ; Battery Protection Charge-Over-current Detection Level Register
	BPDHCD(0xf8)            ; Battery Protection Discharge-High-current Detection Level Register
	BPCHCD(0xf9)            ; Battery Protection Charge-High-current Detection Level Register
	BPSCTR(0xfa)            ; Battery Protection Short-current Timing Register
	BPOCTR(0xfb)            ; Battery Protection Over-current Timing Register
	BPHCTR(0xfc)            ; Battery Protection Short-current Timing Register
	BPCR(0xfd) {            ; Battery Protection Control Register
		CHCD = 0                ; Charge High-current Protection Disable
		DHCD = 1                ; Discharge High-current Protection Disable
		COCD = 2                ; Charge Over-current Protection Disabled
		DOCD = 3                ; Discharge Over-current Protection Disabled
		SCD = 4                 ; Short Circuit Protection Disabled
	}
	BPPLR(0xfe) {           ; Battery Protection Parameter Lock Register
		BPPL = 0                ; Battery Protection Parameter Lock
		BPPLE = 1               ; Battery Protection Parameter Lock Enable
	}
}

