|AMC1feb22
TXDA <= CPU_Interafce:inst2.TxData
CLK0 => CPU_Interafce:inst2.Clk33mhz_in
CLK0 => Clock:inst1.ClockIn1
CLK2 => Clock:inst1.ClockIn2
/SCC_RST => CPU_Interafce:inst2.Reset_n_in
/CS2 => CPU_Interafce:inst2.Cs_n_in
/BLS1 => CPU_Interafce:inst2.Bhe_n_in
/OE => CPU_Interafce:inst2.Read_ENn_in
/WE => CPU_Interafce:inst2.Write_ENn_in
RXDA => CPU_Interafce:inst2.RxData
sig_clk160mhz <= Clock:inst1.Clock160MHz
pin_124_in => CPU_Interafce:inst2.pin_124_in
A[1] => CPU_Interafce:inst2.Addr_A7A0[1]
A[2] => CPU_Interafce:inst2.Addr_A7A0[2]
A[3] => CPU_Interafce:inst2.Addr_A7A0[3]
A[4] => CPU_Interafce:inst2.Addr_A7A0[4]
A[5] => CPU_Interafce:inst2.Addr_A7A0[5]
A[6] => CPU_Interafce:inst2.Addr_A7A0[6]
A[7] => CPU_Interafce:inst2.Addr_A7A0[7]
/BLS0 => CPU_Interafce:inst2.Addr_A7A0[0]
D[0] <> CPU_Interafce:inst2.Data_inout[0]
D[1] <> CPU_Interafce:inst2.Data_inout[1]
D[2] <> CPU_Interafce:inst2.Data_inout[2]
D[3] <> CPU_Interafce:inst2.Data_inout[3]
D[4] <> CPU_Interafce:inst2.Data_inout[4]
D[5] <> CPU_Interafce:inst2.Data_inout[5]
D[6] <> CPU_Interafce:inst2.Data_inout[6]
D[7] <> CPU_Interafce:inst2.Data_inout[7]
D[8] <> CPU_Interafce:inst2.Data_inout[8]
D[9] <> CPU_Interafce:inst2.Data_inout[9]
D[10] <> CPU_Interafce:inst2.Data_inout[10]
D[11] <> CPU_Interafce:inst2.Data_inout[11]
D[12] <> CPU_Interafce:inst2.Data_inout[12]
D[13] <> CPU_Interafce:inst2.Data_inout[13]
D[14] <> CPU_Interafce:inst2.Data_inout[14]
D[15] <> CPU_Interafce:inst2.Data_inout[15]
/EINT2 <= CPU_Interafce:inst2.Int_n_out
pin_127_out <= CPU_Interafce:inst2.pin_127_out
/Ready <= CPU_Interafce:inst2.Ready_n_out
pin_136_out <= CPU_Interafce:inst2.pin_136_out
pin_138_out <= CPU_Interafce:inst2.pin_138_out
pin_98_out <= CPU_Interafce:inst2.pin_98_out
pin_111_out <= CPU_Interafce:inst2.pin_111_out
CLK1 => ~NO_FANOUT~


|AMC1feb22|CPU_Interafce:inst2
Clk33mhz_in => ~NO_FANOUT~
sig_clk33mhz => ~NO_FANOUT~
sig_clk99mhz => SC_HDLC_top:x1.TxClk
Reset_n_in => sig_reset.IN1
Cs_n_in => sig_Cs_n_in.DATAA
Data_inout[0] <> Data_inout[0]
Data_inout[1] <> Data_inout[1]
Data_inout[2] <> Data_inout[2]
Data_inout[3] <> Data_inout[3]
Data_inout[4] <> Data_inout[4]
Data_inout[5] <> Data_inout[5]
Data_inout[6] <> Data_inout[6]
Data_inout[7] <> Data_inout[7]
Data_inout[8] <> Data_inout[8]
Data_inout[9] <> Data_inout[9]
Data_inout[10] <> Data_inout[10]
Data_inout[11] <> Data_inout[11]
Data_inout[12] <> Data_inout[12]
Data_inout[13] <> Data_inout[13]
Data_inout[14] <> Data_inout[14]
Data_inout[15] <> Data_inout[15]
Addr_A7A0[0] => sig_Addr_A7A0.DATAA
Addr_A7A0[1] => sig_Addr_A7A0.DATAA
Addr_A7A0[2] => sig_Addr_A7A0.DATAA
Addr_A7A0[3] => sig_Addr_A7A0.DATAA
Addr_A7A0[4] => sig_Addr_A7A0.DATAA
Addr_A7A0[5] => sig_Addr_A7A0.DATAA
Addr_A7A0[6] => sig_Addr_A7A0.DATAA
Addr_A7A0[7] => sig_Addr_A7A0.DATAA
Bhe_n_in => sig_Bhe_n_in.DATAA
Read_ENn_in => sig_Read_ENn_in.DATAA
Write_ENn_in => sig_Write_ENn_in.DATAA
Int_n_out <= Int_n_out.DB_MAX_OUTPUT_PORT_TYPE
Ready_n_out <= Ready_n_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxData => lvds_ip:lvds_ip_inst.data
TxData <= SC_HDLC_top:x1.TxData
sig_clk160mhz => lvds_ip:lvds_ip_inst.clock
sig_clk160mhz => txfifo_degubmem~16.CLK
sig_clk160mhz => txfifo_degubmem~0.CLK
sig_clk160mhz => txfifo_degubmem~1.CLK
sig_clk160mhz => txfifo_degubmem~2.CLK
sig_clk160mhz => txfifo_degubmem~3.CLK
sig_clk160mhz => txfifo_degubmem~4.CLK
sig_clk160mhz => txfifo_degubmem~5.CLK
sig_clk160mhz => txfifo_degubmem~6.CLK
sig_clk160mhz => txfifo_degubmem~7.CLK
sig_clk160mhz => txfifo_degubmem~8.CLK
sig_clk160mhz => txfifo_degubmem~9.CLK
sig_clk160mhz => txfifo_degubmem~10.CLK
sig_clk160mhz => txfifo_degubmem~11.CLK
sig_clk160mhz => txfifo_degubmem~12.CLK
sig_clk160mhz => txfifo_degubmem~13.CLK
sig_clk160mhz => txfifo_degubmem~14.CLK
sig_clk160mhz => txfifo_degubmem~15.CLK
sig_clk160mhz => sig_tmp_0.CLK
sig_clk160mhz => sig_xpr_int.CLK
sig_clk160mhz => sig_xpr_int2.CLK
sig_clk160mhz => sig_rme_int2.CLK
sig_clk160mhz => sig_rpf_int2.CLK
sig_clk160mhz => sig_xpr_int1.CLK
sig_clk160mhz => sig_rme_int1.CLK
sig_clk160mhz => sig_rpf_int1.CLK
sig_clk160mhz => regA_ISR2[0].CLK
sig_clk160mhz => regA_ISR2[1].CLK
sig_clk160mhz => regA_ISR2[2].CLK
sig_clk160mhz => regA_ISR2[3].CLK
sig_clk160mhz => regA_ISR2[4].CLK
sig_clk160mhz => regA_ISR2[5].CLK
sig_clk160mhz => regA_ISR2[6].CLK
sig_clk160mhz => regA_ISR2[7].CLK
sig_clk160mhz => regA_ISR1[0].CLK
sig_clk160mhz => regA_ISR1[1].CLK
sig_clk160mhz => regA_ISR1[2].CLK
sig_clk160mhz => regA_ISR1[3].CLK
sig_clk160mhz => regA_ISR1[4].CLK
sig_clk160mhz => regA_ISR1[5].CLK
sig_clk160mhz => regA_ISR1[6].CLK
sig_clk160mhz => regA_ISR1[7].CLK
sig_clk160mhz => regA_ISR0[0].CLK
sig_clk160mhz => regA_ISR0[1].CLK
sig_clk160mhz => regA_ISR0[2].CLK
sig_clk160mhz => regA_ISR0[3].CLK
sig_clk160mhz => regA_ISR0[4].CLK
sig_clk160mhz => regA_ISR0[5].CLK
sig_clk160mhz => regA_ISR0[6].CLK
sig_clk160mhz => regA_ISR0[7].CLK
sig_clk160mhz => regG_STAR[0].CLK
sig_clk160mhz => regG_STAR[1].CLK
sig_clk160mhz => regG_STAR[2].CLK
sig_clk160mhz => regG_STAR[3].CLK
sig_clk160mhz => regG_STAR[4].CLK
sig_clk160mhz => regG_STAR[5].CLK
sig_clk160mhz => regG_STAR[6].CLK
sig_clk160mhz => regG_STAR[7].CLK
sig_clk160mhz => regA_RSTA[5].CLK
sig_clk160mhz => regA_RSTA[7].CLK
sig_clk160mhz => rxfrma_mem[63][0].CLK
sig_clk160mhz => rxfrma_mem[63][1].CLK
sig_clk160mhz => rxfrma_mem[63][2].CLK
sig_clk160mhz => rxfrma_mem[63][3].CLK
sig_clk160mhz => rxfrma_mem[63][4].CLK
sig_clk160mhz => rxfrma_mem[63][5].CLK
sig_clk160mhz => rxfrma_mem[63][6].CLK
sig_clk160mhz => rxfrma_mem[63][7].CLK
sig_clk160mhz => rxfrma_mem[62][0].CLK
sig_clk160mhz => rxfrma_mem[62][1].CLK
sig_clk160mhz => rxfrma_mem[62][2].CLK
sig_clk160mhz => rxfrma_mem[62][3].CLK
sig_clk160mhz => rxfrma_mem[62][4].CLK
sig_clk160mhz => rxfrma_mem[62][5].CLK
sig_clk160mhz => rxfrma_mem[62][6].CLK
sig_clk160mhz => rxfrma_mem[62][7].CLK
sig_clk160mhz => rxfrma_mem[61][0].CLK
sig_clk160mhz => rxfrma_mem[61][1].CLK
sig_clk160mhz => rxfrma_mem[61][2].CLK
sig_clk160mhz => rxfrma_mem[61][3].CLK
sig_clk160mhz => rxfrma_mem[61][4].CLK
sig_clk160mhz => rxfrma_mem[61][5].CLK
sig_clk160mhz => rxfrma_mem[61][6].CLK
sig_clk160mhz => rxfrma_mem[61][7].CLK
sig_clk160mhz => rxfrma_mem[60][0].CLK
sig_clk160mhz => rxfrma_mem[60][1].CLK
sig_clk160mhz => rxfrma_mem[60][2].CLK
sig_clk160mhz => rxfrma_mem[60][3].CLK
sig_clk160mhz => rxfrma_mem[60][4].CLK
sig_clk160mhz => rxfrma_mem[60][5].CLK
sig_clk160mhz => rxfrma_mem[60][6].CLK
sig_clk160mhz => rxfrma_mem[60][7].CLK
sig_clk160mhz => rxfrma_mem[59][0].CLK
sig_clk160mhz => rxfrma_mem[59][1].CLK
sig_clk160mhz => rxfrma_mem[59][2].CLK
sig_clk160mhz => rxfrma_mem[59][3].CLK
sig_clk160mhz => rxfrma_mem[59][4].CLK
sig_clk160mhz => rxfrma_mem[59][5].CLK
sig_clk160mhz => rxfrma_mem[59][6].CLK
sig_clk160mhz => rxfrma_mem[59][7].CLK
sig_clk160mhz => rxfrma_mem[58][0].CLK
sig_clk160mhz => rxfrma_mem[58][1].CLK
sig_clk160mhz => rxfrma_mem[58][2].CLK
sig_clk160mhz => rxfrma_mem[58][3].CLK
sig_clk160mhz => rxfrma_mem[58][4].CLK
sig_clk160mhz => rxfrma_mem[58][5].CLK
sig_clk160mhz => rxfrma_mem[58][6].CLK
sig_clk160mhz => rxfrma_mem[58][7].CLK
sig_clk160mhz => rxfrma_mem[57][0].CLK
sig_clk160mhz => rxfrma_mem[57][1].CLK
sig_clk160mhz => rxfrma_mem[57][2].CLK
sig_clk160mhz => rxfrma_mem[57][3].CLK
sig_clk160mhz => rxfrma_mem[57][4].CLK
sig_clk160mhz => rxfrma_mem[57][5].CLK
sig_clk160mhz => rxfrma_mem[57][6].CLK
sig_clk160mhz => rxfrma_mem[57][7].CLK
sig_clk160mhz => rxfrma_mem[56][0].CLK
sig_clk160mhz => rxfrma_mem[56][1].CLK
sig_clk160mhz => rxfrma_mem[56][2].CLK
sig_clk160mhz => rxfrma_mem[56][3].CLK
sig_clk160mhz => rxfrma_mem[56][4].CLK
sig_clk160mhz => rxfrma_mem[56][5].CLK
sig_clk160mhz => rxfrma_mem[56][6].CLK
sig_clk160mhz => rxfrma_mem[56][7].CLK
sig_clk160mhz => rxfrma_mem[55][0].CLK
sig_clk160mhz => rxfrma_mem[55][1].CLK
sig_clk160mhz => rxfrma_mem[55][2].CLK
sig_clk160mhz => rxfrma_mem[55][3].CLK
sig_clk160mhz => rxfrma_mem[55][4].CLK
sig_clk160mhz => rxfrma_mem[55][5].CLK
sig_clk160mhz => rxfrma_mem[55][6].CLK
sig_clk160mhz => rxfrma_mem[55][7].CLK
sig_clk160mhz => rxfrma_mem[54][0].CLK
sig_clk160mhz => rxfrma_mem[54][1].CLK
sig_clk160mhz => rxfrma_mem[54][2].CLK
sig_clk160mhz => rxfrma_mem[54][3].CLK
sig_clk160mhz => rxfrma_mem[54][4].CLK
sig_clk160mhz => rxfrma_mem[54][5].CLK
sig_clk160mhz => rxfrma_mem[54][6].CLK
sig_clk160mhz => rxfrma_mem[54][7].CLK
sig_clk160mhz => rxfrma_mem[53][0].CLK
sig_clk160mhz => rxfrma_mem[53][1].CLK
sig_clk160mhz => rxfrma_mem[53][2].CLK
sig_clk160mhz => rxfrma_mem[53][3].CLK
sig_clk160mhz => rxfrma_mem[53][4].CLK
sig_clk160mhz => rxfrma_mem[53][5].CLK
sig_clk160mhz => rxfrma_mem[53][6].CLK
sig_clk160mhz => rxfrma_mem[53][7].CLK
sig_clk160mhz => rxfrma_mem[52][0].CLK
sig_clk160mhz => rxfrma_mem[52][1].CLK
sig_clk160mhz => rxfrma_mem[52][2].CLK
sig_clk160mhz => rxfrma_mem[52][3].CLK
sig_clk160mhz => rxfrma_mem[52][4].CLK
sig_clk160mhz => rxfrma_mem[52][5].CLK
sig_clk160mhz => rxfrma_mem[52][6].CLK
sig_clk160mhz => rxfrma_mem[52][7].CLK
sig_clk160mhz => rxfrma_mem[51][0].CLK
sig_clk160mhz => rxfrma_mem[51][1].CLK
sig_clk160mhz => rxfrma_mem[51][2].CLK
sig_clk160mhz => rxfrma_mem[51][3].CLK
sig_clk160mhz => rxfrma_mem[51][4].CLK
sig_clk160mhz => rxfrma_mem[51][5].CLK
sig_clk160mhz => rxfrma_mem[51][6].CLK
sig_clk160mhz => rxfrma_mem[51][7].CLK
sig_clk160mhz => rxfrma_mem[50][0].CLK
sig_clk160mhz => rxfrma_mem[50][1].CLK
sig_clk160mhz => rxfrma_mem[50][2].CLK
sig_clk160mhz => rxfrma_mem[50][3].CLK
sig_clk160mhz => rxfrma_mem[50][4].CLK
sig_clk160mhz => rxfrma_mem[50][5].CLK
sig_clk160mhz => rxfrma_mem[50][6].CLK
sig_clk160mhz => rxfrma_mem[50][7].CLK
sig_clk160mhz => rxfrma_mem[49][0].CLK
sig_clk160mhz => rxfrma_mem[49][1].CLK
sig_clk160mhz => rxfrma_mem[49][2].CLK
sig_clk160mhz => rxfrma_mem[49][3].CLK
sig_clk160mhz => rxfrma_mem[49][4].CLK
sig_clk160mhz => rxfrma_mem[49][5].CLK
sig_clk160mhz => rxfrma_mem[49][6].CLK
sig_clk160mhz => rxfrma_mem[49][7].CLK
sig_clk160mhz => rxfrma_mem[48][0].CLK
sig_clk160mhz => rxfrma_mem[48][1].CLK
sig_clk160mhz => rxfrma_mem[48][2].CLK
sig_clk160mhz => rxfrma_mem[48][3].CLK
sig_clk160mhz => rxfrma_mem[48][4].CLK
sig_clk160mhz => rxfrma_mem[48][5].CLK
sig_clk160mhz => rxfrma_mem[48][6].CLK
sig_clk160mhz => rxfrma_mem[48][7].CLK
sig_clk160mhz => rxfrma_mem[47][0].CLK
sig_clk160mhz => rxfrma_mem[47][1].CLK
sig_clk160mhz => rxfrma_mem[47][2].CLK
sig_clk160mhz => rxfrma_mem[47][3].CLK
sig_clk160mhz => rxfrma_mem[47][4].CLK
sig_clk160mhz => rxfrma_mem[47][5].CLK
sig_clk160mhz => rxfrma_mem[47][6].CLK
sig_clk160mhz => rxfrma_mem[47][7].CLK
sig_clk160mhz => rxfrma_mem[46][0].CLK
sig_clk160mhz => rxfrma_mem[46][1].CLK
sig_clk160mhz => rxfrma_mem[46][2].CLK
sig_clk160mhz => rxfrma_mem[46][3].CLK
sig_clk160mhz => rxfrma_mem[46][4].CLK
sig_clk160mhz => rxfrma_mem[46][5].CLK
sig_clk160mhz => rxfrma_mem[46][6].CLK
sig_clk160mhz => rxfrma_mem[46][7].CLK
sig_clk160mhz => rxfrma_mem[45][0].CLK
sig_clk160mhz => rxfrma_mem[45][1].CLK
sig_clk160mhz => rxfrma_mem[45][2].CLK
sig_clk160mhz => rxfrma_mem[45][3].CLK
sig_clk160mhz => rxfrma_mem[45][4].CLK
sig_clk160mhz => rxfrma_mem[45][5].CLK
sig_clk160mhz => rxfrma_mem[45][6].CLK
sig_clk160mhz => rxfrma_mem[45][7].CLK
sig_clk160mhz => rxfrma_mem[44][0].CLK
sig_clk160mhz => rxfrma_mem[44][1].CLK
sig_clk160mhz => rxfrma_mem[44][2].CLK
sig_clk160mhz => rxfrma_mem[44][3].CLK
sig_clk160mhz => rxfrma_mem[44][4].CLK
sig_clk160mhz => rxfrma_mem[44][5].CLK
sig_clk160mhz => rxfrma_mem[44][6].CLK
sig_clk160mhz => rxfrma_mem[44][7].CLK
sig_clk160mhz => rxfrma_mem[43][0].CLK
sig_clk160mhz => rxfrma_mem[43][1].CLK
sig_clk160mhz => rxfrma_mem[43][2].CLK
sig_clk160mhz => rxfrma_mem[43][3].CLK
sig_clk160mhz => rxfrma_mem[43][4].CLK
sig_clk160mhz => rxfrma_mem[43][5].CLK
sig_clk160mhz => rxfrma_mem[43][6].CLK
sig_clk160mhz => rxfrma_mem[43][7].CLK
sig_clk160mhz => rxfrma_mem[42][0].CLK
sig_clk160mhz => rxfrma_mem[42][1].CLK
sig_clk160mhz => rxfrma_mem[42][2].CLK
sig_clk160mhz => rxfrma_mem[42][3].CLK
sig_clk160mhz => rxfrma_mem[42][4].CLK
sig_clk160mhz => rxfrma_mem[42][5].CLK
sig_clk160mhz => rxfrma_mem[42][6].CLK
sig_clk160mhz => rxfrma_mem[42][7].CLK
sig_clk160mhz => rxfrma_mem[41][0].CLK
sig_clk160mhz => rxfrma_mem[41][1].CLK
sig_clk160mhz => rxfrma_mem[41][2].CLK
sig_clk160mhz => rxfrma_mem[41][3].CLK
sig_clk160mhz => rxfrma_mem[41][4].CLK
sig_clk160mhz => rxfrma_mem[41][5].CLK
sig_clk160mhz => rxfrma_mem[41][6].CLK
sig_clk160mhz => rxfrma_mem[41][7].CLK
sig_clk160mhz => rxfrma_mem[40][0].CLK
sig_clk160mhz => rxfrma_mem[40][1].CLK
sig_clk160mhz => rxfrma_mem[40][2].CLK
sig_clk160mhz => rxfrma_mem[40][3].CLK
sig_clk160mhz => rxfrma_mem[40][4].CLK
sig_clk160mhz => rxfrma_mem[40][5].CLK
sig_clk160mhz => rxfrma_mem[40][6].CLK
sig_clk160mhz => rxfrma_mem[40][7].CLK
sig_clk160mhz => rxfrma_mem[39][0].CLK
sig_clk160mhz => rxfrma_mem[39][1].CLK
sig_clk160mhz => rxfrma_mem[39][2].CLK
sig_clk160mhz => rxfrma_mem[39][3].CLK
sig_clk160mhz => rxfrma_mem[39][4].CLK
sig_clk160mhz => rxfrma_mem[39][5].CLK
sig_clk160mhz => rxfrma_mem[39][6].CLK
sig_clk160mhz => rxfrma_mem[39][7].CLK
sig_clk160mhz => rxfrma_mem[38][0].CLK
sig_clk160mhz => rxfrma_mem[38][1].CLK
sig_clk160mhz => rxfrma_mem[38][2].CLK
sig_clk160mhz => rxfrma_mem[38][3].CLK
sig_clk160mhz => rxfrma_mem[38][4].CLK
sig_clk160mhz => rxfrma_mem[38][5].CLK
sig_clk160mhz => rxfrma_mem[38][6].CLK
sig_clk160mhz => rxfrma_mem[38][7].CLK
sig_clk160mhz => rxfrma_mem[37][0].CLK
sig_clk160mhz => rxfrma_mem[37][1].CLK
sig_clk160mhz => rxfrma_mem[37][2].CLK
sig_clk160mhz => rxfrma_mem[37][3].CLK
sig_clk160mhz => rxfrma_mem[37][4].CLK
sig_clk160mhz => rxfrma_mem[37][5].CLK
sig_clk160mhz => rxfrma_mem[37][6].CLK
sig_clk160mhz => rxfrma_mem[37][7].CLK
sig_clk160mhz => rxfrma_mem[36][0].CLK
sig_clk160mhz => rxfrma_mem[36][1].CLK
sig_clk160mhz => rxfrma_mem[36][2].CLK
sig_clk160mhz => rxfrma_mem[36][3].CLK
sig_clk160mhz => rxfrma_mem[36][4].CLK
sig_clk160mhz => rxfrma_mem[36][5].CLK
sig_clk160mhz => rxfrma_mem[36][6].CLK
sig_clk160mhz => rxfrma_mem[36][7].CLK
sig_clk160mhz => rxfrma_mem[35][0].CLK
sig_clk160mhz => rxfrma_mem[35][1].CLK
sig_clk160mhz => rxfrma_mem[35][2].CLK
sig_clk160mhz => rxfrma_mem[35][3].CLK
sig_clk160mhz => rxfrma_mem[35][4].CLK
sig_clk160mhz => rxfrma_mem[35][5].CLK
sig_clk160mhz => rxfrma_mem[35][6].CLK
sig_clk160mhz => rxfrma_mem[35][7].CLK
sig_clk160mhz => rxfrma_mem[34][0].CLK
sig_clk160mhz => rxfrma_mem[34][1].CLK
sig_clk160mhz => rxfrma_mem[34][2].CLK
sig_clk160mhz => rxfrma_mem[34][3].CLK
sig_clk160mhz => rxfrma_mem[34][4].CLK
sig_clk160mhz => rxfrma_mem[34][5].CLK
sig_clk160mhz => rxfrma_mem[34][6].CLK
sig_clk160mhz => rxfrma_mem[34][7].CLK
sig_clk160mhz => rxfrma_mem[33][0].CLK
sig_clk160mhz => rxfrma_mem[33][1].CLK
sig_clk160mhz => rxfrma_mem[33][2].CLK
sig_clk160mhz => rxfrma_mem[33][3].CLK
sig_clk160mhz => rxfrma_mem[33][4].CLK
sig_clk160mhz => rxfrma_mem[33][5].CLK
sig_clk160mhz => rxfrma_mem[33][6].CLK
sig_clk160mhz => rxfrma_mem[33][7].CLK
sig_clk160mhz => rxfrma_mem[32][0].CLK
sig_clk160mhz => rxfrma_mem[32][1].CLK
sig_clk160mhz => rxfrma_mem[32][2].CLK
sig_clk160mhz => rxfrma_mem[32][3].CLK
sig_clk160mhz => rxfrma_mem[32][4].CLK
sig_clk160mhz => rxfrma_mem[32][5].CLK
sig_clk160mhz => rxfrma_mem[32][6].CLK
sig_clk160mhz => rxfrma_mem[32][7].CLK
sig_clk160mhz => rxfrma_mem[31][0].CLK
sig_clk160mhz => rxfrma_mem[31][1].CLK
sig_clk160mhz => rxfrma_mem[31][2].CLK
sig_clk160mhz => rxfrma_mem[31][3].CLK
sig_clk160mhz => rxfrma_mem[31][4].CLK
sig_clk160mhz => rxfrma_mem[31][5].CLK
sig_clk160mhz => rxfrma_mem[31][6].CLK
sig_clk160mhz => rxfrma_mem[31][7].CLK
sig_clk160mhz => rxfrma_mem[30][0].CLK
sig_clk160mhz => rxfrma_mem[30][1].CLK
sig_clk160mhz => rxfrma_mem[30][2].CLK
sig_clk160mhz => rxfrma_mem[30][3].CLK
sig_clk160mhz => rxfrma_mem[30][4].CLK
sig_clk160mhz => rxfrma_mem[30][5].CLK
sig_clk160mhz => rxfrma_mem[30][6].CLK
sig_clk160mhz => rxfrma_mem[30][7].CLK
sig_clk160mhz => rxfrma_mem[29][0].CLK
sig_clk160mhz => rxfrma_mem[29][1].CLK
sig_clk160mhz => rxfrma_mem[29][2].CLK
sig_clk160mhz => rxfrma_mem[29][3].CLK
sig_clk160mhz => rxfrma_mem[29][4].CLK
sig_clk160mhz => rxfrma_mem[29][5].CLK
sig_clk160mhz => rxfrma_mem[29][6].CLK
sig_clk160mhz => rxfrma_mem[29][7].CLK
sig_clk160mhz => rxfrma_mem[28][0].CLK
sig_clk160mhz => rxfrma_mem[28][1].CLK
sig_clk160mhz => rxfrma_mem[28][2].CLK
sig_clk160mhz => rxfrma_mem[28][3].CLK
sig_clk160mhz => rxfrma_mem[28][4].CLK
sig_clk160mhz => rxfrma_mem[28][5].CLK
sig_clk160mhz => rxfrma_mem[28][6].CLK
sig_clk160mhz => rxfrma_mem[28][7].CLK
sig_clk160mhz => rxfrma_mem[27][0].CLK
sig_clk160mhz => rxfrma_mem[27][1].CLK
sig_clk160mhz => rxfrma_mem[27][2].CLK
sig_clk160mhz => rxfrma_mem[27][3].CLK
sig_clk160mhz => rxfrma_mem[27][4].CLK
sig_clk160mhz => rxfrma_mem[27][5].CLK
sig_clk160mhz => rxfrma_mem[27][6].CLK
sig_clk160mhz => rxfrma_mem[27][7].CLK
sig_clk160mhz => rxfrma_mem[26][0].CLK
sig_clk160mhz => rxfrma_mem[26][1].CLK
sig_clk160mhz => rxfrma_mem[26][2].CLK
sig_clk160mhz => rxfrma_mem[26][3].CLK
sig_clk160mhz => rxfrma_mem[26][4].CLK
sig_clk160mhz => rxfrma_mem[26][5].CLK
sig_clk160mhz => rxfrma_mem[26][6].CLK
sig_clk160mhz => rxfrma_mem[26][7].CLK
sig_clk160mhz => rxfrma_mem[25][0].CLK
sig_clk160mhz => rxfrma_mem[25][1].CLK
sig_clk160mhz => rxfrma_mem[25][2].CLK
sig_clk160mhz => rxfrma_mem[25][3].CLK
sig_clk160mhz => rxfrma_mem[25][4].CLK
sig_clk160mhz => rxfrma_mem[25][5].CLK
sig_clk160mhz => rxfrma_mem[25][6].CLK
sig_clk160mhz => rxfrma_mem[25][7].CLK
sig_clk160mhz => rxfrma_mem[24][0].CLK
sig_clk160mhz => rxfrma_mem[24][1].CLK
sig_clk160mhz => rxfrma_mem[24][2].CLK
sig_clk160mhz => rxfrma_mem[24][3].CLK
sig_clk160mhz => rxfrma_mem[24][4].CLK
sig_clk160mhz => rxfrma_mem[24][5].CLK
sig_clk160mhz => rxfrma_mem[24][6].CLK
sig_clk160mhz => rxfrma_mem[24][7].CLK
sig_clk160mhz => rxfrma_mem[23][0].CLK
sig_clk160mhz => rxfrma_mem[23][1].CLK
sig_clk160mhz => rxfrma_mem[23][2].CLK
sig_clk160mhz => rxfrma_mem[23][3].CLK
sig_clk160mhz => rxfrma_mem[23][4].CLK
sig_clk160mhz => rxfrma_mem[23][5].CLK
sig_clk160mhz => rxfrma_mem[23][6].CLK
sig_clk160mhz => rxfrma_mem[23][7].CLK
sig_clk160mhz => rxfrma_mem[22][0].CLK
sig_clk160mhz => rxfrma_mem[22][1].CLK
sig_clk160mhz => rxfrma_mem[22][2].CLK
sig_clk160mhz => rxfrma_mem[22][3].CLK
sig_clk160mhz => rxfrma_mem[22][4].CLK
sig_clk160mhz => rxfrma_mem[22][5].CLK
sig_clk160mhz => rxfrma_mem[22][6].CLK
sig_clk160mhz => rxfrma_mem[22][7].CLK
sig_clk160mhz => rxfrma_mem[21][0].CLK
sig_clk160mhz => rxfrma_mem[21][1].CLK
sig_clk160mhz => rxfrma_mem[21][2].CLK
sig_clk160mhz => rxfrma_mem[21][3].CLK
sig_clk160mhz => rxfrma_mem[21][4].CLK
sig_clk160mhz => rxfrma_mem[21][5].CLK
sig_clk160mhz => rxfrma_mem[21][6].CLK
sig_clk160mhz => rxfrma_mem[21][7].CLK
sig_clk160mhz => rxfrma_mem[20][0].CLK
sig_clk160mhz => rxfrma_mem[20][1].CLK
sig_clk160mhz => rxfrma_mem[20][2].CLK
sig_clk160mhz => rxfrma_mem[20][3].CLK
sig_clk160mhz => rxfrma_mem[20][4].CLK
sig_clk160mhz => rxfrma_mem[20][5].CLK
sig_clk160mhz => rxfrma_mem[20][6].CLK
sig_clk160mhz => rxfrma_mem[20][7].CLK
sig_clk160mhz => rxfrma_mem[19][0].CLK
sig_clk160mhz => rxfrma_mem[19][1].CLK
sig_clk160mhz => rxfrma_mem[19][2].CLK
sig_clk160mhz => rxfrma_mem[19][3].CLK
sig_clk160mhz => rxfrma_mem[19][4].CLK
sig_clk160mhz => rxfrma_mem[19][5].CLK
sig_clk160mhz => rxfrma_mem[19][6].CLK
sig_clk160mhz => rxfrma_mem[19][7].CLK
sig_clk160mhz => rxfrma_mem[18][0].CLK
sig_clk160mhz => rxfrma_mem[18][1].CLK
sig_clk160mhz => rxfrma_mem[18][2].CLK
sig_clk160mhz => rxfrma_mem[18][3].CLK
sig_clk160mhz => rxfrma_mem[18][4].CLK
sig_clk160mhz => rxfrma_mem[18][5].CLK
sig_clk160mhz => rxfrma_mem[18][6].CLK
sig_clk160mhz => rxfrma_mem[18][7].CLK
sig_clk160mhz => rxfrma_mem[17][0].CLK
sig_clk160mhz => rxfrma_mem[17][1].CLK
sig_clk160mhz => rxfrma_mem[17][2].CLK
sig_clk160mhz => rxfrma_mem[17][3].CLK
sig_clk160mhz => rxfrma_mem[17][4].CLK
sig_clk160mhz => rxfrma_mem[17][5].CLK
sig_clk160mhz => rxfrma_mem[17][6].CLK
sig_clk160mhz => rxfrma_mem[17][7].CLK
sig_clk160mhz => rxfrma_mem[16][0].CLK
sig_clk160mhz => rxfrma_mem[16][1].CLK
sig_clk160mhz => rxfrma_mem[16][2].CLK
sig_clk160mhz => rxfrma_mem[16][3].CLK
sig_clk160mhz => rxfrma_mem[16][4].CLK
sig_clk160mhz => rxfrma_mem[16][5].CLK
sig_clk160mhz => rxfrma_mem[16][6].CLK
sig_clk160mhz => rxfrma_mem[16][7].CLK
sig_clk160mhz => rxfrma_mem[15][0].CLK
sig_clk160mhz => rxfrma_mem[15][1].CLK
sig_clk160mhz => rxfrma_mem[15][2].CLK
sig_clk160mhz => rxfrma_mem[15][3].CLK
sig_clk160mhz => rxfrma_mem[15][4].CLK
sig_clk160mhz => rxfrma_mem[15][5].CLK
sig_clk160mhz => rxfrma_mem[15][6].CLK
sig_clk160mhz => rxfrma_mem[15][7].CLK
sig_clk160mhz => rxfrma_mem[14][0].CLK
sig_clk160mhz => rxfrma_mem[14][1].CLK
sig_clk160mhz => rxfrma_mem[14][2].CLK
sig_clk160mhz => rxfrma_mem[14][3].CLK
sig_clk160mhz => rxfrma_mem[14][4].CLK
sig_clk160mhz => rxfrma_mem[14][5].CLK
sig_clk160mhz => rxfrma_mem[14][6].CLK
sig_clk160mhz => rxfrma_mem[14][7].CLK
sig_clk160mhz => rxfrma_mem[13][0].CLK
sig_clk160mhz => rxfrma_mem[13][1].CLK
sig_clk160mhz => rxfrma_mem[13][2].CLK
sig_clk160mhz => rxfrma_mem[13][3].CLK
sig_clk160mhz => rxfrma_mem[13][4].CLK
sig_clk160mhz => rxfrma_mem[13][5].CLK
sig_clk160mhz => rxfrma_mem[13][6].CLK
sig_clk160mhz => rxfrma_mem[13][7].CLK
sig_clk160mhz => rxfrma_mem[12][0].CLK
sig_clk160mhz => rxfrma_mem[12][1].CLK
sig_clk160mhz => rxfrma_mem[12][2].CLK
sig_clk160mhz => rxfrma_mem[12][3].CLK
sig_clk160mhz => rxfrma_mem[12][4].CLK
sig_clk160mhz => rxfrma_mem[12][5].CLK
sig_clk160mhz => rxfrma_mem[12][6].CLK
sig_clk160mhz => rxfrma_mem[12][7].CLK
sig_clk160mhz => rxfrma_mem[11][0].CLK
sig_clk160mhz => rxfrma_mem[11][1].CLK
sig_clk160mhz => rxfrma_mem[11][2].CLK
sig_clk160mhz => rxfrma_mem[11][3].CLK
sig_clk160mhz => rxfrma_mem[11][4].CLK
sig_clk160mhz => rxfrma_mem[11][5].CLK
sig_clk160mhz => rxfrma_mem[11][6].CLK
sig_clk160mhz => rxfrma_mem[11][7].CLK
sig_clk160mhz => rxfrma_mem[10][0].CLK
sig_clk160mhz => rxfrma_mem[10][1].CLK
sig_clk160mhz => rxfrma_mem[10][2].CLK
sig_clk160mhz => rxfrma_mem[10][3].CLK
sig_clk160mhz => rxfrma_mem[10][4].CLK
sig_clk160mhz => rxfrma_mem[10][5].CLK
sig_clk160mhz => rxfrma_mem[10][6].CLK
sig_clk160mhz => rxfrma_mem[10][7].CLK
sig_clk160mhz => rxfrma_mem[9][0].CLK
sig_clk160mhz => rxfrma_mem[9][1].CLK
sig_clk160mhz => rxfrma_mem[9][2].CLK
sig_clk160mhz => rxfrma_mem[9][3].CLK
sig_clk160mhz => rxfrma_mem[9][4].CLK
sig_clk160mhz => rxfrma_mem[9][5].CLK
sig_clk160mhz => rxfrma_mem[9][6].CLK
sig_clk160mhz => rxfrma_mem[9][7].CLK
sig_clk160mhz => rxfrma_mem[8][0].CLK
sig_clk160mhz => rxfrma_mem[8][1].CLK
sig_clk160mhz => rxfrma_mem[8][2].CLK
sig_clk160mhz => rxfrma_mem[8][3].CLK
sig_clk160mhz => rxfrma_mem[8][4].CLK
sig_clk160mhz => rxfrma_mem[8][5].CLK
sig_clk160mhz => rxfrma_mem[8][6].CLK
sig_clk160mhz => rxfrma_mem[8][7].CLK
sig_clk160mhz => rxfrma_mem[7][0].CLK
sig_clk160mhz => rxfrma_mem[7][1].CLK
sig_clk160mhz => rxfrma_mem[7][2].CLK
sig_clk160mhz => rxfrma_mem[7][3].CLK
sig_clk160mhz => rxfrma_mem[7][4].CLK
sig_clk160mhz => rxfrma_mem[7][5].CLK
sig_clk160mhz => rxfrma_mem[7][6].CLK
sig_clk160mhz => rxfrma_mem[7][7].CLK
sig_clk160mhz => rxfrma_mem[6][0].CLK
sig_clk160mhz => rxfrma_mem[6][1].CLK
sig_clk160mhz => rxfrma_mem[6][2].CLK
sig_clk160mhz => rxfrma_mem[6][3].CLK
sig_clk160mhz => rxfrma_mem[6][4].CLK
sig_clk160mhz => rxfrma_mem[6][5].CLK
sig_clk160mhz => rxfrma_mem[6][6].CLK
sig_clk160mhz => rxfrma_mem[6][7].CLK
sig_clk160mhz => rxfrma_mem[5][0].CLK
sig_clk160mhz => rxfrma_mem[5][1].CLK
sig_clk160mhz => rxfrma_mem[5][2].CLK
sig_clk160mhz => rxfrma_mem[5][3].CLK
sig_clk160mhz => rxfrma_mem[5][4].CLK
sig_clk160mhz => rxfrma_mem[5][5].CLK
sig_clk160mhz => rxfrma_mem[5][6].CLK
sig_clk160mhz => rxfrma_mem[5][7].CLK
sig_clk160mhz => rxfrma_mem[4][0].CLK
sig_clk160mhz => rxfrma_mem[4][1].CLK
sig_clk160mhz => rxfrma_mem[4][2].CLK
sig_clk160mhz => rxfrma_mem[4][3].CLK
sig_clk160mhz => rxfrma_mem[4][4].CLK
sig_clk160mhz => rxfrma_mem[4][5].CLK
sig_clk160mhz => rxfrma_mem[4][6].CLK
sig_clk160mhz => rxfrma_mem[4][7].CLK
sig_clk160mhz => rxfrma_mem[3][0].CLK
sig_clk160mhz => rxfrma_mem[3][1].CLK
sig_clk160mhz => rxfrma_mem[3][2].CLK
sig_clk160mhz => rxfrma_mem[3][3].CLK
sig_clk160mhz => rxfrma_mem[3][4].CLK
sig_clk160mhz => rxfrma_mem[3][5].CLK
sig_clk160mhz => rxfrma_mem[3][6].CLK
sig_clk160mhz => rxfrma_mem[3][7].CLK
sig_clk160mhz => rxfrma_mem[2][0].CLK
sig_clk160mhz => rxfrma_mem[2][1].CLK
sig_clk160mhz => rxfrma_mem[2][2].CLK
sig_clk160mhz => rxfrma_mem[2][3].CLK
sig_clk160mhz => rxfrma_mem[2][4].CLK
sig_clk160mhz => rxfrma_mem[2][5].CLK
sig_clk160mhz => rxfrma_mem[2][6].CLK
sig_clk160mhz => rxfrma_mem[2][7].CLK
sig_clk160mhz => rxfrma_mem[1][0].CLK
sig_clk160mhz => rxfrma_mem[1][1].CLK
sig_clk160mhz => rxfrma_mem[1][2].CLK
sig_clk160mhz => rxfrma_mem[1][3].CLK
sig_clk160mhz => rxfrma_mem[1][4].CLK
sig_clk160mhz => rxfrma_mem[1][5].CLK
sig_clk160mhz => rxfrma_mem[1][6].CLK
sig_clk160mhz => rxfrma_mem[1][7].CLK
sig_clk160mhz => rxfrma_mem[0][0].CLK
sig_clk160mhz => rxfrma_mem[0][1].CLK
sig_clk160mhz => rxfrma_mem[0][2].CLK
sig_clk160mhz => rxfrma_mem[0][3].CLK
sig_clk160mhz => rxfrma_mem[0][4].CLK
sig_clk160mhz => rxfrma_mem[0][5].CLK
sig_clk160mhz => rxfrma_mem[0][6].CLK
sig_clk160mhz => rxfrma_mem[0][7].CLK
sig_clk160mhz => sig_rxfrm_mux.CLK
sig_clk160mhz => sig_rme_int.CLK
sig_clk160mhz => sig_rpf_int.CLK
sig_clk160mhz => debug_int_flag.CLK
sig_clk160mhz => sig_rxafifo_lwenb.CLK
sig_clk160mhz => sig_rxamemrd_cntnxt[0].CLK
sig_clk160mhz => sig_rxamemrd_cntnxt[1].CLK
sig_clk160mhz => sig_rxamemrd_cntnxt[2].CLK
sig_clk160mhz => sig_rxamemrd_cntnxt[3].CLK
sig_clk160mhz => sig_rxamemrd_cntnxt[4].CLK
sig_clk160mhz => sig_rxamemrd_cntnxt[5].CLK
sig_clk160mhz => sig_rxamemrd_cnt[0].CLK
sig_clk160mhz => sig_rxamemrd_cnt[1].CLK
sig_clk160mhz => sig_rxamemrd_cnt[2].CLK
sig_clk160mhz => sig_rxamemrd_cnt[3].CLK
sig_clk160mhz => sig_rxamemrd_cnt[4].CLK
sig_clk160mhz => sig_rxamemrd_cnt[5].CLK
sig_clk160mhz => sig_rxabyte_cnt5[0].CLK
sig_clk160mhz => sig_rxabyte_cnt5[1].CLK
sig_clk160mhz => sig_rxabyte_cnt5[2].CLK
sig_clk160mhz => sig_rxabyte_cnt5[3].CLK
sig_clk160mhz => sig_rxabyte_cnt5[4].CLK
sig_clk160mhz => sig_rxabyte_cnt5[5].CLK
sig_clk160mhz => sig_rxabyte_cnt5[6].CLK
sig_clk160mhz => sig_rxabyte_cnt5[7].CLK
sig_clk160mhz => sig_rxabyte_cnt5[8].CLK
sig_clk160mhz => sig_rxabyte_cnt5[9].CLK
sig_clk160mhz => sig_rxabyte_cnt5[10].CLK
sig_clk160mhz => sig_rxabyte_cnt5[11].CLK
sig_clk160mhz => sig_rxabyte_cnt5[12].CLK
sig_clk160mhz => sig_rxabyte_cnt5[13].CLK
sig_clk160mhz => sig_rxabyte_cnt5[14].CLK
sig_clk160mhz => sig_rxabyte_cnt5[15].CLK
sig_clk160mhz => sig_rxabyte_cnt3[0].CLK
sig_clk160mhz => sig_rxabyte_cnt3[1].CLK
sig_clk160mhz => sig_rxabyte_cnt3[2].CLK
sig_clk160mhz => sig_rxabyte_cnt3[3].CLK
sig_clk160mhz => sig_rxabyte_cnt3[4].CLK
sig_clk160mhz => sig_rxabyte_cnt3[5].CLK
sig_clk160mhz => sig_rxabyte_cnt[0].CLK
sig_clk160mhz => sig_rxabyte_cnt[1].CLK
sig_clk160mhz => sig_rxabyte_cnt[2].CLK
sig_clk160mhz => sig_rxabyte_cnt[3].CLK
sig_clk160mhz => sig_rxabyte_cnt[4].CLK
sig_clk160mhz => sig_rxabyte_cnt[5].CLK
sig_clk160mhz => sig_debug_5[0].CLK
sig_clk160mhz => sig_debug_5[1].CLK
sig_clk160mhz => sig_debug_5[2].CLK
sig_clk160mhz => sig_debug_5[3].CLK
sig_clk160mhz => sig_debug_5[4].CLK
sig_clk160mhz => sig_debug_5[5].CLK
sig_clk160mhz => sig_debug_5[6].CLK
sig_clk160mhz => sig_debug_5[7].CLK
sig_clk160mhz => sig_debug_5[8].CLK
sig_clk160mhz => sig_debug_5[9].CLK
sig_clk160mhz => sig_debug_5[10].CLK
sig_clk160mhz => sig_debug_5[11].CLK
sig_clk160mhz => sig_debug_5[12].CLK
sig_clk160mhz => sig_debug_5[13].CLK
sig_clk160mhz => sig_debug_5[14].CLK
sig_clk160mhz => sig_debug_5[15].CLK
sig_clk160mhz => regA_RBCL[0].CLK
sig_clk160mhz => regA_RBCL[1].CLK
sig_clk160mhz => regA_RBCL[2].CLK
sig_clk160mhz => regA_RBCL[3].CLK
sig_clk160mhz => regA_RBCL[4].CLK
sig_clk160mhz => regA_RBCL[5].CLK
sig_clk160mhz => regA_RBCL[6].CLK
sig_clk160mhz => regA_RBCL[7].CLK
sig_clk160mhz => regA_RBCL[8].CLK
sig_clk160mhz => regA_RBCL[9].CLK
sig_clk160mhz => regA_RBCL[10].CLK
sig_clk160mhz => regA_RBCL[11].CLK
sig_clk160mhz => regA_RBCL[12].CLK
sig_clk160mhz => regA_RBCL[13].CLK
sig_clk160mhz => regA_RBCL[14].CLK
sig_clk160mhz => regA_RBCL[15].CLK
sig_clk160mhz => sig_txfifo_debug[0].CLK
sig_clk160mhz => sig_txfifo_debug[1].CLK
sig_clk160mhz => sig_txfifo_debug[2].CLK
sig_clk160mhz => sig_txfifo_debug[3].CLK
sig_clk160mhz => sig_txfifo_debug[4].CLK
sig_clk160mhz => sig_txfifo_debug[5].CLK
sig_clk160mhz => sig_txfifo_debug[6].CLK
sig_clk160mhz => sig_txfifo_debug[7].CLK
sig_clk160mhz => sig_debug_12[0].CLK
sig_clk160mhz => sig_debug_12[1].CLK
sig_clk160mhz => sig_debug_12[2].CLK
sig_clk160mhz => sig_debug_12[3].CLK
sig_clk160mhz => sig_debug_12[4].CLK
sig_clk160mhz => sig_debug_12[5].CLK
sig_clk160mhz => sig_debug_12[6].CLK
sig_clk160mhz => sig_debug_12[7].CLK
sig_clk160mhz => sig_debug_11[0].CLK
sig_clk160mhz => sig_debug_11[1].CLK
sig_clk160mhz => sig_debug_11[2].CLK
sig_clk160mhz => sig_debug_11[3].CLK
sig_clk160mhz => sig_debug_11[4].CLK
sig_clk160mhz => sig_debug_11[5].CLK
sig_clk160mhz => sig_debug_11[6].CLK
sig_clk160mhz => sig_debug_11[7].CLK
sig_clk160mhz => txfifo_debug_cnt1[0].CLK
sig_clk160mhz => txfifo_debug_cnt1[1].CLK
sig_clk160mhz => txfifo_debug_cnt1[2].CLK
sig_clk160mhz => txfifo_debug_cnt1[3].CLK
sig_clk160mhz => txfifo_debug_cnt1[4].CLK
sig_clk160mhz => txfifo_debug_cnt1[5].CLK
sig_clk160mhz => txfifo_debug_cnt1[6].CLK
sig_clk160mhz => txfifo_debug_cnt1[7].CLK
sig_clk160mhz => txfifo_debug_cnt[0].CLK
sig_clk160mhz => txfifo_debug_cnt[1].CLK
sig_clk160mhz => txfifo_debug_cnt[2].CLK
sig_clk160mhz => txfifo_debug_cnt[3].CLK
sig_clk160mhz => txfifo_debug_cnt[4].CLK
sig_clk160mhz => txfifo_debug_cnt[5].CLK
sig_clk160mhz => txfifo_debug_cnt[6].CLK
sig_clk160mhz => txfifo_debug_cnt[7].CLK
sig_clk160mhz => debug_int_flag2.CLK
sig_clk160mhz => debug_regA_RSTA[0].CLK
sig_clk160mhz => debug_regA_RSTA[1].CLK
sig_clk160mhz => debug_regA_RSTA[2].CLK
sig_clk160mhz => debug_regA_RSTA[3].CLK
sig_clk160mhz => debug_regA_RSTA[4].CLK
sig_clk160mhz => debug_regA_RSTA[5].CLK
sig_clk160mhz => debug_regA_RSTA[6].CLK
sig_clk160mhz => debug_regA_RSTA[7].CLK
sig_clk160mhz => sig_debug_14[0].CLK
sig_clk160mhz => sig_debug_14[1].CLK
sig_clk160mhz => sig_debug_14[2].CLK
sig_clk160mhz => sig_debug_14[3].CLK
sig_clk160mhz => sig_debug_14[4].CLK
sig_clk160mhz => sig_debug_14[5].CLK
sig_clk160mhz => sig_debug_14[6].CLK
sig_clk160mhz => sig_debug_14[7].CLK
sig_clk160mhz => sig_txafifo_sel.CLK
sig_clk160mhz => sig_txafifo_renb2.CLK
sig_clk160mhz => sig_txafifo_renb1.CLK
sig_clk160mhz => sig_txafifo_renb.CLK
sig_clk160mhz => sig_txafifo_empty_n1.CLK
sig_clk160mhz => sig_txafifo_empty_n.CLK
sig_clk160mhz => sig_RxDataWr3_n.CLK
sig_clk160mhz => sig_RxDataWr2_n.CLK
sig_clk160mhz => sig_RxDataWr1_n.CLK
sig_clk160mhz => sig_RxStatusWr4_n.CLK
sig_clk160mhz => sig_RxStatusWr3_n.CLK
sig_clk160mhz => sig_RxStatusWr2_n.CLK
sig_clk160mhz => sig_RxStatusWr1_n.CLK
sig_clk160mhz => sig_TxAbort.CLK
sig_clk160mhz => sig_TxStart_d.CLK
sig_clk160mhz => sig_TxStart.CLK
sig_clk160mhz => sig_debug_10[0].CLK
sig_clk160mhz => sig_debug_10[1].CLK
sig_clk160mhz => sig_debug_10[2].CLK
sig_clk160mhz => sig_debug_10[3].CLK
sig_clk160mhz => sig_debug_10[4].CLK
sig_clk160mhz => sig_debug_10[5].CLK
sig_clk160mhz => sig_debug_10[6].CLK
sig_clk160mhz => sig_debug_10[7].CLK
sig_clk160mhz => sig_debug_9[0].CLK
sig_clk160mhz => sig_debug_9[1].CLK
sig_clk160mhz => sig_debug_9[2].CLK
sig_clk160mhz => sig_debug_9[3].CLK
sig_clk160mhz => sig_debug_9[4].CLK
sig_clk160mhz => sig_debug_9[5].CLK
sig_clk160mhz => sig_debug_9[6].CLK
sig_clk160mhz => sig_debug_9[7].CLK
sig_clk160mhz => sig_rxafifo_rdata2[0].CLK
sig_clk160mhz => sig_rxafifo_rdata2[1].CLK
sig_clk160mhz => sig_rxafifo_rdata2[2].CLK
sig_clk160mhz => sig_rxafifo_rdata2[3].CLK
sig_clk160mhz => sig_rxafifo_rdata2[4].CLK
sig_clk160mhz => sig_rxafifo_rdata2[5].CLK
sig_clk160mhz => sig_rxafifo_rdata2[6].CLK
sig_clk160mhz => sig_rxafifo_rdata2[7].CLK
sig_clk160mhz => sig_rxafifo_rdata2[8].CLK
sig_clk160mhz => sig_rxafifo_rdata2[9].CLK
sig_clk160mhz => sig_rxafifo_rdata2[10].CLK
sig_clk160mhz => sig_rxafifo_rdata2[11].CLK
sig_clk160mhz => sig_rxafifo_rdata2[12].CLK
sig_clk160mhz => sig_rxafifo_rdata2[13].CLK
sig_clk160mhz => sig_rxafifo_rdata2[14].CLK
sig_clk160mhz => sig_rxafifo_rdata2[15].CLK
sig_clk160mhz => sig_rxafifo_rdata1[0].CLK
sig_clk160mhz => sig_rxafifo_rdata1[1].CLK
sig_clk160mhz => sig_rxafifo_rdata1[2].CLK
sig_clk160mhz => sig_rxafifo_rdata1[3].CLK
sig_clk160mhz => sig_rxafifo_rdata1[4].CLK
sig_clk160mhz => sig_rxafifo_rdata1[5].CLK
sig_clk160mhz => sig_rxafifo_rdata1[6].CLK
sig_clk160mhz => sig_rxafifo_rdata1[7].CLK
sig_clk160mhz => sig_rxafifo_rdata1[8].CLK
sig_clk160mhz => sig_rxafifo_rdata1[9].CLK
sig_clk160mhz => sig_rxafifo_rdata1[10].CLK
sig_clk160mhz => sig_rxafifo_rdata1[11].CLK
sig_clk160mhz => sig_rxafifo_rdata1[12].CLK
sig_clk160mhz => sig_rxafifo_rdata1[13].CLK
sig_clk160mhz => sig_rxafifo_rdata1[14].CLK
sig_clk160mhz => sig_rxafifo_rdata1[15].CLK
sig_clk160mhz => sig_rxafifo_lrenb3.CLK
sig_clk160mhz => sig_rxafifo_lrenb2.CLK
sig_clk160mhz => sig_rxafifo_lrenb1.CLK
sig_clk160mhz => sig_txafifo_hwenb3.CLK
sig_clk160mhz => sig_txafifo_hwenb2.CLK
sig_clk160mhz => sig_txafifo_hwenb1.CLK
sig_clk160mhz => sig_txafifo_hwenb.CLK
sig_clk160mhz => sig_txafifo_lwenb3.CLK
sig_clk160mhz => sig_txafifo_lwenb2.CLK
sig_clk160mhz => sig_txafifo_lwenb1.CLK
sig_clk160mhz => sig_txafifo_lwenb.CLK
sig_clk160mhz => regA_STARH[0].CLK
sig_clk160mhz => regA_STARH[1].CLK
sig_clk160mhz => regA_STARH[2].CLK
sig_clk160mhz => regA_STARH[3].CLK
sig_clk160mhz => regA_STARH[4].CLK
sig_clk160mhz => regA_STARH[5].CLK
sig_clk160mhz => regA_STARH[6].CLK
sig_clk160mhz => regA_STARH[7].CLK
sig_clk160mhz => regA_STARL[0].CLK
sig_clk160mhz => regA_STARL[1].CLK
sig_clk160mhz => regA_STARL[2].CLK
sig_clk160mhz => regA_STARL[3].CLK
sig_clk160mhz => regA_STARL[4].CLK
sig_clk160mhz => regA_STARL[5].CLK
sig_clk160mhz => regA_STARL[6].CLK
sig_clk160mhz => regA_STARL[7].CLK
sig_clk160mhz => Ready_n_out~reg0.CLK
sig_clk160mhz => sig_txafifo_wdata[0].CLK
sig_clk160mhz => sig_txafifo_wdata[1].CLK
sig_clk160mhz => sig_txafifo_wdata[2].CLK
sig_clk160mhz => sig_txafifo_wdata[3].CLK
sig_clk160mhz => sig_txafifo_wdata[4].CLK
sig_clk160mhz => sig_txafifo_wdata[5].CLK
sig_clk160mhz => sig_txafifo_wdata[6].CLK
sig_clk160mhz => sig_txafifo_wdata[7].CLK
sig_clk160mhz => sig_txafifo_wdata[8].CLK
sig_clk160mhz => sig_txafifo_wdata[9].CLK
sig_clk160mhz => sig_txafifo_wdata[10].CLK
sig_clk160mhz => sig_txafifo_wdata[11].CLK
sig_clk160mhz => sig_txafifo_wdata[12].CLK
sig_clk160mhz => sig_txafifo_wdata[13].CLK
sig_clk160mhz => sig_txafifo_wdata[14].CLK
sig_clk160mhz => sig_txafifo_wdata[15].CLK
sig_clk160mhz => sig_debug_4[0].CLK
sig_clk160mhz => sig_debug_4[1].CLK
sig_clk160mhz => sig_debug_4[2].CLK
sig_clk160mhz => sig_debug_4[3].CLK
sig_clk160mhz => sig_debug_4[4].CLK
sig_clk160mhz => sig_debug_4[5].CLK
sig_clk160mhz => sig_debug_4[6].CLK
sig_clk160mhz => sig_debug_4[7].CLK
sig_clk160mhz => sig_debug_3[0].CLK
sig_clk160mhz => sig_debug_3[1].CLK
sig_clk160mhz => sig_debug_3[2].CLK
sig_clk160mhz => sig_debug_3[3].CLK
sig_clk160mhz => sig_debug_3[4].CLK
sig_clk160mhz => sig_debug_3[5].CLK
sig_clk160mhz => sig_debug_3[6].CLK
sig_clk160mhz => sig_debug_3[7].CLK
sig_clk160mhz => sig_debug_2[0].CLK
sig_clk160mhz => sig_debug_2[1].CLK
sig_clk160mhz => sig_debug_2[2].CLK
sig_clk160mhz => sig_debug_2[3].CLK
sig_clk160mhz => sig_debug_2[4].CLK
sig_clk160mhz => sig_debug_2[5].CLK
sig_clk160mhz => sig_debug_2[6].CLK
sig_clk160mhz => sig_debug_2[7].CLK
sig_clk160mhz => sig_debug_1[0].CLK
sig_clk160mhz => sig_debug_1[1].CLK
sig_clk160mhz => sig_debug_1[2].CLK
sig_clk160mhz => sig_debug_1[3].CLK
sig_clk160mhz => sig_debug_1[4].CLK
sig_clk160mhz => sig_debug_1[5].CLK
sig_clk160mhz => sig_debug_1[6].CLK
sig_clk160mhz => sig_debug_1[7].CLK
sig_clk160mhz => sig_rxafifo_lrenb.CLK
sig_clk160mhz => regA_IMR2[0].CLK
sig_clk160mhz => regA_IMR2[1].CLK
sig_clk160mhz => regA_IMR2[2].CLK
sig_clk160mhz => regA_IMR2[3].CLK
sig_clk160mhz => regA_IMR2[4].CLK
sig_clk160mhz => regA_IMR2[5].CLK
sig_clk160mhz => regA_IMR2[6].CLK
sig_clk160mhz => regA_IMR2[7].CLK
sig_clk160mhz => regA_IMR1[0].CLK
sig_clk160mhz => regA_IMR1[1].CLK
sig_clk160mhz => regA_IMR1[2].CLK
sig_clk160mhz => regA_IMR1[3].CLK
sig_clk160mhz => regA_IMR1[4].CLK
sig_clk160mhz => regA_IMR1[5].CLK
sig_clk160mhz => regA_IMR1[6].CLK
sig_clk160mhz => regA_IMR1[7].CLK
sig_clk160mhz => regA_IMR0[0].CLK
sig_clk160mhz => regA_IMR0[1].CLK
sig_clk160mhz => regA_IMR0[2].CLK
sig_clk160mhz => regA_IMR0[3].CLK
sig_clk160mhz => regA_IMR0[4].CLK
sig_clk160mhz => regA_IMR0[5].CLK
sig_clk160mhz => regA_IMR0[6].CLK
sig_clk160mhz => regA_IMR0[7].CLK
sig_clk160mhz => regA_BRRH[0].CLK
sig_clk160mhz => regA_BRRH[1].CLK
sig_clk160mhz => regA_BRRH[2].CLK
sig_clk160mhz => regA_BRRH[3].CLK
sig_clk160mhz => regA_BRRH[4].CLK
sig_clk160mhz => regA_BRRH[5].CLK
sig_clk160mhz => regA_BRRH[6].CLK
sig_clk160mhz => regA_BRRH[7].CLK
sig_clk160mhz => regA_BRRL[0].CLK
sig_clk160mhz => regA_BRRL[1].CLK
sig_clk160mhz => regA_BRRL[2].CLK
sig_clk160mhz => regA_BRRL[3].CLK
sig_clk160mhz => regA_BRRL[4].CLK
sig_clk160mhz => regA_BRRL[5].CLK
sig_clk160mhz => regA_BRRL[6].CLK
sig_clk160mhz => regA_BRRL[7].CLK
sig_clk160mhz => regA_CCR3H[0].CLK
sig_clk160mhz => regA_CCR3H[1].CLK
sig_clk160mhz => regA_CCR3H[2].CLK
sig_clk160mhz => regA_CCR3H[3].CLK
sig_clk160mhz => regA_CCR3H[4].CLK
sig_clk160mhz => regA_CCR3H[5].CLK
sig_clk160mhz => regA_CCR3H[6].CLK
sig_clk160mhz => regA_CCR3H[7].CLK
sig_clk160mhz => regA_CCR3L[0].CLK
sig_clk160mhz => regA_CCR3L[1].CLK
sig_clk160mhz => regA_CCR3L[2].CLK
sig_clk160mhz => regA_CCR3L[3].CLK
sig_clk160mhz => regA_CCR3L[4].CLK
sig_clk160mhz => regA_CCR3L[5].CLK
sig_clk160mhz => regA_CCR3L[6].CLK
sig_clk160mhz => regA_CCR3L[7].CLK
sig_clk160mhz => regA_CCR2H[0].CLK
sig_clk160mhz => regA_CCR2H[1].CLK
sig_clk160mhz => regA_CCR2H[2].CLK
sig_clk160mhz => regA_CCR2H[3].CLK
sig_clk160mhz => regA_CCR2H[4].CLK
sig_clk160mhz => regA_CCR2H[5].CLK
sig_clk160mhz => regA_CCR2H[6].CLK
sig_clk160mhz => regA_CCR2H[7].CLK
sig_clk160mhz => regA_CCR2L[0].CLK
sig_clk160mhz => regA_CCR2L[1].CLK
sig_clk160mhz => regA_CCR2L[2].CLK
sig_clk160mhz => regA_CCR2L[3].CLK
sig_clk160mhz => regA_CCR2L[4].CLK
sig_clk160mhz => regA_CCR2L[5].CLK
sig_clk160mhz => regA_CCR2L[6].CLK
sig_clk160mhz => regA_CCR2L[7].CLK
sig_clk160mhz => regA_CCR1H[0].CLK
sig_clk160mhz => regA_CCR1H[1].CLK
sig_clk160mhz => regA_CCR1H[2].CLK
sig_clk160mhz => regA_CCR1H[3].CLK
sig_clk160mhz => regA_CCR1H[4].CLK
sig_clk160mhz => regA_CCR1H[5].CLK
sig_clk160mhz => regA_CCR1H[6].CLK
sig_clk160mhz => regA_CCR1H[7].CLK
sig_clk160mhz => regA_CCR1L[0].CLK
sig_clk160mhz => regA_CCR1L[1].CLK
sig_clk160mhz => regA_CCR1L[2].CLK
sig_clk160mhz => regA_CCR1L[3].CLK
sig_clk160mhz => regA_CCR1L[4].CLK
sig_clk160mhz => regA_CCR1L[5].CLK
sig_clk160mhz => regA_CCR1L[6].CLK
sig_clk160mhz => regA_CCR1L[7].CLK
sig_clk160mhz => regA_CCR0H[0].CLK
sig_clk160mhz => regA_CCR0H[1].CLK
sig_clk160mhz => regA_CCR0H[2].CLK
sig_clk160mhz => regA_CCR0H[3].CLK
sig_clk160mhz => regA_CCR0H[4].CLK
sig_clk160mhz => regA_CCR0H[5].CLK
sig_clk160mhz => regA_CCR0H[6].CLK
sig_clk160mhz => regA_CCR0H[7].CLK
sig_clk160mhz => regA_CCR0L[0].CLK
sig_clk160mhz => regA_CCR0L[1].CLK
sig_clk160mhz => regA_CCR0L[2].CLK
sig_clk160mhz => regA_CCR0L[3].CLK
sig_clk160mhz => regA_CCR0L[4].CLK
sig_clk160mhz => regA_CCR0L[5].CLK
sig_clk160mhz => regA_CCR0L[6].CLK
sig_clk160mhz => regA_CCR0L[7].CLK
sig_clk160mhz => regA_CMDRH[0].CLK
sig_clk160mhz => regA_CMDRH[1].CLK
sig_clk160mhz => regA_CMDRH[2].CLK
sig_clk160mhz => regA_CMDRH[3].CLK
sig_clk160mhz => regA_CMDRH[4].CLK
sig_clk160mhz => regA_CMDRH[5].CLK
sig_clk160mhz => regA_CMDRH[6].CLK
sig_clk160mhz => regA_CMDRH[7].CLK
sig_clk160mhz => regA_CMDRL[0].CLK
sig_clk160mhz => regA_CMDRL[1].CLK
sig_clk160mhz => regA_CMDRL[2].CLK
sig_clk160mhz => regA_CMDRL[3].CLK
sig_clk160mhz => regA_CMDRL[4].CLK
sig_clk160mhz => regA_CMDRL[5].CLK
sig_clk160mhz => regA_CMDRL[6].CLK
sig_clk160mhz => regA_CMDRL[7].CLK
sig_clk160mhz => regG_GPDIRL[0].CLK
sig_clk160mhz => regG_GPDIRL[1].CLK
sig_clk160mhz => regG_GPDIRL[2].CLK
sig_clk160mhz => regG_GPDIRL[3].CLK
sig_clk160mhz => regG_GPDIRL[4].CLK
sig_clk160mhz => regG_GPDIRL[5].CLK
sig_clk160mhz => regG_GPDIRL[6].CLK
sig_clk160mhz => regG_GPDIRL[7].CLK
sig_clk160mhz => regG_MODE[0].CLK
sig_clk160mhz => regG_MODE[1].CLK
sig_clk160mhz => regG_MODE[2].CLK
sig_clk160mhz => regG_MODE[3].CLK
sig_clk160mhz => regG_MODE[4].CLK
sig_clk160mhz => regG_MODE[5].CLK
sig_clk160mhz => regG_MODE[6].CLK
sig_clk160mhz => regG_MODE[7].CLK
sig_clk160mhz => regG_CMDR[0].CLK
sig_clk160mhz => regG_CMDR[1].CLK
sig_clk160mhz => regG_CMDR[2].CLK
sig_clk160mhz => regG_CMDR[3].CLK
sig_clk160mhz => regG_CMDR[4].CLK
sig_clk160mhz => regG_CMDR[5].CLK
sig_clk160mhz => regG_CMDR[6].CLK
sig_clk160mhz => regG_CMDR[7].CLK
sig_clk160mhz => regG_VER3[0].CLK
sig_clk160mhz => regG_VER3[1].CLK
sig_clk160mhz => regG_VER3[2].CLK
sig_clk160mhz => regG_VER3[3].CLK
sig_clk160mhz => regG_VER3[4].CLK
sig_clk160mhz => regG_VER3[5].CLK
sig_clk160mhz => regG_VER3[6].CLK
sig_clk160mhz => regG_VER3[7].CLK
sig_clk160mhz => regG_VER2[0].CLK
sig_clk160mhz => regG_VER2[1].CLK
sig_clk160mhz => regG_VER2[2].CLK
sig_clk160mhz => regG_VER2[3].CLK
sig_clk160mhz => regG_VER2[4].CLK
sig_clk160mhz => regG_VER2[5].CLK
sig_clk160mhz => regG_VER2[6].CLK
sig_clk160mhz => regG_VER2[7].CLK
sig_clk160mhz => regG_VER1[0].CLK
sig_clk160mhz => regG_VER1[1].CLK
sig_clk160mhz => regG_VER1[2].CLK
sig_clk160mhz => regG_VER1[3].CLK
sig_clk160mhz => regG_VER1[4].CLK
sig_clk160mhz => regG_VER1[5].CLK
sig_clk160mhz => regG_VER1[6].CLK
sig_clk160mhz => regG_VER1[7].CLK
sig_clk160mhz => regG_VER0[0].CLK
sig_clk160mhz => regG_VER0[1].CLK
sig_clk160mhz => regG_VER0[2].CLK
sig_clk160mhz => regG_VER0[3].CLK
sig_clk160mhz => regG_VER0[4].CLK
sig_clk160mhz => regG_VER0[5].CLK
sig_clk160mhz => regG_VER0[6].CLK
sig_clk160mhz => regG_VER0[7].CLK
sig_clk160mhz => Data_inout[0]~reg0.CLK
sig_clk160mhz => Data_inout[0]~en.CLK
sig_clk160mhz => Data_inout[1]~reg0.CLK
sig_clk160mhz => Data_inout[1]~en.CLK
sig_clk160mhz => Data_inout[2]~reg0.CLK
sig_clk160mhz => Data_inout[2]~en.CLK
sig_clk160mhz => Data_inout[3]~reg0.CLK
sig_clk160mhz => Data_inout[3]~en.CLK
sig_clk160mhz => Data_inout[4]~reg0.CLK
sig_clk160mhz => Data_inout[4]~en.CLK
sig_clk160mhz => Data_inout[5]~reg0.CLK
sig_clk160mhz => Data_inout[5]~en.CLK
sig_clk160mhz => Data_inout[6]~reg0.CLK
sig_clk160mhz => Data_inout[6]~en.CLK
sig_clk160mhz => Data_inout[7]~reg0.CLK
sig_clk160mhz => Data_inout[7]~en.CLK
sig_clk160mhz => Data_inout[8]~reg0.CLK
sig_clk160mhz => Data_inout[8]~en.CLK
sig_clk160mhz => Data_inout[9]~reg0.CLK
sig_clk160mhz => Data_inout[9]~en.CLK
sig_clk160mhz => Data_inout[10]~reg0.CLK
sig_clk160mhz => Data_inout[10]~en.CLK
sig_clk160mhz => Data_inout[11]~reg0.CLK
sig_clk160mhz => Data_inout[11]~en.CLK
sig_clk160mhz => Data_inout[12]~reg0.CLK
sig_clk160mhz => Data_inout[12]~en.CLK
sig_clk160mhz => Data_inout[13]~reg0.CLK
sig_clk160mhz => Data_inout[13]~en.CLK
sig_clk160mhz => Data_inout[14]~reg0.CLK
sig_clk160mhz => Data_inout[14]~en.CLK
sig_clk160mhz => Data_inout[15]~reg0.CLK
sig_clk160mhz => Data_inout[15]~en.CLK
sig_clk160mhz => sig_Rx_Reset1.CLK
sig_clk160mhz => sig_Rx_Reset.CLK
sig_clk160mhz => sig_Bhe_n_in.CLK
sig_clk160mhz => sig_Cs_n_in.CLK
sig_clk160mhz => sig_Read_ENn_in.CLK
sig_clk160mhz => sig_Write_ENn_in.CLK
sig_clk160mhz => sig_Addr_A7A0[0].CLK
sig_clk160mhz => sig_Addr_A7A0[1].CLK
sig_clk160mhz => sig_Addr_A7A0[2].CLK
sig_clk160mhz => sig_Addr_A7A0[3].CLK
sig_clk160mhz => sig_Addr_A7A0[4].CLK
sig_clk160mhz => sig_Addr_A7A0[5].CLK
sig_clk160mhz => sig_Addr_A7A0[6].CLK
sig_clk160mhz => sig_Addr_A7A0[7].CLK
sig_clk160mhz => sig_aRxClk.CLK
sig_clk160mhz => sig_sfifo_rst.CLK
sig_clk160mhz => sig_sfifo_rst_cnt[0].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[1].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[2].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[3].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[4].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[5].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[6].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[7].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[8].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[9].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[10].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[11].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[12].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[13].CLK
sig_clk160mhz => sig_sfifo_rst_cnt[14].CLK
sig_clk160mhz => cdr_fifo_wr.CLK
sig_clk160mhz => sig_aRxData4[0].CLK
sig_clk160mhz => rx_acounter[0].CLK
sig_clk160mhz => rx_acounter[1].CLK
sig_clk160mhz => rx_acounter[2].CLK
sig_clk160mhz => rx_acounter[3].CLK
sig_clk160mhz => rx_acounter[4].CLK
sig_clk160mhz => rx_acounter[5].CLK
sig_clk160mhz => rx_acounter[6].CLK
sig_clk160mhz => rx_acounter[7].CLK
sig_clk160mhz => pin_136_out~reg0.CLK
sig_clk160mhz => pin_111_out~reg0.CLK
sig_clk160mhz => sig_aRxData2.CLK
sig_clk160mhz => sig_aRxData1.CLK
sig_clk160mhz => soft_reset2.CLK
sig_clk160mhz => soft_reset1.CLK
sig_clk160mhz => cdr_fifo:dcfifo_component.wrclk
sig_clk160mhz => tx_fifo:tx_afifol.clock
sig_clk160mhz => tx_fifo:tx_afifoh.clock
sig_clk160mhz => Rxa_fifo:rx_afifol.clock
sig_clk160mhz => Rxa_fifo:rx_afifoh.clock
sig_clk160mhz => tx_allinta_nxt~1.DATAIN
sig_clk160mhz => intstatus_anxt~1.DATAIN
sig_clk160mhz => rx2frma_nxt~2.DATAIN
sig_clk160mhz => rxfrma_nxt~1.DATAIN
sig_clk160mhz => debug_nxstate~5.DATAIN
sig_clk160mhz => cpubus_nxt~6.DATAIN
sig_clk160mhz => txfifo_degubmem.CLK0
pin_124_in => ~NO_FANOUT~
pin_127_out <= pin_127_out.DB_MAX_OUTPUT_PORT_TYPE
pin_136_out <= pin_136_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
sig_clk680khz => ~NO_FANOUT~
pin_138_out <= rxd_nrzi.DB_MAX_OUTPUT_PORT_TYPE
pin_98_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
pin_111_out <= pin_111_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AMC1feb22|CPU_Interafce:inst2|lvds_ip:lvds_ip_inst
data => lvds_ip_0002:lvds_ip_inst.data
clock => lvds_ip_0002:lvds_ip_inst.clock
q <= lvds_ip_0002:lvds_ip_inst.q


|AMC1feb22|CPU_Interafce:inst2|lvds_ip:lvds_ip_inst|lvds_ip_0002:lvds_ip_inst
clock => ff_dffe[0].CLK
data[0] => ff_dffe[0].DATAIN
q[0] <= ff_dffe[0].DB_MAX_OUTPUT_PORT_TYPE


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw[5]
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw[6]
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw[7]
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw[8]
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw[0]
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw[1]
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw[2]
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw[3]
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw[4]
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw[5]
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw[6]
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw[7]
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw[8]


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component
data[0] => dcfifo_o8k1:auto_generated.data[0]
q[0] <= dcfifo_o8k1:auto_generated.q[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_o8k1:auto_generated.rdclk
rdreq => dcfifo_o8k1:auto_generated.rdreq
wrclk => dcfifo_o8k1:auto_generated.wrclk
wrreq => dcfifo_o8k1:auto_generated.wrreq
aclr => dcfifo_o8k1:auto_generated.aclr
rdempty <= dcfifo_o8k1:auto_generated.rdempty
rdfull <= dcfifo_o8k1:auto_generated.rdfull
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_o8k1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_o8k1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_o8k1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_o8k1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_o8k1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_o8k1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_o8k1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_o8k1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_o8k1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_o8k1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_o8k1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_o8k1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_o8k1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_o8k1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_o8k1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_o8k1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_o8k1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_o8k1:auto_generated.wrusedw[8]


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated
aclr => a_graycounter_rh6:rdptr_g1p.aclr
aclr => a_graycounter_nvb:wrptr_g1p.aclr
aclr => altsyncram_pv31:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => rs_dgwp_reg[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[9].IN0
aclr => ws_dgrp_reg[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_pv31:fifo_ram.data_a[0]
q[0] <= altsyncram_pv31:fifo_ram.q_b[0]
rdclk => a_graycounter_rh6:rdptr_g1p.clock
rdclk => altsyncram_pv31:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_di5:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_nvb:wrptr_g1p.clock
wrclk => altsyncram_pv31:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_gray2bin_ssa:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_gray2bin_ssa:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_gray2bin_ssa:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_gray2bin_ssa:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_rh6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|a_graycounter_nvb:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|altsyncram_pv31:fifo_ram
aclr1 => ram_block11a0.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock1 => ram_block11a0.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_di5:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|cmpr_1h5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|AMC1feb22|CPU_Interafce:inst2|cdr_fifo:dcfifo_component|dcfifo:dcfifo_component|dcfifo_o8k1:auto_generated|mux_9d7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
sclr => scfifo:scfifo_component.sclr
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component
data[0] => scfifo_io21:auto_generated.data[0]
data[1] => scfifo_io21:auto_generated.data[1]
data[2] => scfifo_io21:auto_generated.data[2]
data[3] => scfifo_io21:auto_generated.data[3]
data[4] => scfifo_io21:auto_generated.data[4]
data[5] => scfifo_io21:auto_generated.data[5]
data[6] => scfifo_io21:auto_generated.data[6]
data[7] => scfifo_io21:auto_generated.data[7]
q[0] <= scfifo_io21:auto_generated.q[0]
q[1] <= scfifo_io21:auto_generated.q[1]
q[2] <= scfifo_io21:auto_generated.q[2]
q[3] <= scfifo_io21:auto_generated.q[3]
q[4] <= scfifo_io21:auto_generated.q[4]
q[5] <= scfifo_io21:auto_generated.q[5]
q[6] <= scfifo_io21:auto_generated.q[6]
q[7] <= scfifo_io21:auto_generated.q[7]
wrreq => scfifo_io21:auto_generated.wrreq
rdreq => scfifo_io21:auto_generated.rdreq
clock => scfifo_io21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_io21:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_io21:auto_generated.empty
full <= scfifo_io21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_io21:auto_generated.usedw[0]
usedw[1] <= scfifo_io21:auto_generated.usedw[1]
usedw[2] <= scfifo_io21:auto_generated.usedw[2]
usedw[3] <= scfifo_io21:auto_generated.usedw[3]
usedw[4] <= scfifo_io21:auto_generated.usedw[4]


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated
clock => a_dpfifo_5g21:dpfifo.clock
data[0] => a_dpfifo_5g21:dpfifo.data[0]
data[1] => a_dpfifo_5g21:dpfifo.data[1]
data[2] => a_dpfifo_5g21:dpfifo.data[2]
data[3] => a_dpfifo_5g21:dpfifo.data[3]
data[4] => a_dpfifo_5g21:dpfifo.data[4]
data[5] => a_dpfifo_5g21:dpfifo.data[5]
data[6] => a_dpfifo_5g21:dpfifo.data[6]
data[7] => a_dpfifo_5g21:dpfifo.data[7]
empty <= a_dpfifo_5g21:dpfifo.empty
full <= a_dpfifo_5g21:dpfifo.full
q[0] <= a_dpfifo_5g21:dpfifo.q[0]
q[1] <= a_dpfifo_5g21:dpfifo.q[1]
q[2] <= a_dpfifo_5g21:dpfifo.q[2]
q[3] <= a_dpfifo_5g21:dpfifo.q[3]
q[4] <= a_dpfifo_5g21:dpfifo.q[4]
q[5] <= a_dpfifo_5g21:dpfifo.q[5]
q[6] <= a_dpfifo_5g21:dpfifo.q[6]
q[7] <= a_dpfifo_5g21:dpfifo.q[7]
rdreq => a_dpfifo_5g21:dpfifo.rreq
sclr => a_dpfifo_5g21:dpfifo.sclr
usedw[0] <= a_dpfifo_5g21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_5g21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_5g21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_5g21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_5g21:dpfifo.usedw[4]
wrreq => a_dpfifo_5g21:dpfifo.wreq


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo
clock => a_fefifo_56f:fifo_state.clock
clock => altsyncram_srl1:FIFOram.clock0
clock => altsyncram_srl1:FIFOram.clock1
clock => cntr_m2b:rd_ptr_count.clock
clock => cntr_m2b:wr_ptr.clock
data[0] => altsyncram_srl1:FIFOram.data_a[0]
data[1] => altsyncram_srl1:FIFOram.data_a[1]
data[2] => altsyncram_srl1:FIFOram.data_a[2]
data[3] => altsyncram_srl1:FIFOram.data_a[3]
data[4] => altsyncram_srl1:FIFOram.data_a[4]
data[5] => altsyncram_srl1:FIFOram.data_a[5]
data[6] => altsyncram_srl1:FIFOram.data_a[6]
data[7] => altsyncram_srl1:FIFOram.data_a[7]
empty <= a_fefifo_56f:fifo_state.empty
full <= a_fefifo_56f:fifo_state.full
q[0] <= altsyncram_srl1:FIFOram.q_b[0]
q[1] <= altsyncram_srl1:FIFOram.q_b[1]
q[2] <= altsyncram_srl1:FIFOram.q_b[2]
q[3] <= altsyncram_srl1:FIFOram.q_b[3]
q[4] <= altsyncram_srl1:FIFOram.q_b[4]
q[5] <= altsyncram_srl1:FIFOram.q_b[5]
q[6] <= altsyncram_srl1:FIFOram.q_b[6]
q[7] <= altsyncram_srl1:FIFOram.q_b[7]
rreq => a_fefifo_56f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_56f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_m2b:rd_ptr_count.sclr
sclr => cntr_m2b:wr_ptr.sclr
usedw[0] <= a_fefifo_56f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_56f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_56f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_56f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_56f:fifo_state.usedw_out[4]
wreq => a_fefifo_56f:fifo_state.wreq
wreq => valid_wreq.IN0


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_237:count_usedw.aclr
clock => cntr_237:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_237:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state|cntr_237:count_usedw
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:rd_ptr_count
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifol|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
sclr => scfifo:scfifo_component.sclr
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component
data[0] => scfifo_io21:auto_generated.data[0]
data[1] => scfifo_io21:auto_generated.data[1]
data[2] => scfifo_io21:auto_generated.data[2]
data[3] => scfifo_io21:auto_generated.data[3]
data[4] => scfifo_io21:auto_generated.data[4]
data[5] => scfifo_io21:auto_generated.data[5]
data[6] => scfifo_io21:auto_generated.data[6]
data[7] => scfifo_io21:auto_generated.data[7]
q[0] <= scfifo_io21:auto_generated.q[0]
q[1] <= scfifo_io21:auto_generated.q[1]
q[2] <= scfifo_io21:auto_generated.q[2]
q[3] <= scfifo_io21:auto_generated.q[3]
q[4] <= scfifo_io21:auto_generated.q[4]
q[5] <= scfifo_io21:auto_generated.q[5]
q[6] <= scfifo_io21:auto_generated.q[6]
q[7] <= scfifo_io21:auto_generated.q[7]
wrreq => scfifo_io21:auto_generated.wrreq
rdreq => scfifo_io21:auto_generated.rdreq
clock => scfifo_io21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_io21:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_io21:auto_generated.empty
full <= scfifo_io21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_io21:auto_generated.usedw[0]
usedw[1] <= scfifo_io21:auto_generated.usedw[1]
usedw[2] <= scfifo_io21:auto_generated.usedw[2]
usedw[3] <= scfifo_io21:auto_generated.usedw[3]
usedw[4] <= scfifo_io21:auto_generated.usedw[4]


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated
clock => a_dpfifo_5g21:dpfifo.clock
data[0] => a_dpfifo_5g21:dpfifo.data[0]
data[1] => a_dpfifo_5g21:dpfifo.data[1]
data[2] => a_dpfifo_5g21:dpfifo.data[2]
data[3] => a_dpfifo_5g21:dpfifo.data[3]
data[4] => a_dpfifo_5g21:dpfifo.data[4]
data[5] => a_dpfifo_5g21:dpfifo.data[5]
data[6] => a_dpfifo_5g21:dpfifo.data[6]
data[7] => a_dpfifo_5g21:dpfifo.data[7]
empty <= a_dpfifo_5g21:dpfifo.empty
full <= a_dpfifo_5g21:dpfifo.full
q[0] <= a_dpfifo_5g21:dpfifo.q[0]
q[1] <= a_dpfifo_5g21:dpfifo.q[1]
q[2] <= a_dpfifo_5g21:dpfifo.q[2]
q[3] <= a_dpfifo_5g21:dpfifo.q[3]
q[4] <= a_dpfifo_5g21:dpfifo.q[4]
q[5] <= a_dpfifo_5g21:dpfifo.q[5]
q[6] <= a_dpfifo_5g21:dpfifo.q[6]
q[7] <= a_dpfifo_5g21:dpfifo.q[7]
rdreq => a_dpfifo_5g21:dpfifo.rreq
sclr => a_dpfifo_5g21:dpfifo.sclr
usedw[0] <= a_dpfifo_5g21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_5g21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_5g21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_5g21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_5g21:dpfifo.usedw[4]
wrreq => a_dpfifo_5g21:dpfifo.wreq


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo
clock => a_fefifo_56f:fifo_state.clock
clock => altsyncram_srl1:FIFOram.clock0
clock => altsyncram_srl1:FIFOram.clock1
clock => cntr_m2b:rd_ptr_count.clock
clock => cntr_m2b:wr_ptr.clock
data[0] => altsyncram_srl1:FIFOram.data_a[0]
data[1] => altsyncram_srl1:FIFOram.data_a[1]
data[2] => altsyncram_srl1:FIFOram.data_a[2]
data[3] => altsyncram_srl1:FIFOram.data_a[3]
data[4] => altsyncram_srl1:FIFOram.data_a[4]
data[5] => altsyncram_srl1:FIFOram.data_a[5]
data[6] => altsyncram_srl1:FIFOram.data_a[6]
data[7] => altsyncram_srl1:FIFOram.data_a[7]
empty <= a_fefifo_56f:fifo_state.empty
full <= a_fefifo_56f:fifo_state.full
q[0] <= altsyncram_srl1:FIFOram.q_b[0]
q[1] <= altsyncram_srl1:FIFOram.q_b[1]
q[2] <= altsyncram_srl1:FIFOram.q_b[2]
q[3] <= altsyncram_srl1:FIFOram.q_b[3]
q[4] <= altsyncram_srl1:FIFOram.q_b[4]
q[5] <= altsyncram_srl1:FIFOram.q_b[5]
q[6] <= altsyncram_srl1:FIFOram.q_b[6]
q[7] <= altsyncram_srl1:FIFOram.q_b[7]
rreq => a_fefifo_56f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_56f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_m2b:rd_ptr_count.sclr
sclr => cntr_m2b:wr_ptr.sclr
usedw[0] <= a_fefifo_56f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_56f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_56f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_56f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_56f:fifo_state.usedw_out[4]
wreq => a_fefifo_56f:fifo_state.wreq
wreq => valid_wreq.IN0


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_237:count_usedw.aclr
clock => cntr_237:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_237:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|a_fefifo_56f:fifo_state|cntr_237:count_usedw
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|altsyncram_srl1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:rd_ptr_count
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AMC1feb22|CPU_Interafce:inst2|tx_fifo:tx_afifoh|scfifo:scfifo_component|scfifo_io21:auto_generated|a_dpfifo_5g21:dpfifo|cntr_m2b:wr_ptr
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
sclr => scfifo:scfifo_component.sclr
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component
data[0] => scfifo_kl21:auto_generated.data[0]
data[1] => scfifo_kl21:auto_generated.data[1]
data[2] => scfifo_kl21:auto_generated.data[2]
data[3] => scfifo_kl21:auto_generated.data[3]
data[4] => scfifo_kl21:auto_generated.data[4]
data[5] => scfifo_kl21:auto_generated.data[5]
data[6] => scfifo_kl21:auto_generated.data[6]
data[7] => scfifo_kl21:auto_generated.data[7]
q[0] <= scfifo_kl21:auto_generated.q[0]
q[1] <= scfifo_kl21:auto_generated.q[1]
q[2] <= scfifo_kl21:auto_generated.q[2]
q[3] <= scfifo_kl21:auto_generated.q[3]
q[4] <= scfifo_kl21:auto_generated.q[4]
q[5] <= scfifo_kl21:auto_generated.q[5]
q[6] <= scfifo_kl21:auto_generated.q[6]
q[7] <= scfifo_kl21:auto_generated.q[7]
wrreq => scfifo_kl21:auto_generated.wrreq
rdreq => scfifo_kl21:auto_generated.rdreq
clock => scfifo_kl21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_kl21:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_kl21:auto_generated.empty
full <= scfifo_kl21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_kl21:auto_generated.usedw[0]
usedw[1] <= scfifo_kl21:auto_generated.usedw[1]
usedw[2] <= scfifo_kl21:auto_generated.usedw[2]
usedw[3] <= scfifo_kl21:auto_generated.usedw[3]
usedw[4] <= scfifo_kl21:auto_generated.usedw[4]


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated
clock => a_dpfifo_7d21:dpfifo.clock
data[0] => a_dpfifo_7d21:dpfifo.data[0]
data[1] => a_dpfifo_7d21:dpfifo.data[1]
data[2] => a_dpfifo_7d21:dpfifo.data[2]
data[3] => a_dpfifo_7d21:dpfifo.data[3]
data[4] => a_dpfifo_7d21:dpfifo.data[4]
data[5] => a_dpfifo_7d21:dpfifo.data[5]
data[6] => a_dpfifo_7d21:dpfifo.data[6]
data[7] => a_dpfifo_7d21:dpfifo.data[7]
empty <= a_dpfifo_7d21:dpfifo.empty
full <= a_dpfifo_7d21:dpfifo.full
q[0] <= a_dpfifo_7d21:dpfifo.q[0]
q[1] <= a_dpfifo_7d21:dpfifo.q[1]
q[2] <= a_dpfifo_7d21:dpfifo.q[2]
q[3] <= a_dpfifo_7d21:dpfifo.q[3]
q[4] <= a_dpfifo_7d21:dpfifo.q[4]
q[5] <= a_dpfifo_7d21:dpfifo.q[5]
q[6] <= a_dpfifo_7d21:dpfifo.q[6]
q[7] <= a_dpfifo_7d21:dpfifo.q[7]
rdreq => a_dpfifo_7d21:dpfifo.rreq
sclr => a_dpfifo_7d21:dpfifo.sclr
usedw[0] <= a_dpfifo_7d21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_7d21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_7d21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_7d21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_7d21:dpfifo.usedw[4]
wrreq => a_dpfifo_7d21:dpfifo.wreq


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo
clock => altsyncram_j1b1:FIFOram.clock0
clock => cntr_jka:rd_ptr_msb.clock
clock => cntr_0l6:usedw_counter.clock
clock => cntr_kka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_j1b1:FIFOram.data_a[0]
data[1] => altsyncram_j1b1:FIFOram.data_a[1]
data[2] => altsyncram_j1b1:FIFOram.data_a[2]
data[3] => altsyncram_j1b1:FIFOram.data_a[3]
data[4] => altsyncram_j1b1:FIFOram.data_a[4]
data[5] => altsyncram_j1b1:FIFOram.data_a[5]
data[6] => altsyncram_j1b1:FIFOram.data_a[6]
data[7] => altsyncram_j1b1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_j1b1:FIFOram.q_b[0]
q[1] <= altsyncram_j1b1:FIFOram.q_b[1]
q[2] <= altsyncram_j1b1:FIFOram.q_b[2]
q[3] <= altsyncram_j1b1:FIFOram.q_b[3]
q[4] <= altsyncram_j1b1:FIFOram.q_b[4]
q[5] <= altsyncram_j1b1:FIFOram.q_b[5]
q[6] <= altsyncram_j1b1:FIFOram.q_b[6]
q[7] <= altsyncram_j1b1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_jka:rd_ptr_msb.sclr
sclr => cntr_0l6:usedw_counter.sclr
sclr => cntr_kka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_0l6:usedw_counter.q[0]
usedw[1] <= cntr_0l6:usedw_counter.q[1]
usedw[2] <= cntr_0l6:usedw_counter.q[2]
usedw[3] <= cntr_0l6:usedw_counter.q[3]
usedw[4] <= cntr_0l6:usedw_counter.q[4]
wreq => valid_wreq.IN0


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cmpr_878:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cmpr_878:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_0l6:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifol|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
sclr => scfifo:scfifo_component.sclr
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]
usedw[0] <= scfifo:scfifo_component.usedw[0]
usedw[1] <= scfifo:scfifo_component.usedw[1]
usedw[2] <= scfifo:scfifo_component.usedw[2]
usedw[3] <= scfifo:scfifo_component.usedw[3]
usedw[4] <= scfifo:scfifo_component.usedw[4]


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component
data[0] => scfifo_kl21:auto_generated.data[0]
data[1] => scfifo_kl21:auto_generated.data[1]
data[2] => scfifo_kl21:auto_generated.data[2]
data[3] => scfifo_kl21:auto_generated.data[3]
data[4] => scfifo_kl21:auto_generated.data[4]
data[5] => scfifo_kl21:auto_generated.data[5]
data[6] => scfifo_kl21:auto_generated.data[6]
data[7] => scfifo_kl21:auto_generated.data[7]
q[0] <= scfifo_kl21:auto_generated.q[0]
q[1] <= scfifo_kl21:auto_generated.q[1]
q[2] <= scfifo_kl21:auto_generated.q[2]
q[3] <= scfifo_kl21:auto_generated.q[3]
q[4] <= scfifo_kl21:auto_generated.q[4]
q[5] <= scfifo_kl21:auto_generated.q[5]
q[6] <= scfifo_kl21:auto_generated.q[6]
q[7] <= scfifo_kl21:auto_generated.q[7]
wrreq => scfifo_kl21:auto_generated.wrreq
rdreq => scfifo_kl21:auto_generated.rdreq
clock => scfifo_kl21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_kl21:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_kl21:auto_generated.empty
full <= scfifo_kl21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_kl21:auto_generated.usedw[0]
usedw[1] <= scfifo_kl21:auto_generated.usedw[1]
usedw[2] <= scfifo_kl21:auto_generated.usedw[2]
usedw[3] <= scfifo_kl21:auto_generated.usedw[3]
usedw[4] <= scfifo_kl21:auto_generated.usedw[4]


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated
clock => a_dpfifo_7d21:dpfifo.clock
data[0] => a_dpfifo_7d21:dpfifo.data[0]
data[1] => a_dpfifo_7d21:dpfifo.data[1]
data[2] => a_dpfifo_7d21:dpfifo.data[2]
data[3] => a_dpfifo_7d21:dpfifo.data[3]
data[4] => a_dpfifo_7d21:dpfifo.data[4]
data[5] => a_dpfifo_7d21:dpfifo.data[5]
data[6] => a_dpfifo_7d21:dpfifo.data[6]
data[7] => a_dpfifo_7d21:dpfifo.data[7]
empty <= a_dpfifo_7d21:dpfifo.empty
full <= a_dpfifo_7d21:dpfifo.full
q[0] <= a_dpfifo_7d21:dpfifo.q[0]
q[1] <= a_dpfifo_7d21:dpfifo.q[1]
q[2] <= a_dpfifo_7d21:dpfifo.q[2]
q[3] <= a_dpfifo_7d21:dpfifo.q[3]
q[4] <= a_dpfifo_7d21:dpfifo.q[4]
q[5] <= a_dpfifo_7d21:dpfifo.q[5]
q[6] <= a_dpfifo_7d21:dpfifo.q[6]
q[7] <= a_dpfifo_7d21:dpfifo.q[7]
rdreq => a_dpfifo_7d21:dpfifo.rreq
sclr => a_dpfifo_7d21:dpfifo.sclr
usedw[0] <= a_dpfifo_7d21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_7d21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_7d21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_7d21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_7d21:dpfifo.usedw[4]
wrreq => a_dpfifo_7d21:dpfifo.wreq


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo
clock => altsyncram_j1b1:FIFOram.clock0
clock => cntr_jka:rd_ptr_msb.clock
clock => cntr_0l6:usedw_counter.clock
clock => cntr_kka:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_j1b1:FIFOram.data_a[0]
data[1] => altsyncram_j1b1:FIFOram.data_a[1]
data[2] => altsyncram_j1b1:FIFOram.data_a[2]
data[3] => altsyncram_j1b1:FIFOram.data_a[3]
data[4] => altsyncram_j1b1:FIFOram.data_a[4]
data[5] => altsyncram_j1b1:FIFOram.data_a[5]
data[6] => altsyncram_j1b1:FIFOram.data_a[6]
data[7] => altsyncram_j1b1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_j1b1:FIFOram.q_b[0]
q[1] <= altsyncram_j1b1:FIFOram.q_b[1]
q[2] <= altsyncram_j1b1:FIFOram.q_b[2]
q[3] <= altsyncram_j1b1:FIFOram.q_b[3]
q[4] <= altsyncram_j1b1:FIFOram.q_b[4]
q[5] <= altsyncram_j1b1:FIFOram.q_b[5]
q[6] <= altsyncram_j1b1:FIFOram.q_b[6]
q[7] <= altsyncram_j1b1:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_jka:rd_ptr_msb.sclr
sclr => cntr_0l6:usedw_counter.sclr
sclr => cntr_kka:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_0l6:usedw_counter.q[0]
usedw[1] <= cntr_0l6:usedw_counter.q[1]
usedw[2] <= cntr_0l6:usedw_counter.q[2]
usedw[3] <= cntr_0l6:usedw_counter.q[3]
usedw[4] <= cntr_0l6:usedw_counter.q[4]
wreq => valid_wreq.IN0


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|altsyncram_j1b1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cmpr_878:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cmpr_878:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_jka:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_0l6:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|AMC1feb22|CPU_Interafce:inst2|Rxa_fifo:rx_afifoh|scfifo:scfifo_component|scfifo_kl21:auto_generated|a_dpfifo_7d21:dpfifo|cntr_kka:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AMC1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1
Tx_Reset => HDLC_TRANSMIT:TX.Reset
Rx_Reset => HDLC_RECEIVE:RX.Reset
RxClk => HDLC_RECEIVE:RX.RxC
RxData => HDLC_RECEIVE:RX.RxD
RxOutputData[0] <= HDLC_RECEIVE:RX.RxOutputData_B0
RxOutputData[1] <= HDLC_RECEIVE:RX.RxOutputData_B1
RxOutputData[2] <= HDLC_RECEIVE:RX.RxOutputData_B2
RxOutputData[3] <= HDLC_RECEIVE:RX.RxOutputData_B3
RxOutputData[4] <= HDLC_RECEIVE:RX.RxOutputData_B4
RxOutputData[5] <= HDLC_RECEIVE:RX.RxOutputData_B5
RxOutputData[6] <= HDLC_RECEIVE:RX.RxOutputData_B6
RxOutputData[7] <= HDLC_RECEIVE:RX.RxOutputData_B7
RxDataWrite_n <= HDLC_RECEIVE:RX.RxDataWrite_n
RxStatusWrite_n <= HDLC_RECEIVE:RX.RxStatusWrite_n
TxClk => HDLC_TRANSMIT:TX.TxC
TxData <= HDLC_TRANSMIT:TX.TxD
TxInputData[0] => HDLC_TRANSMIT:TX.TxInputData_B0
TxInputData[1] => HDLC_TRANSMIT:TX.TxInputData_B1
TxInputData[2] => HDLC_TRANSMIT:TX.TxInputData_B2
TxInputData[3] => HDLC_TRANSMIT:TX.TxInputData_B3
TxInputData[4] => HDLC_TRANSMIT:TX.TxInputData_B4
TxInputData[5] => HDLC_TRANSMIT:TX.TxInputData_B5
TxInputData[6] => HDLC_TRANSMIT:TX.TxInputData_B6
TxInputData[7] => HDLC_TRANSMIT:TX.TxInputData_B7
TxDataCRC[0] => HDLC_TRANSMIT:TX.TxDataCRC[0]
TxDataCRC[1] => HDLC_TRANSMIT:TX.TxDataCRC[1]
TxDataCRC[2] => HDLC_TRANSMIT:TX.TxDataCRC[2]
TxDataCRC[3] => HDLC_TRANSMIT:TX.TxDataCRC[3]
TxDataCRC[4] => HDLC_TRANSMIT:TX.TxDataCRC[4]
TxDataCRC[5] => HDLC_TRANSMIT:TX.TxDataCRC[5]
TxDataCRC[6] => HDLC_TRANSMIT:TX.TxDataCRC[6]
TxDataCRC[7] => HDLC_TRANSMIT:TX.TxDataCRC[7]
TxDataCRC[8] => HDLC_TRANSMIT:TX.TxDataCRC[8]
TxDataCRC[9] => HDLC_TRANSMIT:TX.TxDataCRC[9]
TxDataCRC[10] => HDLC_TRANSMIT:TX.TxDataCRC[10]
TxDataCRC[11] => HDLC_TRANSMIT:TX.TxDataCRC[11]
TxDataCRC[12] => HDLC_TRANSMIT:TX.TxDataCRC[12]
TxDataCRC[13] => HDLC_TRANSMIT:TX.TxDataCRC[13]
TxDataCRC[14] => HDLC_TRANSMIT:TX.TxDataCRC[14]
TxDataCRC[15] => HDLC_TRANSMIT:TX.TxDataCRC[15]
TxValidCRC => HDLC_TRANSMIT:TX.TxValidCRC
TxRead_n <= HDLC_TRANSMIT:TX.TxRead_n
TxEmpty_n => HDLC_TRANSMIT:TX.TxEmpty_n
TxStart => HDLC_TRANSMIT:TX.TxStart
TxAbort => HDLC_TRANSMIT:TX.TxAbort


|AMC1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_RECEIVE:RX
Reset => RstStatus.OUTPUTSELECT
Reset => RxOutputData_int[0].ACLR
Reset => RxOutputData_int[1].ACLR
Reset => RxOutputData_int[2].ACLR
Reset => RxOutputData_int[3].ACLR
Reset => RxOutputData_int[4].ACLR
Reset => RxOutputData_int[5].ACLR
Reset => RxOutputData_int[6].ACLR
Reset => RxOutputData_int[7].ACLR
Reset => CRC_err_sample.ACLR
Reset => Octet_err_sample.ACLR
Reset => Abort_sample.ACLR
Reset => RxStatusWrite_n~reg0.PRESET
Reset => StatusValid[0].ACLR
Reset => StatusValid[1].ACLR
Reset => StatusValid[2].ACLR
Reset => StatusValid[3].ACLR
Reset => StatusValid[4].ACLR
Reset => StatusValid[5].ACLR
Reset => StatusValid[6].ACLR
Reset => OctetDetectedD.ACLR
Reset => RxDataWrite_n~reg0.PRESET
Reset => DataValid.ACLR
Reset => R_SHIFT[0].ACLR
Reset => R_SHIFT[1].ACLR
Reset => R_SHIFT[2].ACLR
Reset => R_SHIFT[3].ACLR
Reset => R_SHIFT[4].ACLR
Reset => R_SHIFT[5].ACLR
Reset => R_SHIFT[6].ACLR
Reset => R_SHIFT[7].ACLR
Reset => R_BUFFER[0].ACLR
Reset => R_BUFFER[1].ACLR
Reset => R_BUFFER[2].ACLR
Reset => R_BUFFER[3].ACLR
Reset => R_BUFFER[4].ACLR
Reset => R_BUFFER[5].ACLR
Reset => R_BUFFER[6].ACLR
Reset => R_BUFFER[7].ACLR
Reset => CRC_err.ACLR
Reset => BIT_CNT[0].ACLR
Reset => BIT_CNT[1].ACLR
Reset => BIT_CNT[2].ACLR
Reset => OD_CNT[0].ACLR
Reset => OD_CNT[1].ACLR
Reset => OD_CNT[2].ACLR
Reset => OD_CNT[3].ACLR
Reset => FDT.ACLR
Reset => F_State~12.DATAIN
RxC => RxOutputData_int[0].CLK
RxC => RxOutputData_int[1].CLK
RxC => RxOutputData_int[2].CLK
RxC => RxOutputData_int[3].CLK
RxC => RxOutputData_int[4].CLK
RxC => RxOutputData_int[5].CLK
RxC => RxOutputData_int[6].CLK
RxC => RxOutputData_int[7].CLK
RxC => CRC_err_sample.CLK
RxC => Octet_err_sample.CLK
RxC => Abort_sample.CLK
RxC => RxStatusWrite_n~reg0.CLK
RxC => StatusValid[0].CLK
RxC => StatusValid[1].CLK
RxC => StatusValid[2].CLK
RxC => StatusValid[3].CLK
RxC => StatusValid[4].CLK
RxC => StatusValid[5].CLK
RxC => StatusValid[6].CLK
RxC => OctetDetectedD.CLK
RxC => RxDataWrite_n~reg0.CLK
RxC => DataValid.CLK
RxC => R_SHIFT[0].CLK
RxC => R_SHIFT[1].CLK
RxC => R_SHIFT[2].CLK
RxC => R_SHIFT[3].CLK
RxC => R_SHIFT[4].CLK
RxC => R_SHIFT[5].CLK
RxC => R_SHIFT[6].CLK
RxC => R_SHIFT[7].CLK
RxC => R_BUFFER[0].CLK
RxC => R_BUFFER[1].CLK
RxC => R_BUFFER[2].CLK
RxC => R_BUFFER[3].CLK
RxC => R_BUFFER[4].CLK
RxC => R_BUFFER[5].CLK
RxC => R_BUFFER[6].CLK
RxC => R_BUFFER[7].CLK
RxC => CRC_err.CLK
RxC => FCS[0].CLK
RxC => FCS[1].CLK
RxC => FCS[2].CLK
RxC => FCS[3].CLK
RxC => FCS[4].CLK
RxC => FCS[5].CLK
RxC => FCS[6].CLK
RxC => FCS[7].CLK
RxC => FCS[8].CLK
RxC => FCS[9].CLK
RxC => FCS[10].CLK
RxC => FCS[11].CLK
RxC => FCS[12].CLK
RxC => FCS[13].CLK
RxC => FCS[14].CLK
RxC => FCS[15].CLK
RxC => BIT_CNT[0].CLK
RxC => BIT_CNT[1].CLK
RxC => BIT_CNT[2].CLK
RxC => Abort.CLK
RxC => OD_CNT[0].CLK
RxC => OD_CNT[1].CLK
RxC => OD_CNT[2].CLK
RxC => OD_CNT[3].CLK
RxC => FDT.CLK
RxC => Z_State~8.DATAIN
RxC => F_State~10.DATAIN
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => Selector1.IN4
RxD => Selector2.IN4
RxD => Selector3.IN4
RxD => Selector4.IN4
RxD => Selector5.IN4
RxD => Selector6.IN4
RxD => Selector8.IN4
RxD => FDT_Proc.IN0
RxD => Abort.IN1
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => F_State.OUTPUTSELECT
RxD => Selector0.IN2
RxD => Selector0.IN3
RxD => Selector0.IN4
RxD => Selector0.IN5
RxD => Selector0.IN6
RxD => Selector0.IN7
RxD => Selector7.IN2
RxD => R_BUFFER[7].DATAIN
RxOutputData_B0 <= RxOutputData_int[0].DB_MAX_OUTPUT_PORT_TYPE
RxOutputData_B1 <= RxOutputData_int[1].DB_MAX_OUTPUT_PORT_TYPE
RxOutputData_B2 <= RxOutputData_int[2].DB_MAX_OUTPUT_PORT_TYPE
RxOutputData_B3 <= RxOutputData_int[3].DB_MAX_OUTPUT_PORT_TYPE
RxOutputData_B4 <= RxOutputData_int[4].DB_MAX_OUTPUT_PORT_TYPE
RxOutputData_B5 <= RxOutputData_int[5].DB_MAX_OUTPUT_PORT_TYPE
RxOutputData_B6 <= RxOutputData_int[6].DB_MAX_OUTPUT_PORT_TYPE
RxOutputData_B7 <= RxOutputData_int[7].DB_MAX_OUTPUT_PORT_TYPE
RxDataWrite_n <= RxDataWrite_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxStatusWrite_n <= RxStatusWrite_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxEnable => F_State.OUTPUTSELECT
RxEnable => F_State.OUTPUTSELECT
RxEnable => F_State.OUTPUTSELECT
RxEnable => F_State.OUTPUTSELECT
RxEnable => F_State.OUTPUTSELECT
RxEnable => F_State.OUTPUTSELECT
RxEnable => F_State.OUTPUTSELECT
RxEnable => F_State.OUTPUTSELECT
RxEnable => F_State.OUTPUTSELECT
RxEnable => Z_State.OUTPUTSELECT
RxEnable => Z_State.OUTPUTSELECT
RxEnable => Z_State.OUTPUTSELECT
RxEnable => Z_State.OUTPUTSELECT
RxEnable => Z_State.OUTPUTSELECT
RxEnable => Z_State.OUTPUTSELECT
RxEnable => Z_State.OUTPUTSELECT
RxEnable => CRC_Proc.IN1
RxEnable => RxDataWrite_n.IN1
RxEnable => RxStatusWrite_n.IN1
RxEnable => FDT.ENA
RxEnable => OD_CNT[3].ENA
RxEnable => OD_CNT[2].ENA
RxEnable => OD_CNT[1].ENA
RxEnable => OD_CNT[0].ENA
RxEnable => Abort.ENA
RxEnable => BIT_CNT[2].ENA
RxEnable => BIT_CNT[1].ENA
RxEnable => BIT_CNT[0].ENA
RxEnable => CRC_err.ENA
RxEnable => R_BUFFER[7].ENA
RxEnable => R_BUFFER[6].ENA
RxEnable => R_BUFFER[5].ENA
RxEnable => R_BUFFER[4].ENA
RxEnable => R_BUFFER[3].ENA
RxEnable => R_BUFFER[2].ENA
RxEnable => R_BUFFER[1].ENA
RxEnable => R_BUFFER[0].ENA
RxEnable => RxOutputData_int[0].ENA
RxEnable => DataValid.ENA
RxEnable => OctetDetectedD.ENA
RxEnable => StatusValid[6].ENA
RxEnable => StatusValid[5].ENA
RxEnable => StatusValid[4].ENA
RxEnable => StatusValid[3].ENA
RxEnable => StatusValid[2].ENA
RxEnable => StatusValid[1].ENA
RxEnable => StatusValid[0].ENA
RxEnable => Abort_sample.ENA
RxEnable => Octet_err_sample.ENA
RxEnable => CRC_err_sample.ENA
RxEnable => RxOutputData_int[7].ENA
RxEnable => RxOutputData_int[6].ENA
RxEnable => RxOutputData_int[5].ENA
RxEnable => RxOutputData_int[4].ENA
RxEnable => RxOutputData_int[3].ENA
RxEnable => RxOutputData_int[2].ENA
RxEnable => RxOutputData_int[1].ENA


|AMC1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX
Reset => EnCrcGen.ACLR
Reset => TS_CNT[0].ACLR
Reset => TS_CNT[1].ACLR
Reset => TS_CNT[2].ACLR
Reset => NotLastByteD.PRESET
Reset => NonFlagFields.ACLR
Reset => CRC_CNT[0].ACLR
Reset => CRC_CNT[1].ACLR
Reset => CRC_CNT[2].ACLR
Reset => Latch.ACLR
Reset => RstZS.PRESET
Reset => TxRead_n~reg0.PRESET
Reset => Read_n.PRESET
Reset => StartAck.ACLR
Reset => Start.ACLR
Reset => StartLatch.ACLR
Reset => Aborting.ACLR
Reset => Abort.ACLR
Reset => AbortLatch.ACLR
Reset => T_SHIFT[0].ACLR
Reset => T_SHIFT[1].ACLR
Reset => T_SHIFT[2].ACLR
Reset => T_SHIFT[3].ACLR
Reset => T_SHIFT[4].ACLR
Reset => T_SHIFT[5].ACLR
Reset => T_SHIFT[6].ACLR
Reset => T_SHIFT[7].ACLR
Reset => T_BUFFER[0].ACLR
Reset => T_BUFFER[1].ACLR
Reset => T_BUFFER[2].ACLR
Reset => T_BUFFER[3].ACLR
Reset => T_BUFFER[4].ACLR
Reset => T_BUFFER[5].ACLR
Reset => T_BUFFER[6].ACLR
Reset => T_BUFFER[7].ACLR
Reset => txd_nrzi.PRESET
Reset => \TxD_Proc:txd_nrzi_2.PRESET
Reset => FI_State~12.DATAIN
Reset => TxD~reg0.ENA
TxC => EnCrcGen.CLK
TxC => TS_CNT[0].CLK
TxC => TS_CNT[1].CLK
TxC => TS_CNT[2].CLK
TxC => NotLastByteD.CLK
TxC => NotLastByte.CLK
TxC => NonFlagFields.CLK
TxC => CRC_CNT[0].CLK
TxC => CRC_CNT[1].CLK
TxC => CRC_CNT[2].CLK
TxC => Latch.CLK
TxC => RstZS.CLK
TxC => TxRead_n~reg0.CLK
TxC => Read_n.CLK
TxC => StartAck.CLK
TxC => Start.CLK
TxC => StartLatch.CLK
TxC => Aborting.CLK
TxC => Abort.CLK
TxC => AbortLatch.CLK
TxC => FCS[0].CLK
TxC => FCS[1].CLK
TxC => FCS[2].CLK
TxC => FCS[3].CLK
TxC => FCS[4].CLK
TxC => FCS[5].CLK
TxC => FCS[6].CLK
TxC => FCS[7].CLK
TxC => FCS[8].CLK
TxC => FCS[9].CLK
TxC => FCS[10].CLK
TxC => FCS[11].CLK
TxC => FCS[12].CLK
TxC => FCS[13].CLK
TxC => FCS[14].CLK
TxC => FCS[15].CLK
TxC => T_SHIFT[0].CLK
TxC => T_SHIFT[1].CLK
TxC => T_SHIFT[2].CLK
TxC => T_SHIFT[3].CLK
TxC => T_SHIFT[4].CLK
TxC => T_SHIFT[5].CLK
TxC => T_SHIFT[6].CLK
TxC => T_SHIFT[7].CLK
TxC => T_BUFFER[0].CLK
TxC => T_BUFFER[1].CLK
TxC => T_BUFFER[2].CLK
TxC => T_BUFFER[3].CLK
TxC => T_BUFFER[4].CLK
TxC => T_BUFFER[5].CLK
TxC => T_BUFFER[6].CLK
TxC => T_BUFFER[7].CLK
TxC => TxD~reg0.CLK
TxC => txd_nrzi.CLK
TxC => \TxD_Proc:txd_nrzi_2.CLK
TxC => ZS_State~8.DATAIN
TxC => FI_State~10.DATAIN
TxD <= TxD~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxDataCRC[0] => ~NO_FANOUT~
TxDataCRC[1] => ~NO_FANOUT~
TxDataCRC[2] => ~NO_FANOUT~
TxDataCRC[3] => ~NO_FANOUT~
TxDataCRC[4] => ~NO_FANOUT~
TxDataCRC[5] => ~NO_FANOUT~
TxDataCRC[6] => ~NO_FANOUT~
TxDataCRC[7] => ~NO_FANOUT~
TxDataCRC[8] => ~NO_FANOUT~
TxDataCRC[9] => ~NO_FANOUT~
TxDataCRC[10] => ~NO_FANOUT~
TxDataCRC[11] => ~NO_FANOUT~
TxDataCRC[12] => ~NO_FANOUT~
TxDataCRC[13] => ~NO_FANOUT~
TxDataCRC[14] => ~NO_FANOUT~
TxDataCRC[15] => ~NO_FANOUT~
TxValidCRC => ~NO_FANOUT~
TxInputData_B0 => T_BUFFER[0].DATAIN
TxInputData_B1 => T_BUFFER[1].DATAIN
TxInputData_B2 => T_BUFFER[2].DATAIN
TxInputData_B3 => T_BUFFER[3].DATAIN
TxInputData_B4 => T_BUFFER[4].DATAIN
TxInputData_B5 => T_BUFFER[5].DATAIN
TxInputData_B6 => T_BUFFER[6].DATAIN
TxInputData_B7 => T_BUFFER[7].DATAIN
TxRead_n <= TxRead_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxEmpty_n => StartAck_Proc.IN1
TxEmpty_n => NotLastByte.DATAIN
TxStart => StartLatch.OUTPUTSELECT
TxAbort => AbortLatch.OUTPUTSELECT
TxEnable => FI_State.OUTPUTSELECT
TxEnable => FI_State.OUTPUTSELECT
TxEnable => FI_State.OUTPUTSELECT
TxEnable => FI_State.OUTPUTSELECT
TxEnable => FI_State.OUTPUTSELECT
TxEnable => FI_State.OUTPUTSELECT
TxEnable => FI_State.OUTPUTSELECT
TxEnable => FI_State.OUTPUTSELECT
TxEnable => FI_State.OUTPUTSELECT
TxEnable => ZS_State.OUTPUTSELECT
TxEnable => ZS_State.OUTPUTSELECT
TxEnable => ZS_State.OUTPUTSELECT
TxEnable => ZS_State.OUTPUTSELECT
TxEnable => ZS_State.OUTPUTSELECT
TxEnable => ZS_State.OUTPUTSELECT
TxEnable => ZS_State.OUTPUTSELECT
TxEnable => T_BUFFER_Proc.IN1
TxEnable => T_SHIFT_Proc.IN0
TxEnable => TxRead_n.OUTPUTSELECT
TxEnable => \TxD_Proc:txd_nrzi_2.ENA
TxEnable => txd_nrzi.ENA
TxEnable => Abort.ENA
TxEnable => Aborting.ENA
TxEnable => Start.ENA
TxEnable => StartAck.ENA
TxEnable => Read_n.ENA
TxEnable => RstZS.ENA
TxEnable => Latch.ENA
TxEnable => TS_CNT[2].ENA
TxEnable => TS_CNT[1].ENA
TxEnable => TS_CNT[0].ENA


|AMC1feb22|Clock:inst1
ClockIn1 => PLL88a160:pll1.inclk0
ClockIn2 => Clock33MHz.DATAIN
Clock33MHz <= ClockIn2.DB_MAX_OUTPUT_PORT_TYPE
Clock99MHz <= 99MHz.DB_MAX_OUTPUT_PORT_TYPE
Clock160MHz <= 160MHz.DB_MAX_OUTPUT_PORT_TYPE
Clock687kHz <= 687KHz.DB_MAX_OUTPUT_PORT_TYPE


|AMC1feb22|Clock:inst1|PLL88a160:pll1
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|AMC1feb22|Clock:inst1|PLL88a160:pll1|altpll:altpll_component
inclk[0] => PLL88a160_altpll:auto_generated.inclk[0]
inclk[1] => PLL88a160_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL88a160_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL88a160_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|AMC1feb22|Clock:inst1|PLL88a160:pll1|altpll:altpll_component|PLL88a160_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


